{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734731518881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734731518881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 23:51:58 2024 " "Processing started: Fri Dec 20 23:51:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734731518881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734731518881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734731518881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734731519108 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_115_IR DE2_115_IR.v(22) " "Verilog Module Declaration warning at DE2_115_IR.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_115_IR\"" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_IR.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734731519149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_IR " "Found entity 1: DE2_115_IR" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVER " "Found entity 1: IR_RECEIVER" {  } { { "IR_RECEIVER.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/IR_RECEIVER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_Module " "Found entity 1: TOP_Module" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_module " "Found entity 1: LCD_module" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file state_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_Manager " "Found entity 1: STATE_Manager" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file power_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_selection " "Found entity 1: power_selection" {  } { { "power_selection.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/power_selection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTDOWN_SEG " "Found entity 1: COUNTDOWN_SEG" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/COUNTDOWN_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_SEG " "Found entity 1: DISPLAY_SEG" {  } { { "DISPLAY_SEG.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DISPLAY_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transform_color.v 1 1 " "Found 1 design units, including 1 entities, in source file transform_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRANSFORM_COLOR " "Found entity 1: TRANSFORM_COLOR" {  } { { "TRANSFORM_COLOR.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TRANSFORM_COLOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519239 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_115_Default DE2_115_Default.v(17) " "Verilog Module Declaration warning at DE2_115_Default.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_115_Default\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_Default.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734731519248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Default " "Found entity 1: DE2_115_Default" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_Default.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/VGA_Audio_PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_Module.v(52) " "Verilog HDL Instantiation warning at TOP_Module.v(52): instance has no name" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734731519286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_Module " "Elaborating entity \"TOP_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734731519312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_devider clock_devider:clk_div " "Elaborating entity \"clock_devider\" for hierarchy \"clock_devider:clk_div\"" {  } { { "TOP_Module.v" "clk_div" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 clock_devider.v(15) " "Verilog HDL assignment warning at clock_devider.v(15): truncated value with size 32 to match size of target (30)" {  } { { "clock_devider.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/clock_devider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519323 "|TOP_Module|clock_devider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 clock_devider.v(21) " "Verilog HDL assignment warning at clock_devider.v(21): truncated value with size 32 to match size of target (30)" {  } { { "clock_devider.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/clock_devider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519323 "|TOP_Module|clock_devider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE_Manager STATE_Manager:comb_3 " "Elaborating entity \"STATE_Manager\" for hierarchy \"STATE_Manager:comb_3\"" {  } { { "TOP_Module.v" "comb_3" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(79) " "Verilog HDL assignment warning at STATE_Manager.v(79): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519331 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(99) " "Verilog HDL assignment warning at STATE_Manager.v(99): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519331 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(111) " "Verilog HDL assignment warning at STATE_Manager.v(111): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519331 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(123) " "Verilog HDL assignment warning at STATE_Manager.v(123): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519331 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(135) " "Verilog HDL assignment warning at STATE_Manager.v(135): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519332 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(147) " "Verilog HDL assignment warning at STATE_Manager.v(147): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519332 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(159) " "Verilog HDL assignment warning at STATE_Manager.v(159): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519332 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(171) " "Verilog HDL assignment warning at STATE_Manager.v(171): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519333 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(205) " "Verilog HDL assignment warning at STATE_Manager.v(205): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519333 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(215) " "Verilog HDL assignment warning at STATE_Manager.v(215): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519333 "|TOP_Module|STATE_Manager:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVER STATE_Manager:comb_3\|IR_RECEIVER:read_ir " "Elaborating entity \"IR_RECEIVER\" for hierarchy \"STATE_Manager:comb_3\|IR_RECEIVER:read_ir\"" {  } { { "STATE_Manager.v" "read_ir" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTDOWN_SEG STATE_Manager:comb_3\|COUNTDOWN_SEG:counting_down " "Elaborating entity \"COUNTDOWN_SEG\" for hierarchy \"STATE_Manager:comb_3\|COUNTDOWN_SEG:counting_down\"" {  } { { "STATE_Manager.v" "counting_down" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/STATE_Manager.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 COUNTDOWN_SEG.v(30) " "Verilog HDL assignment warning at COUNTDOWN_SEG.v(30): truncated value with size 32 to match size of target (4)" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/COUNTDOWN_SEG.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519369 "|TOP_Module|STATE_Manager:comb_3|COUNTDOWN_SEG:counting_down"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 COUNTDOWN_SEG.v(38) " "Verilog HDL assignment warning at COUNTDOWN_SEG.v(38): truncated value with size 32 to match size of target (26)" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/COUNTDOWN_SEG.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519369 "|TOP_Module|STATE_Manager:comb_3|COUNTDOWN_SEG:counting_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_module LCD_module:ready_to_play " "Elaborating entity \"LCD_module\" for hierarchy \"LCD_module:ready_to_play\"" {  } { { "TOP_Module.v" "ready_to_play" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_module.v(343) " "Verilog HDL assignment warning at LCD_module.v(343): truncated value with size 32 to match size of target (18)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519383 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_module.v(351) " "Verilog HDL assignment warning at LCD_module.v(351): truncated value with size 32 to match size of target (6)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519383 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_ready LCD_module.v(362) " "Verilog HDL Always Construct warning at LCD_module.v(362): variable \"state_valid_ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519384 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(364) " "Verilog HDL Always Construct warning at LCD_module.v(364): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519384 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_group LCD_module.v(412) " "Verilog HDL Always Construct warning at LCD_module.v(412): variable \"state_valid_group\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519385 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(413) " "Verilog HDL Always Construct warning at LCD_module.v(413): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519385 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_coder LCD_module.v(461) " "Verilog HDL Always Construct warning at LCD_module.v(461): variable \"state_valid_coder\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 461 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519386 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(462) " "Verilog HDL Always Construct warning at LCD_module.v(462): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519386 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_breaker LCD_module.v(510) " "Verilog HDL Always Construct warning at LCD_module.v(510): variable \"state_valid_breaker\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 510 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519387 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(511) " "Verilog HDL Always Construct warning at LCD_module.v(511): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519388 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_invisible_right_seg LCD_module.v(559) " "Verilog HDL Always Construct warning at LCD_module.v(559): variable \"state_valid_invisible_right_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 559 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519389 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(560) " "Verilog HDL Always Construct warning at LCD_module.v(560): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 560 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519389 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_flexible_right_seg LCD_module.v(608) " "Verilog HDL Always Construct warning at LCD_module.v(608): variable \"state_valid_flexible_right_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 608 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519390 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(609) " "Verilog HDL Always Construct warning at LCD_module.v(609): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 609 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519390 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_camouflage_right_seg LCD_module.v(657) " "Verilog HDL Always Construct warning at LCD_module.v(657): variable \"state_valid_camouflage_right_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 657 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519391 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(658) " "Verilog HDL Always Construct warning at LCD_module.v(658): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 658 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519391 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_invisible_left_seg LCD_module.v(707) " "Verilog HDL Always Construct warning at LCD_module.v(707): variable \"state_valid_invisible_left_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 707 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519392 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(708) " "Verilog HDL Always Construct warning at LCD_module.v(708): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 708 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519392 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_flexible_left_seg LCD_module.v(756) " "Verilog HDL Always Construct warning at LCD_module.v(756): variable \"state_valid_flexible_left_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 756 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519393 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(757) " "Verilog HDL Always Construct warning at LCD_module.v(757): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 757 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519393 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_camouflage_left_seg LCD_module.v(805) " "Verilog HDL Always Construct warning at LCD_module.v(805): variable \"state_valid_camouflage_left_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 805 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519394 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(806) " "Verilog HDL Always Construct warning at LCD_module.v(806): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 806 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519394 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_lock_coder_choose_password LCD_module.v(854) " "Verilog HDL Always Construct warning at LCD_module.v(854): variable \"state_valid_lock_coder_choose_password\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 854 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519395 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(855) " "Verilog HDL Always Construct warning at LCD_module.v(855): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 855 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519395 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_lock_breaker_wins LCD_module.v(903) " "Verilog HDL Always Construct warning at LCD_module.v(903): variable \"state_valid_lock_breaker_wins\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 903 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519396 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(904) " "Verilog HDL Always Construct warning at LCD_module.v(904): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 904 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519396 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_lock_coder_wins LCD_module.v(952) " "Verilog HDL Always Construct warning at LCD_module.v(952): variable \"state_valid_lock_coder_wins\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 952 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519397 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(953) " "Verilog HDL Always Construct warning at LCD_module.v(953): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 953 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519397 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_breaker_try_guess_code LCD_module.v(1000) " "Verilog HDL Always Construct warning at LCD_module.v(1000): variable \"state_valid_breaker_try_guess_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 1000 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519398 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(1001) " "Verilog HDL Always Construct warning at LCD_module.v(1001): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 1001 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519399 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_play_again LCD_module.v(1049) " "Verilog HDL Always Construct warning at LCD_module.v(1049): variable \"state_valid_play_again\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 1049 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519400 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(1050) " "Verilog HDL Always Construct warning at LCD_module.v(1050): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 1050 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519400 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA LCD_module.v(360) " "Verilog HDL Always Construct warning at LCD_module.v(360): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734731519401 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[0\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519404 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[1\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519404 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[2\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519405 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[3\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519405 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[4\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519405 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[5\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519405 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[6\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519405 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[7\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519406 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] LCD_module.v(360) " "Inferred latch for \"LUT_DATA\[8\]\" at LCD_module.v(360)" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734731519406 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_module:ready_to_play\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_module:ready_to_play\|LCD_Controller:u0\"" {  } { { "LCD_module.v" "u0" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(87) " "Verilog HDL assignment warning at LCD_Controller.v(87): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_Controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519433 "|TOP_Module|LCD_module:ready_to_play|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_selection power_selection:select_your_power " "Elaborating entity \"power_selection\" for hierarchy \"power_selection:select_your_power\"" {  } { { "TOP_Module.v" "select_your_power" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_SEG DISPLAY_SEG:display_countdown " "Elaborating entity \"DISPLAY_SEG\" for hierarchy \"DISPLAY_SEG:display_countdown\"" {  } { { "TOP_Module.v" "display_countdown" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_Default DE2_115_Default:vga " "Elaborating entity \"DE2_115_Default\" for hierarchy \"DE2_115_Default:vga\"" {  } { { "TOP_Module.v" "vga" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay DE2_115_Default:vga\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"DE2_115_Default:vga\|Reset_Delay:r0\"" {  } { { "DE2_115_Default.v" "r0" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_Default.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519460 "|TOP_Module|DE2_115_Default:vga|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL DE2_115_Default:vga\|VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"DE2_115_Default:vga\|VGA_Audio_PLL:p1\"" {  } { { "DE2_115_Default.v" "p1" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_Default.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/VGA_Audio_PLL.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/VGA_Audio_PLL.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -10000 " "Parameter \"clk2_phase_shift\" = \"-10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519607 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/VGA_Audio_PLL.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734731519607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_k3n2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_k3n2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_k3n2 " "Found entity 1: altpll_k3n2" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/db/altpll_k3n2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734731519667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734731519667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_k3n2 DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated " "Elaborating entity \"altpll_k3n2\" for hierarchy \"DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANSFORM_COLOR DE2_115_Default:vga\|TRANSFORM_COLOR:u1 " "Elaborating entity \"TRANSFORM_COLOR\" for hierarchy \"DE2_115_Default:vga\|TRANSFORM_COLOR:u1\"" {  } { { "DE2_115_Default.v" "u1" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_Default.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller DE2_115_Default:vga\|vga_controller:u4 " "Elaborating entity \"vga_controller\" for hierarchy \"DE2_115_Default:vga\|vga_controller:u4\"" {  } { { "DE2_115_Default.v" "u4" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_Default.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(51) " "Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "first_part vga_controller.v(63) " "Verilog HDL Always Construct warning at vga_controller.v(63): variable \"first_part\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_b1 vga_controller.v(64) " "Verilog HDL Always Construct warning at vga_controller.v(64): variable \"color_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_g1 vga_controller.v(65) " "Verilog HDL Always Construct warning at vga_controller.v(65): variable \"color_g1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_r1 vga_controller.v(66) " "Verilog HDL Always Construct warning at vga_controller.v(66): variable \"color_r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second_part vga_controller.v(67) " "Verilog HDL Always Construct warning at vga_controller.v(67): variable \"second_part\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_b1 vga_controller.v(68) " "Verilog HDL Always Construct warning at vga_controller.v(68): variable \"color_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_g1 vga_controller.v(69) " "Verilog HDL Always Construct warning at vga_controller.v(69): variable \"color_g1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_r1 vga_controller.v(70) " "Verilog HDL Always Construct warning at vga_controller.v(70): variable \"color_r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "third_part vga_controller.v(71) " "Verilog HDL Always Construct warning at vga_controller.v(71): variable \"third_part\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519682 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_b1 vga_controller.v(72) " "Verilog HDL Always Construct warning at vga_controller.v(72): variable \"color_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519683 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_g1 vga_controller.v(73) " "Verilog HDL Always Construct warning at vga_controller.v(73): variable \"color_g1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519683 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_r1 vga_controller.v(74) " "Verilog HDL Always Construct warning at vga_controller.v(74): variable \"color_r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_controller.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734731519683 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator DE2_115_Default:vga\|vga_controller:u4\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"DE2_115_Default:vga\|vga_controller:u4\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/vga_controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734731519691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519691 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734731519691 "|TOP_Module|DE2_115_Default:vga|vga_controller:u4|video_sync_generator:LTM_ins"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734731521476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[0\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_play_again " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_play_again" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734731521493 ""}  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734731521493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[1\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_play_again " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_play_again" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734731521493 ""}  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734731521493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[2\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_breaker_try_guess_code " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_breaker_try_guess_code" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734731521493 ""}  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734731521493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[3\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_play_again " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_play_again" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734731521493 ""}  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734731521493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[4\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_play_again " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_play_again" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734731521493 ""}  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734731521493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[5\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_breaker_try_guess_code " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_breaker_try_guess_code" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734731521493 ""}  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734731521493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[6\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_play_again " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_play_again" {  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734731521493 ""}  } { { "LCD_module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/LCD_module.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734731521493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734731522722 "|TOP_Module|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734731522722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734731522857 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734731525816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734731526126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734731526126 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"DE2_115_Default:vga\|VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/db/altpll_k3n2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/VGA_Audio_PLL.v" 74 0 0 } } { "DE2_115_Default.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/DE2_115_Default.v" 61 0 0 } } { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 87 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1734731526330 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734731526449 "|TOP_Module|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/jadba/Documents/University/Fall 2024/Digital Systems Lab/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734731526449 "|TOP_Module|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734731526449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1208 " "Implemented 1208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734731526449 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734731526449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1108 " "Implemented 1108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734731526449 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1734731526449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734731526449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734731526480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 23:52:06 2024 " "Processing ended: Fri Dec 20 23:52:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734731526480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734731526480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734731526480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734731526480 ""}
