-------------------------------------------------------------------------------
-- Title      : testbench_counter_nbit
-- Project    : 
-------------------------------------------------------------------------------
-- File       : tb_counter_nbit.vhd
-- Author     : wackoz  <wackoz@wT14s>
-- Company    : 
-- Created    : 2020-12-09
-- Last update: 2020-12-09
-- Platform   : 
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: Testbench for n_bit counter
-------------------------------------------------------------------------------
-- Copyright (c) 2020 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2020-12-09  1.0      wackoz	Created
-------------------------------------------------------------------------------

entity tb_counter_nbit is
  
end entity tb_counter_nbit;

architecture arch of tb_counter_nbit is
  signal clock : std_logic;
  signal clear : std_logic;
  signal en    : std_logic;
  signal d     : std_logic_vector(N-1 downto 0);
  signal q     : std_logic_vector(N-1 downto 0);  

  component counter_nbit is
    generic (
      N : integer);
    port (
      clock : in  std_logic;
      clear : in  std_logic;
      en    : in  std_logic;
      d     : in  std_logic_vector(N-1 downto 0);
      q     : out std_logic_vector(N-1 downto 0));
  end component counter_nbit;
begin  -- architecture arch

clock <= not(clock) after 30 ns;
en <= '1' after 4 ns;

 
end architecture arch;
