<stg><name>xillybus_wrapper_xilly_puts.1</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="4" to="4">
<condition id="14">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="4" to="2">
<condition id="16">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_0_rec = phi i32 [ 0, %0 ], [ %p_rec, %2 ]

]]></node>
<StgValue><ssdm name="p_0_rec"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="2" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %str_addr = getelementptr [4 x i8]* %str, i32 0, i32 %p_0_rec

]]></node>
<StgValue><ssdm name="str_addr"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="2">
<![CDATA[
:2  %str_load = load i8* %str_addr, align 1

]]></node>
<StgValue><ssdm name="str_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_rec = add i32 %p_0_rec, 1

]]></node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="2">
<![CDATA[
:2  %str_load = load i8* %str_addr, align 1

]]></node>
<StgValue><ssdm name="str_load"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp = icmp eq i8 %str_load, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %3, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="8">
<![CDATA[
.preheader:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

]]></node>
<StgValue><ssdm name="debug_ready_load"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="8">
<![CDATA[
.preheader:1  %tmp_3 = trunc i8 %debug_ready_load to i1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_3, label %2, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store volatile i8 %str_load, i8* @debug_out, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="24" name="str" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="str"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="25" name="debug_ready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_ready"/></StgValue>
</port>
<port id="26" name="debug_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="stg_27" to="p_0_rec" fromId="27" toId="6">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="29" from="stg_5" to="p_0_rec" fromId="5" toId="6">
</dataflow>
<dataflow id="30" from="p_rec" to="p_0_rec" fromId="9" toId="6">
<BackEdge/>
<condition id="22">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="31" from="stg_18" to="p_0_rec" fromId="18" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="32" from="str" to="str_addr" fromId="24" toId="7">
</dataflow>
<dataflow id="33" from="stg_27" to="str_addr" fromId="27" toId="7">
</dataflow>
<dataflow id="34" from="p_0_rec" to="str_addr" fromId="6" toId="7">
</dataflow>
<dataflow id="35" from="str_addr" to="str_load" fromId="7" toId="8">
</dataflow>
<dataflow id="36" from="p_0_rec" to="p_rec" fromId="6" toId="9">
</dataflow>
<dataflow id="38" from="stg_37" to="p_rec" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="str_addr" to="str_load" fromId="7" toId="10">
</dataflow>
<dataflow id="40" from="str_load" to="tmp" fromId="10" toId="11">
</dataflow>
<dataflow id="42" from="stg_41" to="tmp" fromId="41" toId="11">
</dataflow>
<dataflow id="43" from="tmp" to="stg_12" fromId="11" toId="12">
</dataflow>
<dataflow id="44" from="debug_ready" to="debug_ready_load" fromId="25" toId="14">
</dataflow>
<dataflow id="45" from="debug_ready_load" to="tmp_3" fromId="14" toId="15">
</dataflow>
<dataflow id="46" from="tmp_3" to="stg_16" fromId="15" toId="16">
</dataflow>
<dataflow id="47" from="str_load" to="stg_17" fromId="10" toId="17">
</dataflow>
<dataflow id="48" from="debug_out" to="stg_17" fromId="26" toId="17">
</dataflow>
<dataflow id="49" from="tmp" to="stg_3" fromId="11" toId="3">
</dataflow>
<dataflow id="50" from="tmp_3" to="stg_4" fromId="15" toId="4">
</dataflow>
</dataflows>


</stg>
