// Seed: 470517110
module module_0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    output supply1 id_3,
    input uwire id_4,
    output logic id_5
);
  generate
    initial #1 id_5 = -1;
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  inout wire id_4;
  output wand id_3;
  output wire id_2;
  input wire id_1;
  parameter id_8 = (1);
  assign id_3 = -1 ? -1 !=? 1'b0 : id_1;
  always @(posedge -1);
endmodule
