

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_1Ow997"
Parsing file _cuobjdump_complete_output_1Ow997
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_d66VsZ"
Running: cat _ptx_d66VsZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rKecNQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rKecNQ --output-file  /dev/null 2> _ptx_d66VsZinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_d66VsZ _ptx2_rKecNQ _ptx_d66VsZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:45:34 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(40,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(36,0,0) tid=(445,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1264,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1265,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1274,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1275,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1284,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1294,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1296,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1296,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1296,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1296,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1297,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1297,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1298,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1304,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1316,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1326,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1327,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1329,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1335,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1335,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1335,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1335,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1336,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1336,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1346,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1348,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1353,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1358,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1364,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1370,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1370,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1371,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1374,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1375,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1377,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1377,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1394,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1396,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1399,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1405,0), 2 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(61,0,0) tid=(345,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1461,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1486,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 404420 (ipc=269.6) sim_rate=202210 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:45:35 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1725,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1730,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1749,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1762,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1762,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1773,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1786,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1788,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1790,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1808,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1818,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1821,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1825,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1830,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1896,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2051,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8539
gpu_sim_insn = 450436
gpu_ipc =      52.7504
gpu_tot_sim_cycle = 8539
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      52.7504
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 309
gpu_stall_icnt2sh    = 157
gpu_total_sim_rate=225218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10197
	L1I_total_cache_misses = 941
	L1I_total_cache_miss_rate = 0.0923
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4706
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 64, Miss_rate = 0.372, Pending_hits = 49, Reservation_fails = 263
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 433
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 211
	L1D_cache_core[4]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 197
	L1D_cache_core[5]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 200
	L1D_cache_core[6]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 189
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 218
	L1D_cache_core[8]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 198
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 217
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 207
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 184
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 212
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 126
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 298
	L1D_total_cache_miss_rate = 0.2690
	L1D_total_cache_pending_hits = 751
	L1D_total_cache_reservation_fails = 2855
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2855
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 941
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4706
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 6266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 268
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2855
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12119	W0_Idle:18009	W0_Scoreboard:18910	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2144 {8:268,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36448 {136:268,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 380 
averagemflatency = 263 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8538 
mrq_lat_table:253 	12 	35 	24 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	335 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	228 	54 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2771      5604         0      7710      8507         0         0         0      1919         0 
dram[1]:      1194         0       915       938      1029      1693      4088         0         0         0      3069         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1550         0      3685      7316         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1650      1660         0      3282         0      6785         0      5999         0         0         0         0 
dram[4]:         0         0       943       963      1659      1669         0      2465      4019         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1688      1660         0      7779         0         0      8113      3616         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         261       269       263       218       193       125    none         125       125    none      none      none         268    none  
dram[1]:          0    none         292       265       234       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         260       262       229       230    none         171       125    none      none      none      none      none      none      none  
dram[3]:     none      none         264       277       214       268    none         263    none         125    none         126    none      none      none      none  
dram[4]:     none      none         261       263       225       260    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         263       266       212       236    none         268    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       272       290       271       290       268       251         0       251       251         0         0         0       268         0
dram[1]:          0         0       380       271       268       273       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       278       271       279         0       268       251         0         0         0         0         0         0         0
dram[3]:          0         0       274       283       287       286         0       268         0       251         0       252         0         0         0         0
dram[4]:          0         0       271       272       271       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       277       277       280       281         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11271 n_nop=11141 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02058
n_activity=756 dram_eff=0.3069
bk0: 6a 11196i bk1: 0a 11270i bk2: 28a 11179i bk3: 28a 11117i bk4: 16a 11221i bk5: 18a 11173i bk6: 6a 11237i bk7: 2a 11248i bk8: 0a 11270i bk9: 2a 11247i bk10: 2a 11246i bk11: 0a 11269i bk12: 0a 11269i bk13: 0a 11270i bk14: 2a 11256i bk15: 0a 11271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0133972
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11271 n_nop=11155 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01934
n_activity=703 dram_eff=0.3101
bk0: 4a 11252i bk1: 0a 11273i bk2: 28a 11188i bk3: 28a 11175i bk4: 18a 11207i bk5: 16a 11210i bk6: 6a 11235i bk7: 0a 11270i bk8: 0a 11270i bk9: 0a 11270i bk10: 4a 11233i bk11: 0a 11269i bk12: 0a 11269i bk13: 0a 11271i bk14: 0a 11271i bk15: 0a 11273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00816254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7fefafc48920 :  mf: uid= 24347, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8536), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11271 n_nop=11162 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01792
n_activity=671 dram_eff=0.301
bk0: 0a 11272i bk1: 0a 11273i bk2: 28a 11188i bk3: 28a 11164i bk4: 14a 11209i bk5: 20a 11171i bk6: 0a 11270i bk7: 4a 11239i bk8: 2a 11246i bk9: 0a 11268i bk10: 0a 11268i bk11: 0a 11269i bk12: 0a 11269i bk13: 0a 11270i bk14: 0a 11271i bk15: 0a 11272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00514595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11271 n_nop=11164 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01774
n_activity=582 dram_eff=0.3436
bk0: 0a 11272i bk1: 0a 11274i bk2: 28a 11189i bk3: 32a 11134i bk4: 16a 11196i bk5: 12a 11211i bk6: 0a 11272i bk7: 4a 11251i bk8: 0a 11270i bk9: 2a 11247i bk10: 0a 11269i bk11: 2a 11247i bk12: 0a 11268i bk13: 0a 11269i bk14: 0a 11269i bk15: 0a 11271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0162364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11271 n_nop=11166 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01757
n_activity=596 dram_eff=0.3322
bk0: 0a 11272i bk1: 0a 11274i bk2: 28a 11194i bk3: 32a 11158i bk4: 18a 11194i bk5: 14a 11231i bk6: 0a 11271i bk7: 2a 11255i bk8: 2a 11247i bk9: 0a 11268i bk10: 0a 11269i bk11: 0a 11270i bk12: 0a 11270i bk13: 0a 11270i bk14: 0a 11270i bk15: 0a 11271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00514595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11271 n_nop=11158 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01881
n_activity=645 dram_eff=0.3287
bk0: 0a 11271i bk1: 0a 11274i bk2: 28a 11192i bk3: 32a 11128i bk4: 16a 11198i bk5: 16a 11191i bk6: 0a 11269i bk7: 2a 11254i bk8: 0a 11270i bk9: 0a 11271i bk10: 2a 11248i bk11: 4a 11233i bk12: 0a 11269i bk13: 0a 11270i bk14: 0a 11270i bk15: 0a 11270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0126874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 346
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8699
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1576
icnt_total_pkts_simt_to_mem=377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.47832
	minimum = 6
	maximum = 37
Network latency average = 9.03757
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.4895
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00300148
	minimum = 0.00175665 (at node 10)
	maximum = 0.00819768 (at node 1)
Accepted packet rate average = 0.00300148
	minimum = 0.00175665 (at node 10)
	maximum = 0.00819768 (at node 1)
Injected flit rate average = 0.00847094
	minimum = 0.00175665 (at node 10)
	maximum = 0.0295117 (at node 15)
Accepted flit rate average= 0.00847094
	minimum = 0.00269352 (at node 18)
	maximum = 0.0262326 (at node 1)
Injected packet length average = 2.82225
Accepted packet length average = 2.82225
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.47832 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.03757 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.4895 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00300148 (1 samples)
	minimum = 0.00175665 (1 samples)
	maximum = 0.00819768 (1 samples)
Accepted packet rate average = 0.00300148 (1 samples)
	minimum = 0.00175665 (1 samples)
	maximum = 0.00819768 (1 samples)
Injected flit rate average = 0.00847094 (1 samples)
	minimum = 0.00175665 (1 samples)
	maximum = 0.0295117 (1 samples)
Accepted flit rate average = 0.00847094 (1 samples)
	minimum = 0.00269352 (1 samples)
	maximum = 0.0262326 (1 samples)
Injected packet size average = 2.82225 (1 samples)
Accepted packet size average = 2.82225 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 225218 (inst/sec)
gpgpu_simulation_rate = 4269 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8539)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8539)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8539)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8539)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(25,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(28,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(11,0,0) tid=(425,0,0)
GPGPU-Sim uArch: cycles simulated: 9039  inst.: 638308 (ipc=375.7) sim_rate=212769 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:45:36 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(15,0,0) tid=(467,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (959,8539), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(960,8539)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (964,8539), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(965,8539)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (967,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (967,8539), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(968,8539)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(969,8539)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (972,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (972,8539), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(973,8539)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(974,8539)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (976,8539), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(977,8539)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (978,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (978,8539), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(979,8539)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(980,8539)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (981,8539), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(982,8539)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (985,8539), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(986,8539)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (991,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (991,8539), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(992,8539)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(993,8539)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (997,8539), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(998,8539)
GPGPU-Sim uArch: cycles simulated: 9539  inst.: 771502 (ipc=321.1) sim_rate=192875 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:45:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1002,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1002,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1002,8539), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1003,8539)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1003,8539)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1004,8539)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1008,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8539), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8539)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1010,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1014,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1017,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1019,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1020,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1021,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1023,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1026,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1026,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1027,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1028,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1033,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1035,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1038,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1039,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1041,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1045,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(47,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1187,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1203,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1205,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1207,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1209,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1213,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1215,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1217,8539), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1377,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1405,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1415,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1415,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1421,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1427,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1439,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1450,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1478,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1489,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 10039  inst.: 898136 (ipc=298.5) sim_rate=179627 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:45:38 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1501,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1503,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1511,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1545,8539), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1567,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1585,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1597,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1712,8539), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1713
gpu_sim_insn = 450228
gpu_ipc =     262.8301
gpu_tot_sim_cycle = 10252
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      87.8525
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 462
gpu_total_sim_rate=180132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272
	L1I_total_cache_misses = 1901
	L1I_total_cache_miss_rate = 0.0938
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 252, Miss = 84, Miss_rate = 0.333, Pending_hits = 109, Reservation_fails = 263
	L1D_cache_core[2]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 738
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 211
	L1D_cache_core[4]: Access = 168, Miss = 46, Miss_rate = 0.274, Pending_hits = 120, Reservation_fails = 336
	L1D_cache_core[5]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 260
	L1D_cache_core[6]: Access = 168, Miss = 46, Miss_rate = 0.274, Pending_hits = 120, Reservation_fails = 290
	L1D_cache_core[7]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 218
	L1D_cache_core[8]: Access = 152, Miss = 47, Miss_rate = 0.309, Pending_hits = 102, Reservation_fails = 386
	L1D_cache_core[9]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 217
	L1D_cache_core[10]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 317
	L1D_cache_core[11]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 184
	L1D_cache_core[12]: Access = 116, Miss = 31, Miss_rate = 0.267, Pending_hits = 84, Reservation_fails = 349
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 110
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 126
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 594
	L1D_total_cache_miss_rate = 0.2740
	L1D_total_cache_pending_hits = 1501
	L1D_total_cache_reservation_fails = 4005
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3075
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 930
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1901
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 7416
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 518
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4005
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13191	W0_Idle:29345	W0_Scoreboard:32051	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4144 {8:518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70448 {136:518,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 57 
maxdqlatency = 0 
maxmflatency = 380 
averagemflatency = 260 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 10136 
mrq_lat_table:385 	31 	58 	39 	29 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	667 	14 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	348 	169 	16 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2771      5604         0      7710      8507         0         0         0      1919         0 
dram[1]:      1194         0       915       938      1029      1693      4088         0         0         0      3069         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1550         0      3685      7316         0         0         0         0      1168         0         0 
dram[3]:         0         0       916       935      1650      1660         0      3282         0      6785         0      5999         0         0         0         0 
dram[4]:         0         0       943       963      1659      1669         0      2465      4019         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1688      1660         0      7779         0         0      8113      3616         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         271       280       270       281       228       125    none         125       125    none      none      none         268    none  
dram[1]:          0    none         304       265       277       286       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         260       272       270       293    none         218       125    none      none      none      none         613    none      none  
dram[3]:     none      none         264       286       285       280    none         475    none         125    none         126    none      none      none      none  
dram[4]:     none      none         261       282       279       282    none         411       126    none      none      none      none      none      none      none  
dram[5]:     none      none         263       275       269       302    none         408    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       272       290       279       315       268       251         0       251       251         0         0         0       268         0
dram[1]:          0         0       380       271       311       320       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       278       280       339         0       268       251         0         0         0         0       273         0         0
dram[3]:          0         0       274       283       307       325         0       268         0       251         0       252         0         0         0         0
dram[4]:          0         0       271       272       279       319         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       277       277       287       330         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13531 n_nop=13321 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02897
n_activity=1054 dram_eff=0.3719
bk0: 6a 13456i bk1: 0a 13530i bk2: 28a 13439i bk3: 28a 13377i bk4: 56a 13376i bk5: 58a 13268i bk6: 6a 13497i bk7: 2a 13508i bk8: 0a 13530i bk9: 2a 13507i bk10: 2a 13506i bk11: 0a 13529i bk12: 0a 13529i bk13: 0a 13530i bk14: 2a 13516i bk15: 0a 13531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0266795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13531 n_nop=13339 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02734
n_activity=984 dram_eff=0.376
bk0: 4a 13512i bk1: 0a 13533i bk2: 28a 13448i bk3: 28a 13435i bk4: 56a 13375i bk5: 54a 13293i bk6: 6a 13495i bk7: 0a 13530i bk8: 0a 13530i bk9: 0a 13530i bk10: 4a 13493i bk11: 0a 13529i bk12: 0a 13529i bk13: 0a 13531i bk14: 0a 13531i bk15: 0a 13533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.038652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13531 n_nop=13332 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02794
n_activity=1089 dram_eff=0.3471
bk0: 4a 13512i bk1: 0a 13532i bk2: 28a 13448i bk3: 28a 13424i bk4: 56a 13351i bk5: 56a 13247i bk6: 0a 13530i bk7: 4a 13499i bk8: 2a 13506i bk9: 0a 13528i bk10: 0a 13528i bk11: 0a 13529i bk12: 0a 13530i bk13: 2a 13490i bk14: 0a 13530i bk15: 0a 13531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0489986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13531 n_nop=13344 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02661
n_activity=898 dram_eff=0.4009
bk0: 0a 13532i bk1: 0a 13534i bk2: 28a 13449i bk3: 32a 13394i bk4: 56a 13349i bk5: 52a 13281i bk6: 0a 13532i bk7: 4a 13511i bk8: 0a 13530i bk9: 2a 13507i bk10: 0a 13529i bk11: 2a 13507i bk12: 0a 13528i bk13: 0a 13529i bk14: 0a 13529i bk15: 0a 13531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0521765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13531 n_nop=13346 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02646
n_activity=886 dram_eff=0.4041
bk0: 0a 13532i bk1: 0a 13534i bk2: 28a 13454i bk3: 32a 13418i bk4: 58a 13344i bk5: 54a 13306i bk6: 0a 13531i bk7: 2a 13515i bk8: 2a 13507i bk9: 0a 13528i bk10: 0a 13529i bk11: 0a 13530i bk12: 0a 13530i bk13: 0a 13530i bk14: 0a 13530i bk15: 0a 13531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0337743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13531 n_nop=13340 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.0272
n_activity=932 dram_eff=0.3948
bk0: 0a 13531i bk1: 0a 13534i bk2: 28a 13452i bk3: 32a 13388i bk4: 56a 13358i bk5: 54a 13259i bk6: 0a 13529i bk7: 2a 13514i bk8: 0a 13530i bk9: 0a 13531i bk10: 2a 13508i bk11: 4a 13493i bk12: 0a 13529i bk13: 0a 13530i bk14: 0a 13530i bk15: 0a 13530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0555022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 176
L2_cache_bank[5]: Access = 67, Miss = 45, Miss_rate = 0.672, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 686
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7872
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3036
icnt_total_pkts_simt_to_mem=777
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0721
	minimum = 6
	maximum = 41
Network latency average = 10.1485
	minimum = 6
	maximum = 35
Slowest packet = 693
Flit latency average = 9.37849
	minimum = 6
	maximum = 32
Slowest flit = 1954
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147024
	minimum = 0.0081728 (at node 0)
	maximum = 0.0315236 (at node 19)
Accepted packet rate average = 0.0147024
	minimum = 0.0081728 (at node 0)
	maximum = 0.0315236 (at node 19)
Injected flit rate average = 0.0402153
	minimum = 0.0081728 (at node 0)
	maximum = 0.152948 (at node 19)
Accepted flit rate average= 0.0402153
	minimum = 0.0140105 (at node 18)
	maximum = 0.0735552 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2752 (2 samples)
	minimum = 6 (2 samples)
	maximum = 39 (2 samples)
Network latency average = 9.59305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Flit latency average = 8.434 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00885193 (2 samples)
	minimum = 0.00496472 (2 samples)
	maximum = 0.0198607 (2 samples)
Accepted packet rate average = 0.00885193 (2 samples)
	minimum = 0.00496472 (2 samples)
	maximum = 0.0198607 (2 samples)
Injected flit rate average = 0.0243431 (2 samples)
	minimum = 0.00496472 (2 samples)
	maximum = 0.0912298 (2 samples)
Accepted flit rate average = 0.0243431 (2 samples)
	minimum = 0.00835202 (2 samples)
	maximum = 0.0498939 (2 samples)
Injected packet size average = 2.75004 (2 samples)
Accepted packet size average = 2.75004 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 180132 (inst/sec)
gpgpu_simulation_rate = 2050 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10252)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,10252)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,10252)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,10252)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(37,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(18,0,0) tid=(358,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(258,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (411,10252), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(412,10252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (416,10252), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(417,10252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (422,10252), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(423,10252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (424,10252), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(425,10252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (426,10252), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(427,10252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (432,10252), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(433,10252)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (433,10252), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(434,10252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (447,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (447,10252), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(448,10252)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(448,10252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (450,10252), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(451,10252)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (454,10252), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(455,10252)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (466,10252), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(467,10252)
GPGPU-Sim uArch: cycles simulated: 10752  inst.: 1194022 (ipc=586.7) sim_rate=199003 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:45:39 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(52,0,0) tid=(494,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (528,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (528,10252), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(529,10252)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(529,10252)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (540,10252), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(541,10252)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (545,10252), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(546,10252)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (562,10252), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(563,10252)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (565,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (565,10252), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(566,10252)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (570,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (574,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (583,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (584,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (629,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (641,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (643,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (644,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (653,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (660,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (661,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (669,10252), 1 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(60,0,0) tid=(404,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (684,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (692,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (694,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (695,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (761,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (766,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (767,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (767,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (774,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (785,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (838,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (846,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (850,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (870,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (881,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (892,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (914,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 11252  inst.: 1342636 (ipc=442.0) sim_rate=191805 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:45:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1221,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1230,10252), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1389,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7258,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7463,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 17752  inst.: 1355506 (ipc=60.6) sim_rate=169438 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:45:41 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7534,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7631,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7673,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7706,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7981,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8010,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9676,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10676,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10888,10252), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11195,10252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 11196
gpu_sim_insn = 456218
gpu_ipc =      40.7483
gpu_tot_sim_cycle = 21448
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      63.2638
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 570
gpu_total_sim_rate=169610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32772
	L1I_total_cache_misses = 1925
	L1I_total_cache_miss_rate = 0.0587
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 323, Miss = 104, Miss_rate = 0.322, Pending_hits = 156, Reservation_fails = 133
	L1D_cache_core[1]: Access = 670, Miss = 313, Miss_rate = 0.467, Pending_hits = 184, Reservation_fails = 2380
	L1D_cache_core[2]: Access = 690, Miss = 317, Miss_rate = 0.459, Pending_hits = 203, Reservation_fails = 2343
	L1D_cache_core[3]: Access = 338, Miss = 109, Miss_rate = 0.322, Pending_hits = 158, Reservation_fails = 748
	L1D_cache_core[4]: Access = 232, Miss = 62, Miss_rate = 0.267, Pending_hits = 168, Reservation_fails = 548
	L1D_cache_core[5]: Access = 350, Miss = 112, Miss_rate = 0.320, Pending_hits = 168, Reservation_fails = 410
	L1D_cache_core[6]: Access = 232, Miss = 62, Miss_rate = 0.267, Pending_hits = 168, Reservation_fails = 429
	L1D_cache_core[7]: Access = 268, Miss = 90, Miss_rate = 0.336, Pending_hits = 118, Reservation_fails = 635
	L1D_cache_core[8]: Access = 331, Miss = 116, Miss_rate = 0.350, Pending_hits = 150, Reservation_fails = 540
	L1D_cache_core[9]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 351
	L1D_cache_core[10]: Access = 204, Miss = 57, Miss_rate = 0.279, Pending_hits = 144, Reservation_fails = 454
	L1D_cache_core[11]: Access = 292, Miss = 93, Miss_rate = 0.318, Pending_hits = 138, Reservation_fails = 322
	L1D_cache_core[12]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 120, Reservation_fails = 600
	L1D_cache_core[13]: Access = 212, Miss = 55, Miss_rate = 0.259, Pending_hits = 156, Reservation_fails = 236
	L1D_cache_core[14]: Access = 282, Miss = 93, Miss_rate = 0.330, Pending_hits = 120, Reservation_fails = 258
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1727
	L1D_total_cache_miss_rate = 0.3535
	L1D_total_cache_pending_hits = 2283
	L1D_total_cache_reservation_fails = 10387
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1925
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 60, 492, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 13798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1176
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19387	W0_Idle:99895	W0_Scoreboard:108191	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9408 {8:1176,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 159936 {136:1176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 57 
maxdqlatency = 0 
maxmflatency = 380 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 21447 
mrq_lat_table:941 	33 	80 	59 	31 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1062 	713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1832 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	886 	284 	21 	0 	0 	0 	0 	1 	6 	22 	360 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2771      5604      2053      7710      8507      2719      3631      6363      1919      1144 
dram[1]:      1194      1266       915       938      1029      1693      4088      2240      1479      2334      3069      3507      2341      1010         0      1147 
dram[2]:       385      6544       938       954      1066      3662      2466      3685      7316      2738      1629      2385      9258      1168         0      1129 
dram[3]:         0         0       916       935      1650      1660      1843      3282      2447      6785      2851      5999         0      5585         0         0 
dram[4]:      1185      1279       943       963      1659      1669      1572      2465      4019      2246      2399      1466      7504      1143         0         0 
dram[5]:         0         0       925       919      1688      2381      1575      7779      1081      2425      8113      3616      4335      6849         0      1149 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 20.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1175/117 = 10.042735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         5        10        15         7         3         1         1         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         434       440       416       422       333       224       123       226       162       148       126       125       268       993
dram[1]:          0       268       465       420       364       466       400       226       161       132       217       123       124       411    none         282
dram[2]:          0       268       526       431       380       436       275       252       169       137       156       138       176       613    none         268
dram[3]:     none      none         416       449       398       386       281       319       123       147       123       147    none         271    none      none  
dram[4]:        268      2277       401       458       390       438       259       238       135       210       124       133       124       988    none      none  
dram[5]:     none      none         410       438       379       429       237       249       144       134       154       554       196       126    none        2129
maximum mf latency per bank:
dram[0]:        283         0       272       290       279       315       268       262       252       251       255       252       252       251       268       278
dram[1]:          0       268       380       271       311       320       277       268       268       256       278       252       252       268         0       282
dram[2]:          0       268       277       278       280       339       268       277       277       252       268       252       268       273         0       268
dram[3]:          0         0       274       283       307       325       268       279       252       251       251       255         0       268         0         0
dram[4]:        268       268       277       272       279       319       268       268       252       277       255       268       252       268         0         0
dram[5]:          0         0       282       277       287       330       268       270       268       263       287       252       252       252         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28309 n_nop=27933 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02522
n_activity=2416 dram_eff=0.2955
bk0: 6a 28231i bk1: 0a 28306i bk2: 28a 28217i bk3: 28a 28155i bk4: 64a 28130i bk5: 60a 28043i bk6: 34a 28199i bk7: 22a 28216i bk8: 18a 28166i bk9: 18a 28159i bk10: 22a 28110i bk11: 6a 28256i bk12: 2a 28285i bk13: 2a 28284i bk14: 2a 28292i bk15: 2a 28290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0140945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28309 n_nop=27925 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02536
n_activity=2615 dram_eff=0.2746
bk0: 4a 28286i bk1: 2a 28291i bk2: 28a 28222i bk3: 28a 28214i bk4: 60a 28148i bk5: 60a 28064i bk6: 38a 28125i bk7: 26a 28212i bk8: 20a 28143i bk9: 16a 28159i bk10: 18a 28120i bk11: 10a 28224i bk12: 4a 28262i bk13: 2a 28289i bk14: 0a 28305i bk15: 2a 28292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.021124
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28309 n_nop=27927 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02409
n_activity=2791 dram_eff=0.2444
bk0: 4a 28289i bk1: 2a 28293i bk2: 30a 28197i bk3: 28a 28203i bk4: 60a 28126i bk5: 64a 27964i bk6: 18a 28250i bk7: 32a 28125i bk8: 26a 28023i bk9: 10a 28219i bk10: 10a 28209i bk11: 10a 28210i bk12: 4a 28253i bk13: 2a 28263i bk14: 0a 28306i bk15: 2a 28292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0274471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28309 n_nop=27961 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02338
n_activity=2234 dram_eff=0.2963
bk0: 0a 28308i bk1: 0a 28311i bk2: 28a 28228i bk3: 32a 28173i bk4: 64a 28112i bk5: 58a 28048i bk6: 24a 28218i bk7: 32a 28153i bk8: 12a 28209i bk9: 12a 28209i bk10: 12a 28208i bk11: 18a 28147i bk12: 0a 28306i bk13: 4a 28249i bk14: 0a 28304i bk15: 0a 28307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0269172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28309 n_nop=27941 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.0243
n_activity=2479 dram_eff=0.2775
bk0: 2a 28292i bk1: 2a 28294i bk2: 30a 28201i bk3: 32a 28195i bk4: 62a 28115i bk5: 56a 28083i bk6: 28a 28215i bk7: 32a 28167i bk8: 12a 28218i bk9: 14a 28149i bk10: 12a 28199i bk11: 18a 28140i bk12: 4a 28265i bk13: 2a 28285i bk14: 0a 28304i bk15: 0a 28306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0191812
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28309 n_nop=27911 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02635
n_activity=2704 dram_eff=0.2759
bk0: 0a 28307i bk1: 0a 28312i bk2: 30a 28201i bk3: 32a 28165i bk4: 62a 28126i bk5: 64a 27970i bk6: 26a 28199i bk7: 30a 28168i bk8: 22a 28125i bk9: 30a 28049i bk10: 16a 28132i bk11: 6a 28256i bk12: 2a 28285i bk13: 2a 28285i bk14: 0a 28306i bk15: 2a 28290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0321806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 197, Miss = 88, Miss_rate = 0.447, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 145, Miss = 69, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 191, Miss = 86, Miss_rate = 0.450, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 134, Miss = 73, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 166, Miss = 76, Miss_rate = 0.458, Pending_hits = 6, Reservation_fails = 176
L2_cache_bank[5]: Access = 158, Miss = 75, Miss_rate = 0.475, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[6]: Access = 126, Miss = 70, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 137, Miss = 78, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 75, Miss_rate = 0.586, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 163, Miss = 78, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 133, Miss = 79, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 177, Miss = 83, Miss_rate = 0.469, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1855
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5013
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=6909
icnt_total_pkts_simt_to_mem=2439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.09025
	minimum = 6
	maximum = 38
Network latency average = 7.8905
	minimum = 6
	maximum = 33
Slowest packet = 1593
Flit latency average = 6.75754
	minimum = 6
	maximum = 29
Slowest flit = 4402
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00773424
	minimum = 0.00142908 (at node 4)
	maximum = 0.0249196 (at node 2)
Accepted packet rate average = 0.00773424
	minimum = 0.00142908 (at node 4)
	maximum = 0.0249196 (at node 2)
Injected flit rate average = 0.0183101
	minimum = 0.00142908 (at node 4)
	maximum = 0.0419793 (at node 17)
Accepted flit rate average= 0.0183101
	minimum = 0.00714541 (at node 4)
	maximum = 0.0788675 (at node 2)
Injected packet length average = 2.36741
Accepted packet length average = 2.36741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.54688 (3 samples)
	minimum = 6 (3 samples)
	maximum = 38.6667 (3 samples)
Network latency average = 9.02554 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34 (3 samples)
Flit latency average = 7.87518 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00847937 (3 samples)
	minimum = 0.00378617 (3 samples)
	maximum = 0.021547 (3 samples)
Accepted packet rate average = 0.00847937 (3 samples)
	minimum = 0.00378617 (3 samples)
	maximum = 0.021547 (3 samples)
Injected flit rate average = 0.0223321 (3 samples)
	minimum = 0.00378617 (3 samples)
	maximum = 0.074813 (3 samples)
Accepted flit rate average = 0.0223321 (3 samples)
	minimum = 0.00794981 (3 samples)
	maximum = 0.0595517 (3 samples)
Injected packet size average = 2.6337 (3 samples)
Accepted packet size average = 2.6337 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 169610 (inst/sec)
gpgpu_simulation_rate = 2681 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,21448)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,21448)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,21448)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,21448)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,0,0) tid=(336,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(5,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(43,0,0) tid=(464,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (408,21448), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(409,21448)
GPGPU-Sim uArch: cycles simulated: 21948  inst.: 1672884 (ipc=632.0) sim_rate=185876 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:45:42 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(30,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (589,21448), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(590,21448)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (613,21448), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(614,21448)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (671,21448), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(672,21448)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (683,21448), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(684,21448)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (698,21448), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(699,21448)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (737,21448), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(738,21448)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (767,21448), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(768,21448)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (769,21448), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(770,21448)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (782,21448), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(783,21448)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (797,21448), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(798,21448)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (806,21448), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(807,21448)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (829,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (829,21448), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(830,21448)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(830,21448)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (847,21448), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(848,21448)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (880,21448), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(881,21448)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (885,21448), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(886,21448)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (889,21448), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(890,21448)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (891,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (895,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (909,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (918,21448), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(60,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (948,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (984,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (987,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (994,21448), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 22448  inst.: 1778931 (ipc=422.0) sim_rate=177893 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:45:43 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1013,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1021,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1035,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1035,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1036,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1060,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1066,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1072,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1084,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1092,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1099,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1102,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1108,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1116,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1125,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1127,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1139,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1155,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1157,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1165,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1172,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1188,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1236,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1239,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1252,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1268,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1273,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1288,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1298,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1318,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1371,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1374,21448), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1386,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1386,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1392,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1419,21448), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1430,21448), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 1.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1431
gpu_sim_insn = 452904
gpu_ipc =     316.4948
gpu_tot_sim_cycle = 22879
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      79.1025
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 895
gpu_total_sim_rate=180978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42892
	L1I_total_cache_misses = 1925
	L1I_total_cache_miss_rate = 0.0449
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 443, Miss = 164, Miss_rate = 0.370, Pending_hits = 204, Reservation_fails = 266
	L1D_cache_core[1]: Access = 802, Miss = 369, Miss_rate = 0.460, Pending_hits = 247, Reservation_fails = 2533
	L1D_cache_core[2]: Access = 826, Miss = 393, Miss_rate = 0.476, Pending_hits = 251, Reservation_fails = 2608
	L1D_cache_core[3]: Access = 438, Miss = 155, Miss_rate = 0.354, Pending_hits = 206, Reservation_fails = 840
	L1D_cache_core[4]: Access = 388, Miss = 144, Miss_rate = 0.371, Pending_hits = 228, Reservation_fails = 716
	L1D_cache_core[5]: Access = 450, Miss = 167, Miss_rate = 0.371, Pending_hits = 204, Reservation_fails = 749
	L1D_cache_core[6]: Access = 344, Miss = 118, Miss_rate = 0.343, Pending_hits = 216, Reservation_fails = 540
	L1D_cache_core[7]: Access = 408, Miss = 156, Miss_rate = 0.382, Pending_hits = 178, Reservation_fails = 689
	L1D_cache_core[8]: Access = 419, Miss = 162, Miss_rate = 0.387, Pending_hits = 186, Reservation_fails = 654
	L1D_cache_core[9]: Access = 304, Miss = 112, Miss_rate = 0.368, Pending_hits = 180, Reservation_fails = 600
	L1D_cache_core[10]: Access = 352, Miss = 133, Miss_rate = 0.378, Pending_hits = 204, Reservation_fails = 632
	L1D_cache_core[11]: Access = 432, Miss = 165, Miss_rate = 0.382, Pending_hits = 195, Reservation_fails = 478
	L1D_cache_core[12]: Access = 406, Miss = 173, Miss_rate = 0.426, Pending_hits = 156, Reservation_fails = 1104
	L1D_cache_core[13]: Access = 340, Miss = 120, Miss_rate = 0.353, Pending_hits = 192, Reservation_fails = 589
	L1D_cache_core[14]: Access = 398, Miss = 152, Miss_rate = 0.382, Pending_hits = 168, Reservation_fails = 473
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2683
	L1D_total_cache_miss_rate = 0.3975
	L1D_total_cache_pending_hits = 3015
	L1D_total_cache_reservation_fails = 13471
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8546
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4925
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1925
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 88, 88, 75, 75, 75, 88, 88, 507, 75, 75, 75, 75, 75, 75, 105, 105, 118, 118, 105, 118, 105, 118, 105, 105, 118, 105, 105, 118, 118, 105, 88, 75, 88, 75, 75, 75, 75, 75, 75, 75, 88, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 16882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1422
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13471
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22810	W0_Idle:108729	W0_Scoreboard:115880	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11376 {8:1422,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193392 {136:1422,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 57 
maxdqlatency = 0 
maxmflatency = 510 
averagemflatency = 210 
max_icnt2mem_latency = 380 
max_icnt2sh_latency = 22878 
mrq_lat_table:941 	33 	80 	59 	31 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1830 	1055 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2270 	140 	101 	122 	288 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	984 	420 	33 	0 	0 	0 	0 	1 	6 	22 	360 	1059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2771      5604      2053      7710      8507      2719      3631      6363      1919      1144 
dram[1]:      1194      1266       915       938      1029      1693      4088      2240      1479      2334      3069      3507      2341      1010         0      1147 
dram[2]:       385      6544       938       954      1066      3662      2466      3685      7316      2738      1629      2385      9258      1168         0      1129 
dram[3]:         0         0       916       935      1650      1660      1843      3282      2447      6785      2851      5999         0      5585         0         0 
dram[4]:      1185      1279       943       963      1659      1669      1572      2465      4019      2246      2399      1466      7504      1143         0         0 
dram[5]:         0         0       925       919      1688      2381      1575      7779      1081      2425      8113      3616      4335      6849         0      1149 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 20.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1175/117 = 10.042735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         5        10        15         7         3         1         1         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         617       630       749       710       567       348       123       226       162       148       126       125       268       993
dram[1]:          0       268       675       583       597       837       602       371       161       132       217       123       124       411    none         282
dram[2]:          0       268       867       537       648       808       609       367       169       137       156       138       176     11305    none         268
dram[3]:     none      none         615       605       697       692       435       461       123       147       123       147    none         271    none      none  
dram[4]:        268      2277       637       622       637       749       459       380       135       210       124       133       124       988    none      none  
dram[5]:     none      none         559       591       659       741       407       401       144       134       154       554       196       126    none        2129
maximum mf latency per bank:
dram[0]:        283         0       384       335       395       382       375       360       252       251       255       252       252       251       268       278
dram[1]:          0       268       385       383       384       420       377       428       268       256       278       252       252       268         0       282
dram[2]:          0       268       379       369       462       510       477       381       277       252       268       252       268       477         0       268
dram[3]:          0         0       300       408       461       449       318       336       252       251       251       255         0       268         0         0
dram[4]:        268       268       466       358       353       364       386       323       252       277       255       268       252       268         0         0
dram[5]:          0         0       337       315       336       339       372       370       268       263       287       252       252       252         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30197 n_nop=29821 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02364
n_activity=2416 dram_eff=0.2955
bk0: 6a 30119i bk1: 0a 30194i bk2: 28a 30105i bk3: 28a 30043i bk4: 64a 30018i bk5: 60a 29931i bk6: 34a 30087i bk7: 22a 30104i bk8: 18a 30054i bk9: 18a 30047i bk10: 22a 29998i bk11: 6a 30144i bk12: 2a 30173i bk13: 2a 30172i bk14: 2a 30180i bk15: 2a 30178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0132132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30197 n_nop=29813 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02378
n_activity=2615 dram_eff=0.2746
bk0: 4a 30174i bk1: 2a 30179i bk2: 28a 30110i bk3: 28a 30102i bk4: 60a 30036i bk5: 60a 29952i bk6: 38a 30013i bk7: 26a 30100i bk8: 20a 30031i bk9: 16a 30047i bk10: 18a 30008i bk11: 10a 30112i bk12: 4a 30150i bk13: 2a 30177i bk14: 0a 30193i bk15: 2a 30180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0198033
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30197 n_nop=29815 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02259
n_activity=2791 dram_eff=0.2444
bk0: 4a 30177i bk1: 2a 30181i bk2: 30a 30085i bk3: 28a 30091i bk4: 60a 30014i bk5: 64a 29852i bk6: 18a 30138i bk7: 32a 30013i bk8: 26a 29911i bk9: 10a 30107i bk10: 10a 30097i bk11: 10a 30098i bk12: 4a 30141i bk13: 2a 30151i bk14: 0a 30194i bk15: 2a 30180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.025731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30197 n_nop=29849 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02192
n_activity=2234 dram_eff=0.2963
bk0: 0a 30196i bk1: 0a 30199i bk2: 28a 30116i bk3: 32a 30061i bk4: 64a 30000i bk5: 58a 29936i bk6: 24a 30106i bk7: 32a 30041i bk8: 12a 30097i bk9: 12a 30097i bk10: 12a 30096i bk11: 18a 30035i bk12: 0a 30194i bk13: 4a 30137i bk14: 0a 30192i bk15: 0a 30195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0252343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30197 n_nop=29829 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02278
n_activity=2479 dram_eff=0.2775
bk0: 2a 30180i bk1: 2a 30182i bk2: 30a 30089i bk3: 32a 30083i bk4: 62a 30003i bk5: 56a 29971i bk6: 28a 30103i bk7: 32a 30055i bk8: 12a 30106i bk9: 14a 30037i bk10: 12a 30087i bk11: 18a 30028i bk12: 4a 30153i bk13: 2a 30173i bk14: 0a 30192i bk15: 0a 30194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0179819
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30197 n_nop=29799 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.0247
n_activity=2704 dram_eff=0.2759
bk0: 0a 30195i bk1: 0a 30200i bk2: 30a 30089i bk3: 32a 30053i bk4: 62a 30014i bk5: 64a 29858i bk6: 26a 30087i bk7: 30a 30056i bk8: 22a 30013i bk9: 30a 29937i bk10: 16a 30020i bk11: 6a 30144i bk12: 2a 30173i bk13: 2a 30173i bk14: 0a 30194i bk15: 2a 30178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0301686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 279, Miss = 88, Miss_rate = 0.315, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 215, Miss = 69, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 213, Miss = 73, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 246, Miss = 76, Miss_rate = 0.309, Pending_hits = 6, Reservation_fails = 176
L2_cache_bank[5]: Access = 443, Miss = 75, Miss_rate = 0.169, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[6]: Access = 205, Miss = 70, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 204, Miss = 78, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 200, Miss = 75, Miss_rate = 0.375, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 233, Miss = 78, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 206, Miss = 79, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 255, Miss = 83, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2965
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3137
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=9003
icnt_total_pkts_simt_to_mem=4413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.6032
	minimum = 6
	maximum = 239
Network latency average = 19.0153
	minimum = 6
	maximum = 166
Slowest packet = 4227
Flit latency average = 19.5268
	minimum = 6
	maximum = 165
Slowest flit = 11424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0574579
	minimum = 0.0363382 (at node 3)
	maximum = 0.199161 (at node 20)
Accepted packet rate average = 0.0574579
	minimum = 0.0363382 (at node 3)
	maximum = 0.199161 (at node 20)
Injected flit rate average = 0.105288
	minimum = 0.0614955 (at node 3)
	maximum = 0.255066 (at node 20)
Accepted flit rate average= 0.105288
	minimum = 0.0698812 (at node 8)
	maximum = 0.384347 (at node 20)
Injected packet length average = 1.83243
Accepted packet length average = 1.83243
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5609 (4 samples)
	minimum = 6 (4 samples)
	maximum = 88.75 (4 samples)
Network latency average = 11.523 (4 samples)
	minimum = 6 (4 samples)
	maximum = 67 (4 samples)
Flit latency average = 10.7881 (4 samples)
	minimum = 6 (4 samples)
	maximum = 65 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.020724 (4 samples)
	minimum = 0.0119242 (4 samples)
	maximum = 0.0659506 (4 samples)
Accepted packet rate average = 0.020724 (4 samples)
	minimum = 0.0119242 (4 samples)
	maximum = 0.0659506 (4 samples)
Injected flit rate average = 0.043071 (4 samples)
	minimum = 0.0182135 (4 samples)
	maximum = 0.119876 (4 samples)
Accepted flit rate average = 0.043071 (4 samples)
	minimum = 0.0234327 (4 samples)
	maximum = 0.14075 (4 samples)
Injected packet size average = 2.07832 (4 samples)
Accepted packet size average = 2.07832 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 180978 (inst/sec)
gpgpu_simulation_rate = 2287 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22879)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,22879)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,22879)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,22879)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(22,0,0) tid=(282,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(21,0,0) tid=(282,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(36,0,0) tid=(256,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (431,22879), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(432,22879)
GPGPU-Sim uArch: cycles simulated: 23379  inst.: 2059577 (ipc=499.6) sim_rate=187234 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:45:44 2019
GPGPU-Sim uArch: cycles simulated: 24379  inst.: 2115979 (ipc=204.1) sim_rate=176331 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:45:45 2019
GPGPU-Sim uArch: cycles simulated: 27379  inst.: 2141524 (ipc=73.7) sim_rate=164732 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:45:46 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(22,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 29879  inst.: 2150945 (ipc=48.7) sim_rate=153638 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:45:47 2019
GPGPU-Sim uArch: cycles simulated: 32879  inst.: 2163180 (ipc=35.3) sim_rate=144212 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:45:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12451,22879), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12452,22879)
GPGPU-Sim uArch: cycles simulated: 35379  inst.: 2174240 (ipc=29.2) sim_rate=135890 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:45:49 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13969,22879), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13970,22879)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14375,22879), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14376,22879)
GPGPU-Sim uArch: cycles simulated: 38379  inst.: 2204856 (ipc=25.5) sim_rate=129697 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:45:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16766,22879), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16767,22879)
GPGPU-Sim uArch: cycles simulated: 40879  inst.: 2220969 (ipc=22.8) sim_rate=123387 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:45:51 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18155,22879), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18156,22879)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18580,22879), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18581,22879)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18601,22879), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18602,22879)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18825,22879), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18826,22879)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19030,22879), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19031,22879)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19094,22879), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19095,22879)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19162,22879), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19163,22879)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19863,22879), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19864,22879)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19884,22879), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19885,22879)
GPGPU-Sim uArch: cycles simulated: 42879  inst.: 2284398 (ipc=23.7) sim_rate=120231 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:45:52 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20347,22879), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20348,22879)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20354,22879), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20355,22879)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20397,22879), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20398,22879)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20708,22879), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20709,22879)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20764,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21058,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21064,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21428,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21700,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21719,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21783,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21862,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22374,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22416,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22426,22879), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 45379  inst.: 2329002 (ipc=23.1) sim_rate=116450 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:45:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22547,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22781,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23078,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23255,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23693,22879), 2 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(47,0,0) tid=(350,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24994,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25508,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25947,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 49379  inst.: 2340204 (ipc=20.0) sim_rate=111438 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:45:54 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26934,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27236,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27262,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27309,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27429,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27795,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28045,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28439,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28588,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28784,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29007,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29226,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29867,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30646,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31300,22879), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 54379  inst.: 2349452 (ipc=17.1) sim_rate=106793 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:45:55 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31610,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32350,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32470,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34051,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34563,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37897,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39576,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39757,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 64379  inst.: 2355805 (ipc=13.2) sim_rate=102426 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:45:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42865,22879), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46433,22879), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (47527,22879), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 47528
gpu_sim_insn = 547599
gpu_ipc =      11.5216
gpu_tot_sim_cycle = 70407
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      33.4823
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 3574
gpu_total_sim_rate=102495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101471
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0193
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 1852, Miss = 1218, Miss_rate = 0.658, Pending_hits = 347, Reservation_fails = 17191
	L1D_cache_core[1]: Access = 2233, Miss = 1405, Miss_rate = 0.629, Pending_hits = 430, Reservation_fails = 20240
	L1D_cache_core[2]: Access = 3042, Miss = 2076, Miss_rate = 0.682, Pending_hits = 474, Reservation_fails = 33130
	L1D_cache_core[3]: Access = 2002, Miss = 1333, Miss_rate = 0.666, Pending_hits = 393, Reservation_fails = 23608
	L1D_cache_core[4]: Access = 2171, Miss = 1442, Miss_rate = 0.664, Pending_hits = 411, Reservation_fails = 23549
	L1D_cache_core[5]: Access = 2115, Miss = 1242, Miss_rate = 0.587, Pending_hits = 387, Reservation_fails = 18015
	L1D_cache_core[6]: Access = 3139, Miss = 2134, Miss_rate = 0.680, Pending_hits = 503, Reservation_fails = 37131
	L1D_cache_core[7]: Access = 1856, Miss = 1227, Miss_rate = 0.661, Pending_hits = 344, Reservation_fails = 18522
	L1D_cache_core[8]: Access = 2420, Miss = 1527, Miss_rate = 0.631, Pending_hits = 398, Reservation_fails = 20556
	L1D_cache_core[9]: Access = 2031, Miss = 1425, Miss_rate = 0.702, Pending_hits = 362, Reservation_fails = 25193
	L1D_cache_core[10]: Access = 2033, Miss = 1396, Miss_rate = 0.687, Pending_hits = 384, Reservation_fails = 24946
	L1D_cache_core[11]: Access = 2016, Miss = 1118, Miss_rate = 0.555, Pending_hits = 352, Reservation_fails = 13180
	L1D_cache_core[12]: Access = 2307, Miss = 1436, Miss_rate = 0.622, Pending_hits = 366, Reservation_fails = 20604
	L1D_cache_core[13]: Access = 2046, Miss = 1243, Miss_rate = 0.608, Pending_hits = 346, Reservation_fails = 17835
	L1D_cache_core[14]: Access = 2930, Miss = 1921, Miss_rate = 0.656, Pending_hits = 430, Reservation_fails = 30664
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 22143
	L1D_total_cache_miss_rate = 0.6476
	L1D_total_cache_pending_hits = 5927
	L1D_total_cache_reservation_fails = 344364
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 242971
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 101393
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 103, 103, 90, 90, 548, 103, 103, 522, 90, 90, 90, 522, 90, 90, 120, 120, 133, 133, 120, 133, 120, 591, 526, 526, 133, 120, 120, 591, 565, 120, 103, 522, 103, 90, 90, 90, 90, 90, 90, 507, 509, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 349509
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13296
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 346098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:477388	W0_Idle:127823	W0_Scoreboard:449325	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106368 {8:13296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1808256 {136:13296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 57 
maxdqlatency = 0 
maxmflatency = 510 
averagemflatency = 166 
max_icnt2mem_latency = 380 
max_icnt2sh_latency = 70406 
mrq_lat_table:2847 	73 	110 	209 	76 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20468 	2031 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20341 	1693 	101 	122 	288 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6615 	5528 	1164 	4 	0 	0 	0 	1 	6 	22 	360 	3230 	5478 	91 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	136 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        15        18        20        22        32         6         6         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        39        32        40         4         6         3         2 
dram[2]:         2         4        14        14        31        29        25        18        38        50        26        20         3         5         1         2 
dram[3]:         1         3        14        16        34        29        19        19        44        12        12        34         6         2         2         1 
dram[4]:         1         1        14        16        33        28        17        22        30         8        12        16         4         4         2         1 
dram[5]:         1         4        14        16        33        28        17        29        20        30        28        48         2         2         2         3 
maximum service time to same row:
dram[0]:     19251     19084       949       951      9624     18589      2771     12313      2053      7710      8507     10901     10466      7963      1919     13407 
dram[1]:      6457      1266     16759     14633     27562     39905      4088      2240      1479     10659      7858      7848      6848     14962     19583     18194 
dram[2]:     20637     15350     13724     10012     17111     14750     13365      7259     16967     23485     14547      6453     15770      4510     13262     13072 
dram[3]:     16450     17561     17137     12831     17976     11437      8063     15313     18094      6785      2851     15613      9078      6688     10343     18288 
dram[4]:      1993     14346     14389     15020     17177      1710     13369     12204     17241      2246      2399      1466     14888      8538     14843     16502 
dram[5]:      1160     19388     17281       919     18163      2381      1575     20884      1727      2425      8113     13497     13268     11198     17262     20029 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  5.714286 17.000000  5.181818 22.666666 13.800000  7.100000  5.769231  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.333333  4.200000  2.750000  7.400000  4.444445  7.857143 10.400000 10.142858  7.700000  5.071429  5.214286  1.416667  2.600000  1.666667  1.166667 
dram[2]:  1.500000  1.714286  4.250000  4.000000  6.333333  3.750000  6.111111  4.538462  6.800000 14.000000  5.538462  7.400000  1.600000  2.800000  1.666667  1.500000 
dram[3]:  1.000000  2.333333  3.285714  2.875000 10.250000  5.428571  7.285714  4.307693 12.600000 10.000000 13.800000  6.900000  2.000000  1.428571  2.000000  3.000000 
dram[4]:  1.000000  1.500000  2.750000  2.777778  7.000000  8.500000  6.222222  6.111111  7.200000  8.111111  6.363636 13.600000  1.900000  1.833333  2.500000  2.000000 
dram[5]:  2.000000  2.000000  2.555556  5.000000  9.250000  5.250000 13.000000 11.000000 11.333333 14.000000  5.461538  8.000000  2.000000  1.500000  2.000000  3.000000 
average row locality = 3356/616 = 5.448052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        33        31        32        32         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        16        32        32        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        16        16        30        32        32        32         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        33        33        31         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        16        32        32        32        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        32        32        32        33         4         2         0         0 
total reads: 1013
min_bank_accesses = 0!
chip skew: 171/167 = 1.02
average mf latency per bank:
dram[0]:       1406      1322      1041       933      2275      2270      1489      1224       655       663       767       643       807       637       792      1223
dram[1]:        843       894      1378      1104      2172      2463      1463      1233       710       733       781       587      1132      1093      1343      1160
dram[2]:        193      1437      1308      1062      2316      2333      1202      1414       746       656       578       571      1073      4527      1758      1567
dram[3]:       1523      1489      1356       943      2510      2395      1175      1112       539       540       622       653       922      1078      1045      1603
dram[4]:       1461      1282      1017      1137      2280      2513      1338      1440       643       658       607       604      1458       900      1279      1355
dram[5]:        918      1272      1131      1072      2192      2492      1469      1308       648       952       528       532       655      1325      1443      1097
maximum mf latency per bank:
dram[0]:        300       279       384       335       395       382       375       360       299       315       306       292       278       307       276       294
dram[1]:        281       284       385       383       384       420       377       428       304       320       306       353       323       285       290       285
dram[2]:        293       292       379       369       462       510       477       381       287       291       298       308       281       477       281       282
dram[3]:        310       288       300       408       461       449       318       336       286       314       312       309       283       311       278       279
dram[4]:        305       277       466       358       353       364       386       323       287       328       319       282       295       303       295       308
dram[5]:        294       277       337       315       336       339       372       370       297       280       291       289       292       286       304       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92933 n_nop=91846 n_act=89 n_pre=73 n_req=546 n_rd=758 n_write=167 bw_util=0.01991
n_activity=8197 dram_eff=0.2257
bk0: 12a 92767i bk1: 4a 92883i bk2: 30a 92814i bk3: 32a 92729i bk4: 86a 92511i bk5: 76a 92487i bk6: 72a 92481i bk7: 86a 92334i bk8: 70a 92339i bk9: 76a 92277i bk10: 78a 92130i bk11: 86a 92026i bk12: 16a 92750i bk13: 14a 92746i bk14: 4a 92900i bk15: 16a 92784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0112877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92933 n_nop=91742 n_act=117 n_pre=101 n_req=570 n_rd=806 n_write=167 bw_util=0.02094
n_activity=9385 dram_eff=0.2074
bk0: 10a 92820i bk1: 8a 92854i bk2: 42a 92723i bk3: 44a 92628i bk4: 72a 92641i bk5: 78a 92432i bk6: 78a 92440i bk7: 72a 92477i bk8: 78a 92244i bk9: 90a 92079i bk10: 82a 92039i bk11: 84a 91954i bk12: 26a 92512i bk13: 18a 92724i bk14: 10a 92830i bk15: 14a 92759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0140639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92933 n_nop=91726 n_act=120 n_pre=104 n_req=577 n_rd=812 n_write=171 bw_util=0.02116
n_activity=9497 dram_eff=0.207
bk0: 6a 92877i bk1: 24a 92713i bk2: 34a 92771i bk3: 40a 92717i bk4: 74a 92612i bk5: 86a 92348i bk6: 78a 92348i bk7: 86a 92219i bk8: 76a 92167i bk9: 76a 92280i bk10: 80a 92007i bk11: 84a 92083i bk12: 24a 92603i bk13: 16a 92689i bk14: 10a 92829i bk15: 18a 92736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0185725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92933 n_nop=91821 n_act=98 n_pre=82 n_req=550 n_rd=764 n_write=168 bw_util=0.02006
n_activity=8694 dram_eff=0.2144
bk0: 4a 92885i bk1: 14a 92843i bk2: 46a 92659i bk3: 46a 92587i bk4: 78a 92626i bk5: 76a 92494i bk6: 70a 92454i bk7: 78a 92269i bk8: 66a 92323i bk9: 74a 92266i bk10: 72a 92172i bk11: 76a 92120i bk12: 24a 92622i bk13: 16a 92707i bk14: 12a 92828i bk15: 12a 92864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0161514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92933 n_nop=91782 n_act=105 n_pre=89 n_req=563 n_rd=788 n_write=169 bw_util=0.0206
n_activity=9110 dram_eff=0.2101
bk0: 4a 92890i bk1: 6a 92887i bk2: 44a 92660i bk3: 50a 92592i bk4: 80a 92562i bk5: 68a 92593i bk6: 80a 92359i bk7: 78a 92372i bk8: 80a 92170i bk9: 82a 92106i bk10: 76a 92094i bk11: 70a 92275i bk12: 30a 92588i bk13: 18a 92719i bk14: 10a 92863i bk15: 12a 92844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140747
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92933 n_nop=91846 n_act=87 n_pre=71 n_req=550 n_rd=758 n_write=171 bw_util=0.01999
n_activity=8481 dram_eff=0.2191
bk0: 12a 92842i bk1: 12a 92850i bk2: 46a 92618i bk3: 40a 92690i bk4: 70a 92665i bk5: 82a 92435i bk6: 72a 92498i bk7: 76a 92466i bk8: 72a 92261i bk9: 76a 92245i bk10: 78a 92062i bk11: 78a 92160i bk12: 12a 92737i bk13: 8a 92794i bk14: 12a 92827i bk15: 12a 92858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1897, Miss = 184, Miss_rate = 0.097, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 1760, Miss = 195, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2005, Miss = 199, Miss_rate = 0.099, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 1872, Miss = 204, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1813, Miss = 191, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 176
L2_cache_bank[5]: Access = 2235, Miss = 215, Miss_rate = 0.096, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[6]: Access = 1797, Miss = 186, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1741, Miss = 196, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1932, Miss = 202, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1841, Miss = 192, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1725, Miss = 187, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1971, Miss = 192, Miss_rate = 0.097, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 22589
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1037
L2_total_cache_pending_hits = 34
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=76163
icnt_total_pkts_simt_to_mem=31777
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.857
	minimum = 6
	maximum = 76
Network latency average = 11.273
	minimum = 6
	maximum = 61
Slowest packet = 9549
Flit latency average = 10.447
	minimum = 6
	maximum = 61
Slowest flit = 57503
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0305847
	minimum = 0.0203038 (at node 11)
	maximum = 0.0426696 (at node 6)
Accepted packet rate average = 0.0305847
	minimum = 0.0203038 (at node 11)
	maximum = 0.0426696 (at node 6)
Injected flit rate average = 0.0736595
	minimum = 0.029288 (at node 11)
	maximum = 0.134321 (at node 20)
Accepted flit rate average= 0.0736595
	minimum = 0.0451103 (at node 25)
	maximum = 0.144588 (at node 6)
Injected packet length average = 2.40838
Accepted packet length average = 2.40838
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0201 (5 samples)
	minimum = 6 (5 samples)
	maximum = 86.2 (5 samples)
Network latency average = 11.473 (5 samples)
	minimum = 6 (5 samples)
	maximum = 65.8 (5 samples)
Flit latency average = 10.7199 (5 samples)
	minimum = 6 (5 samples)
	maximum = 64.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0226961 (5 samples)
	minimum = 0.0136001 (5 samples)
	maximum = 0.0612944 (5 samples)
Accepted packet rate average = 0.0226961 (5 samples)
	minimum = 0.0136001 (5 samples)
	maximum = 0.0612944 (5 samples)
Injected flit rate average = 0.0491887 (5 samples)
	minimum = 0.0204284 (5 samples)
	maximum = 0.122765 (5 samples)
Accepted flit rate average = 0.0491887 (5 samples)
	minimum = 0.0277682 (5 samples)
	maximum = 0.141518 (5 samples)
Injected packet size average = 2.16727 (5 samples)
Accepted packet size average = 2.16727 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 102495 (inst/sec)
gpgpu_simulation_rate = 3061 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,70407)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,70407)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,70407)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,70407)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(9,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(40,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(37,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 70907  inst.: 2661361 (ipc=608.0) sim_rate=110890 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:45:57 2019
GPGPU-Sim uArch: cycles simulated: 71407  inst.: 2677936 (ipc=320.6) sim_rate=107117 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:45:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1682,70407), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1683,70407)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1703,70407), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1704,70407)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1729,70407), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1730,70407)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1757,70407), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1758,70407)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(45,0,0) tid=(413,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1868,70407), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1869,70407)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1874,70407), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1875,70407)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1937,70407), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1938,70407)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2015,70407), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2016,70407)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2053,70407), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2054,70407)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2177,70407), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2178,70407)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2201,70407), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2202,70407)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2289,70407), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2290,70407)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2322,70407), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2323,70407)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2355,70407), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2356,70407)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2379,70407), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2380,70407)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2387,70407), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2388,70407)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2454,70407), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2455,70407)
GPGPU-Sim uArch: cycles simulated: 72907  inst.: 2767287 (ipc=164.0) sim_rate=106434 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:45:59 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2553,70407), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2554,70407)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2562,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2609,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2623,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2640,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2661,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2677,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2696,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2755,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2756,70407), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(55,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3023,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3032,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3086,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3164,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3195,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3211,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3237,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3244,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3347,70407), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3485,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3533,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3585,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3591,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3603,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3607,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3669,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3670,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3721,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3891,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3933,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3939,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3972,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4007,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4010,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4028,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4103,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4112,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4121,70407), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4124,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4124,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4148,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4202,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4205,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4223,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4250,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4251,70407), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 9.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4252
gpu_sim_insn = 492696
gpu_ipc =     115.8739
gpu_tot_sim_cycle = 74659
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      38.1746
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 3808
gpu_total_sim_rate=109618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115401
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 2088, Miss = 1406, Miss_rate = 0.673, Pending_hits = 383, Reservation_fails = 19541
	L1D_cache_core[1]: Access = 2633, Miss = 1722, Miss_rate = 0.654, Pending_hits = 484, Reservation_fails = 22679
	L1D_cache_core[2]: Access = 3362, Miss = 2331, Miss_rate = 0.693, Pending_hits = 518, Reservation_fails = 35593
	L1D_cache_core[3]: Access = 2262, Miss = 1536, Miss_rate = 0.679, Pending_hits = 433, Reservation_fails = 26201
	L1D_cache_core[4]: Access = 2487, Miss = 1694, Miss_rate = 0.681, Pending_hits = 455, Reservation_fails = 25712
	L1D_cache_core[5]: Access = 2431, Miss = 1493, Miss_rate = 0.614, Pending_hits = 430, Reservation_fails = 20604
	L1D_cache_core[6]: Access = 3451, Miss = 2382, Miss_rate = 0.690, Pending_hits = 547, Reservation_fails = 39897
	L1D_cache_core[7]: Access = 2244, Miss = 1535, Miss_rate = 0.684, Pending_hits = 392, Reservation_fails = 21241
	L1D_cache_core[8]: Access = 2732, Miss = 1771, Miss_rate = 0.648, Pending_hits = 443, Reservation_fails = 22946
	L1D_cache_core[9]: Access = 2347, Miss = 1676, Miss_rate = 0.714, Pending_hits = 406, Reservation_fails = 28060
	L1D_cache_core[10]: Access = 2429, Miss = 1712, Miss_rate = 0.705, Pending_hits = 440, Reservation_fails = 27751
	L1D_cache_core[11]: Access = 2328, Miss = 1364, Miss_rate = 0.586, Pending_hits = 395, Reservation_fails = 15728
	L1D_cache_core[12]: Access = 2623, Miss = 1688, Miss_rate = 0.644, Pending_hits = 410, Reservation_fails = 23331
	L1D_cache_core[13]: Access = 2442, Miss = 1557, Miss_rate = 0.638, Pending_hits = 400, Reservation_fails = 20556
	L1D_cache_core[14]: Access = 3246, Miss = 2173, Miss_rate = 0.669, Pending_hits = 474, Reservation_fails = 33092
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 26040
	L1D_total_cache_miss_rate = 0.6659
	L1D_total_cache_pending_hits = 6610
	L1D_total_cache_reservation_fails = 382932
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 245834
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137098
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
118, 118, 131, 131, 118, 118, 576, 131, 131, 550, 118, 118, 118, 550, 118, 118, 148, 148, 161, 161, 148, 161, 148, 606, 554, 554, 161, 148, 148, 619, 593, 148, 131, 550, 131, 118, 118, 118, 118, 118, 118, 535, 537, 118, 118, 118, 118, 118, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 388077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13600
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 384666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541868	W0_Idle:146830	W0_Scoreboard:459540	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 108800 {8:13600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1849600 {136:13600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 57 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 187 
max_icnt2mem_latency = 492 
max_icnt2sh_latency = 74658 
mrq_lat_table:2847 	73 	110 	209 	76 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21571 	5100 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20698 	1855 	295 	549 	2599 	809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6764 	5679 	1168 	4 	0 	0 	0 	1 	6 	22 	360 	3230 	5478 	4003 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        15        18        20        22        32         6         6         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        39        32        40         4         6         3         2 
dram[2]:         2         4        14        14        31        29        25        18        38        50        26        20         3         5         1         2 
dram[3]:         1         3        14        16        34        29        19        19        44        12        12        34         6         2         2         1 
dram[4]:         1         1        14        16        33        28        17        22        30         8        12        16         4         4         2         1 
dram[5]:         1         4        14        16        33        28        17        29        20        30        28        48         2         2         2         3 
maximum service time to same row:
dram[0]:     19251     19084       949       951      9624     18589      2771     12313      2053      7710      8507     10901     10466      7963      1919     13407 
dram[1]:      6457      1266     16759     14633     27562     39905      4088      2240      1479     10659      7858      7848      6848     14962     19583     18194 
dram[2]:     20637     15350     13724     10012     17111     14750     13365      7259     16967     23485     14547      6453     15770      4510     13262     13072 
dram[3]:     16450     17561     17137     12831     17976     11437      8063     15313     18094      6785      2851     15613      9078      6688     10343     18288 
dram[4]:      1993     14346     14389     15020     17177      1710     13369     12204     17241      2246      2399      1466     14888      8538     14843     16502 
dram[5]:      1160     19388     17281       919     18163      2381      1575     20884      1727      2425      8113     13497     13268     11198     17262     20029 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  5.714286 17.000000  5.181818 22.666666 13.800000  7.100000  5.769231  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.333333  4.200000  2.750000  7.400000  4.444445  7.857143 10.400000 10.142858  7.700000  5.071429  5.214286  1.416667  2.600000  1.666667  1.166667 
dram[2]:  1.500000  1.714286  4.250000  4.000000  6.333333  3.750000  6.111111  4.538462  6.800000 14.000000  5.538462  7.400000  1.600000  2.800000  1.666667  1.500000 
dram[3]:  1.000000  2.333333  3.285714  2.875000 10.250000  5.428571  7.285714  4.307693 12.600000 10.000000 13.800000  6.900000  2.000000  1.428571  2.000000  3.000000 
dram[4]:  1.000000  1.500000  2.750000  2.777778  7.000000  8.500000  6.222222  6.111111  7.200000  8.111111  6.363636 13.600000  1.900000  1.833333  2.500000  2.000000 
dram[5]:  2.000000  2.000000  2.555556  5.000000  9.250000  5.250000 13.000000 11.000000 11.333333 14.000000  5.461538  8.000000  2.000000  1.500000  2.000000  3.000000 
average row locality = 3356/616 = 5.448052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        33        31        32        32         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        16        32        32        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        16        16        30        32        32        32         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        33        33        31         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        16        32        32        32        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        32        32        32        33         4         2         0         0 
total reads: 1013
min_bank_accesses = 0!
chip skew: 171/167 = 1.02
average mf latency per bank:
dram[0]:       1406      1322      2071      2003      3304      3345      1853      1632       655       663       767       643       807       637       792      1223
dram[1]:        843       894      2075      1791      3462      3497      1838      1577       710       733       781       587      1132      1093      1343      1160
dram[2]:        193      1437      2262      2081      3505      3510      1598      1783       746       656       578       571      1073     27251      1758      1567
dram[3]:       1523      1489      2157      1762      3665      3541      1509      1409       539       540       622       653       922      1078      1045      1603
dram[4]:       1461      1282      2029      1940      3293      3745      1641      1765       643       658       607       604      1458       900      1279      1355
dram[5]:        918      1272      1795      1899      3274      3413      1804      1627       648       952       528       532       655      1325      1443      1097
maximum mf latency per bank:
dram[0]:        300       279       408       400       448       511       507       505       299       315       306       292       278       307       276       294
dram[1]:        281       284       454       451       541       448       458       455       304       320       306       353       323       285       290       285
dram[2]:        293       292       451       529       583       622       541       504       287       291       298       308       281       583       281       282
dram[3]:        310       288       535       571       525       541       367       365       286       314       312       309       283       311       278       279
dram[4]:        305       277       544       499       475       394       386       387       287       328       319       282       295       303       295       308
dram[5]:        294       277       411       410       406       414       445       493       297       280       291       289       292       286       304       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98545 n_nop=97458 n_act=89 n_pre=73 n_req=546 n_rd=758 n_write=167 bw_util=0.01877
n_activity=8197 dram_eff=0.2257
bk0: 12a 98379i bk1: 4a 98495i bk2: 30a 98426i bk3: 32a 98341i bk4: 86a 98123i bk5: 76a 98099i bk6: 72a 98093i bk7: 86a 97946i bk8: 70a 97951i bk9: 76a 97889i bk10: 78a 97742i bk11: 86a 97638i bk12: 16a 98362i bk13: 14a 98358i bk14: 4a 98512i bk15: 16a 98396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0106449
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98545 n_nop=97354 n_act=117 n_pre=101 n_req=570 n_rd=806 n_write=167 bw_util=0.01975
n_activity=9385 dram_eff=0.2074
bk0: 10a 98432i bk1: 8a 98466i bk2: 42a 98335i bk3: 44a 98240i bk4: 72a 98253i bk5: 78a 98044i bk6: 78a 98052i bk7: 72a 98089i bk8: 78a 97856i bk9: 90a 97691i bk10: 82a 97651i bk11: 84a 97566i bk12: 26a 98124i bk13: 18a 98336i bk14: 10a 98442i bk15: 14a 98371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98545 n_nop=97338 n_act=120 n_pre=104 n_req=577 n_rd=812 n_write=171 bw_util=0.01995
n_activity=9497 dram_eff=0.207
bk0: 6a 98489i bk1: 24a 98325i bk2: 34a 98383i bk3: 40a 98329i bk4: 74a 98224i bk5: 86a 97960i bk6: 78a 97960i bk7: 86a 97831i bk8: 76a 97779i bk9: 76a 97892i bk10: 80a 97619i bk11: 84a 97695i bk12: 24a 98215i bk13: 16a 98301i bk14: 10a 98441i bk15: 18a 98348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0175148
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98545 n_nop=97433 n_act=98 n_pre=82 n_req=550 n_rd=764 n_write=168 bw_util=0.01892
n_activity=8694 dram_eff=0.2144
bk0: 4a 98497i bk1: 14a 98455i bk2: 46a 98271i bk3: 46a 98199i bk4: 78a 98238i bk5: 76a 98106i bk6: 70a 98066i bk7: 78a 97881i bk8: 66a 97935i bk9: 74a 97878i bk10: 72a 97784i bk11: 76a 97732i bk12: 24a 98234i bk13: 16a 98319i bk14: 12a 98440i bk15: 12a 98476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0152316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98545 n_nop=97394 n_act=105 n_pre=89 n_req=563 n_rd=788 n_write=169 bw_util=0.01942
n_activity=9110 dram_eff=0.2101
bk0: 4a 98502i bk1: 6a 98499i bk2: 44a 98272i bk3: 50a 98204i bk4: 80a 98174i bk5: 68a 98205i bk6: 80a 97971i bk7: 78a 97984i bk8: 80a 97782i bk9: 82a 97718i bk10: 76a 97706i bk11: 70a 97887i bk12: 30a 98200i bk13: 18a 98331i bk14: 10a 98475i bk15: 12a 98456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0132731
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98545 n_nop=97458 n_act=87 n_pre=71 n_req=550 n_rd=758 n_write=171 bw_util=0.01885
n_activity=8481 dram_eff=0.2191
bk0: 12a 98454i bk1: 12a 98462i bk2: 46a 98230i bk3: 40a 98302i bk4: 70a 98277i bk5: 82a 98047i bk6: 72a 98110i bk7: 76a 98078i bk8: 72a 97873i bk9: 76a 97857i bk10: 78a 97674i bk11: 78a 97772i bk12: 12a 98349i bk13: 8a 98406i bk14: 12a 98439i bk15: 12a 98470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0147851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2164, Miss = 184, Miss_rate = 0.085, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 2032, Miss = 195, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2273, Miss = 199, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 2134, Miss = 204, Miss_rate = 0.096, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2078, Miss = 191, Miss_rate = 0.092, Pending_hits = 8, Reservation_fails = 176
L2_cache_bank[5]: Access = 3483, Miss = 215, Miss_rate = 0.062, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[6]: Access = 2066, Miss = 186, Miss_rate = 0.090, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2014, Miss = 196, Miss_rate = 0.097, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2199, Miss = 202, Miss_rate = 0.092, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2120, Miss = 192, Miss_rate = 0.091, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1993, Miss = 187, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2249, Miss = 192, Miss_rate = 0.085, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 26805
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.0874
L2_total_cache_pending_hits = 34
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=81595
icnt_total_pkts_simt_to_mem=39905
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.6029
	minimum = 6
	maximum = 278
Network latency average = 27.8181
	minimum = 6
	maximum = 181
Slowest packet = 45665
Flit latency average = 32.0782
	minimum = 6
	maximum = 180
Slowest flit = 114030
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0734469
	minimum = 0.0470367 (at node 0)
	maximum = 0.293509 (at node 20)
Accepted packet rate average = 0.0734469
	minimum = 0.0470367 (at node 0)
	maximum = 0.293509 (at node 20)
Injected flit rate average = 0.118114
	minimum = 0.0832549 (at node 18)
	maximum = 0.317968 (at node 20)
Accepted flit rate average= 0.118114
	minimum = 0.0583255 (at node 0)
	maximum = 0.580903 (at node 20)
Injected packet length average = 1.60816
Accepted packet length average = 1.60816
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9506 (6 samples)
	minimum = 6 (6 samples)
	maximum = 118.167 (6 samples)
Network latency average = 14.1972 (6 samples)
	minimum = 6 (6 samples)
	maximum = 85 (6 samples)
Flit latency average = 14.2796 (6 samples)
	minimum = 6 (6 samples)
	maximum = 83.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0311546 (6 samples)
	minimum = 0.0191729 (6 samples)
	maximum = 0.0999968 (6 samples)
Accepted packet rate average = 0.0311546 (6 samples)
	minimum = 0.0191729 (6 samples)
	maximum = 0.0999968 (6 samples)
Injected flit rate average = 0.0606763 (6 samples)
	minimum = 0.0308995 (6 samples)
	maximum = 0.155299 (6 samples)
Accepted flit rate average = 0.0606763 (6 samples)
	minimum = 0.0328611 (6 samples)
	maximum = 0.214749 (6 samples)
Injected packet size average = 1.94759 (6 samples)
Accepted packet size average = 1.94759 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 109618 (inst/sec)
gpgpu_simulation_rate = 2871 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,74659)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,74659)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,74659)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,74659)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(11,0,0) tid=(501,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(43,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 75159  inst.: 3081489 (ipc=462.8) sim_rate=114129 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:46:00 2019
GPGPU-Sim uArch: cycles simulated: 75659  inst.: 3091421 (ipc=241.3) sim_rate=110407 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:46:01 2019
GPGPU-Sim uArch: cycles simulated: 77659  inst.: 3100009 (ipc=83.3) sim_rate=106896 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:46:02 2019
GPGPU-Sim uArch: cycles simulated: 79159  inst.: 3107023 (ipc=57.1) sim_rate=103567 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:46:03 2019
GPGPU-Sim uArch: cycles simulated: 81159  inst.: 3115014 (ipc=40.8) sim_rate=100484 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:46:04 2019
GPGPU-Sim uArch: cycles simulated: 83159  inst.: 3123541 (ipc=32.2) sim_rate=97610 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:46:05 2019
GPGPU-Sim uArch: cycles simulated: 84659  inst.: 3130675 (ipc=28.1) sim_rate=94868 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:46:06 2019
GPGPU-Sim uArch: cycles simulated: 86659  inst.: 3140200 (ipc=24.2) sim_rate=92358 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:46:07 2019
GPGPU-Sim uArch: cycles simulated: 88659  inst.: 3148847 (ipc=21.3) sim_rate=89967 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:46:08 2019
GPGPU-Sim uArch: cycles simulated: 90159  inst.: 3155972 (ipc=19.7) sim_rate=87665 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:46:09 2019
GPGPU-Sim uArch: cycles simulated: 92159  inst.: 3164929 (ipc=18.0) sim_rate=85538 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:46:10 2019
GPGPU-Sim uArch: cycles simulated: 93659  inst.: 3171841 (ipc=16.9) sim_rate=83469 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:46:11 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 95659  inst.: 3180497 (ipc=15.7) sim_rate=81551 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:46:12 2019
GPGPU-Sim uArch: cycles simulated: 97659  inst.: 3189569 (ipc=14.8) sim_rate=79739 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:46:13 2019
GPGPU-Sim uArch: cycles simulated: 99159  inst.: 3196444 (ipc=14.1) sim_rate=77962 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:46:14 2019
GPGPU-Sim uArch: cycles simulated: 101159  inst.: 3205603 (ipc=13.4) sim_rate=76323 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:46:15 2019
GPGPU-Sim uArch: cycles simulated: 103159  inst.: 3214475 (ipc=12.8) sim_rate=74755 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:46:16 2019
GPGPU-Sim uArch: cycles simulated: 104659  inst.: 3221629 (ipc=12.4) sim_rate=73218 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:46:17 2019
GPGPU-Sim uArch: cycles simulated: 106659  inst.: 3230768 (ipc=11.9) sim_rate=71794 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:46:18 2019
GPGPU-Sim uArch: cycles simulated: 108659  inst.: 3239552 (ipc=11.5) sim_rate=70425 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:46:19 2019
GPGPU-Sim uArch: cycles simulated: 110159  inst.: 3246083 (ipc=11.2) sim_rate=69065 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:46:20 2019
GPGPU-Sim uArch: cycles simulated: 112159  inst.: 3255274 (ipc=10.8) sim_rate=67818 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:46:21 2019
GPGPU-Sim uArch: cycles simulated: 114159  inst.: 3264478 (ipc=10.5) sim_rate=66622 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:46:22 2019
GPGPU-Sim uArch: cycles simulated: 115659  inst.: 3270995 (ipc=10.3) sim_rate=65419 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:46:23 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 117659  inst.: 3280266 (ipc=10.0) sim_rate=64318 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:46:24 2019
GPGPU-Sim uArch: cycles simulated: 119159  inst.: 3287665 (ipc= 9.8) sim_rate=63224 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:46:25 2019
GPGPU-Sim uArch: cycles simulated: 121159  inst.: 3296785 (ipc= 9.6) sim_rate=62203 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:46:26 2019
GPGPU-Sim uArch: cycles simulated: 122659  inst.: 3304112 (ipc= 9.5) sim_rate=61187 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:46:27 2019
GPGPU-Sim uArch: cycles simulated: 124659  inst.: 3313688 (ipc= 9.3) sim_rate=60248 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:46:28 2019
GPGPU-Sim uArch: cycles simulated: 126159  inst.: 3321216 (ipc= 9.1) sim_rate=59307 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:46:29 2019
GPGPU-Sim uArch: cycles simulated: 128159  inst.: 3330306 (ipc= 9.0) sim_rate=58426 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:46:30 2019
GPGPU-Sim uArch: cycles simulated: 129659  inst.: 3337902 (ipc= 8.9) sim_rate=57550 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:46:31 2019
GPGPU-Sim uArch: cycles simulated: 131659  inst.: 3347507 (ipc= 8.7) sim_rate=56737 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:46:32 2019
GPGPU-Sim uArch: cycles simulated: 133659  inst.: 3357769 (ipc= 8.6) sim_rate=55962 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:46:33 2019
GPGPU-Sim uArch: cycles simulated: 135659  inst.: 3367523 (ipc= 8.5) sim_rate=55205 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:46:34 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 137159  inst.: 3374319 (ipc= 8.4) sim_rate=54424 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:46:35 2019
GPGPU-Sim uArch: cycles simulated: 139159  inst.: 3385151 (ipc= 8.3) sim_rate=53732 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:46:36 2019
GPGPU-Sim uArch: cycles simulated: 141159  inst.: 3395175 (ipc= 8.2) sim_rate=53049 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:46:37 2019
GPGPU-Sim uArch: cycles simulated: 143159  inst.: 3405531 (ipc= 8.1) sim_rate=52392 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:46:38 2019
GPGPU-Sim uArch: cycles simulated: 144659  inst.: 3412937 (ipc= 8.0) sim_rate=51711 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:46:39 2019
GPGPU-Sim uArch: cycles simulated: 146659  inst.: 3422477 (ipc= 7.9) sim_rate=51081 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:46:40 2019
GPGPU-Sim uArch: cycles simulated: 148659  inst.: 3434434 (ipc= 7.9) sim_rate=50506 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:46:41 2019
GPGPU-Sim uArch: cycles simulated: 150159  inst.: 3442403 (ipc= 7.8) sim_rate=49889 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:46:42 2019
GPGPU-Sim uArch: cycles simulated: 152159  inst.: 3451930 (ipc= 7.8) sim_rate=49313 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:46:43 2019
GPGPU-Sim uArch: cycles simulated: 154159  inst.: 3461340 (ipc= 7.7) sim_rate=48751 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:46:44 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(19,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 156159  inst.: 3471207 (ipc= 7.6) sim_rate=48211 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:46:45 2019
GPGPU-Sim uArch: cycles simulated: 157659  inst.: 3478109 (ipc= 7.6) sim_rate=47645 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:46:46 2019
GPGPU-Sim uArch: cycles simulated: 159659  inst.: 3489595 (ipc= 7.5) sim_rate=47156 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:46:47 2019
GPGPU-Sim uArch: cycles simulated: 161659  inst.: 3499133 (ipc= 7.5) sim_rate=46655 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:46:48 2019
GPGPU-Sim uArch: cycles simulated: 163659  inst.: 3508237 (ipc= 7.4) sim_rate=46161 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:46:49 2019
GPGPU-Sim uArch: cycles simulated: 165659  inst.: 3518811 (ipc= 7.3) sim_rate=45698 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:46:50 2019
GPGPU-Sim uArch: cycles simulated: 167659  inst.: 3529202 (ipc= 7.3) sim_rate=45246 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:46:51 2019
GPGPU-Sim uArch: cycles simulated: 169659  inst.: 3538861 (ipc= 7.3) sim_rate=44795 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:46:52 2019
GPGPU-Sim uArch: cycles simulated: 171659  inst.: 3548740 (ipc= 7.2) sim_rate=44359 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:46:53 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(31,0,0) tid=(328,0,0)
GPGPU-Sim uArch: cycles simulated: 174159  inst.: 3562190 (ipc= 7.2) sim_rate=43977 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:46:54 2019
GPGPU-Sim uArch: cycles simulated: 176159  inst.: 3571912 (ipc= 7.1) sim_rate=43559 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:46:55 2019
GPGPU-Sim uArch: cycles simulated: 178159  inst.: 3582162 (ipc= 7.1) sim_rate=43158 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:46:56 2019
GPGPU-Sim uArch: cycles simulated: 180659  inst.: 3593959 (ipc= 7.0) sim_rate=42785 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:46:57 2019
GPGPU-Sim uArch: cycles simulated: 182659  inst.: 3603431 (ipc= 7.0) sim_rate=42393 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:46:58 2019
GPGPU-Sim uArch: cycles simulated: 185159  inst.: 3615955 (ipc= 6.9) sim_rate=42045 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:46:59 2019
GPGPU-Sim uArch: cycles simulated: 187159  inst.: 3626009 (ipc= 6.9) sim_rate=41678 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:47:00 2019
GPGPU-Sim uArch: cycles simulated: 189659  inst.: 3637725 (ipc= 6.8) sim_rate=41337 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:47:01 2019
GPGPU-Sim uArch: cycles simulated: 191659  inst.: 3647073 (ipc= 6.8) sim_rate=40978 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:47:02 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(40,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 194159  inst.: 3658214 (ipc= 6.8) sim_rate=40646 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:47:03 2019
GPGPU-Sim uArch: cycles simulated: 196659  inst.: 3670205 (ipc= 6.7) sim_rate=40331 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:47:04 2019
GPGPU-Sim uArch: cycles simulated: 198659  inst.: 3679322 (ipc= 6.7) sim_rate=39992 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:47:05 2019
GPGPU-Sim uArch: cycles simulated: 201159  inst.: 3690734 (ipc= 6.6) sim_rate=39685 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:47:06 2019
GPGPU-Sim uArch: cycles simulated: 203659  inst.: 3702653 (ipc= 6.6) sim_rate=39389 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:47:07 2019
GPGPU-Sim uArch: cycles simulated: 205659  inst.: 3711238 (ipc= 6.6) sim_rate=39065 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:47:08 2019
GPGPU-Sim uArch: cycles simulated: 208159  inst.: 3722795 (ipc= 6.5) sim_rate=38779 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:47:09 2019
GPGPU-Sim uArch: cycles simulated: 210659  inst.: 3734143 (ipc= 6.5) sim_rate=38496 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:47:10 2019
GPGPU-Sim uArch: cycles simulated: 213159  inst.: 3745963 (ipc= 6.5) sim_rate=38224 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:47:11 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(37,0,0) tid=(350,0,0)
GPGPU-Sim uArch: cycles simulated: 215659  inst.: 3758876 (ipc= 6.4) sim_rate=37968 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:47:12 2019
GPGPU-Sim uArch: cycles simulated: 218159  inst.: 3771203 (ipc= 6.4) sim_rate=37712 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:47:13 2019
GPGPU-Sim uArch: cycles simulated: 220659  inst.: 3783900 (ipc= 6.4) sim_rate=37464 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:47:14 2019
GPGPU-Sim uArch: cycles simulated: 223159  inst.: 3796038 (ipc= 6.4) sim_rate=37216 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:47:15 2019
GPGPU-Sim uArch: cycles simulated: 225659  inst.: 3808191 (ipc= 6.3) sim_rate=36972 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:47:16 2019
GPGPU-Sim uArch: cycles simulated: 228159  inst.: 3820006 (ipc= 6.3) sim_rate=36730 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:47:17 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (155545,74659), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(155546,74659)
GPGPU-Sim uArch: cycles simulated: 230659  inst.: 3834101 (ipc= 6.3) sim_rate=36515 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:47:18 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (157529,74659), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(157530,74659)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(31,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 232659  inst.: 3847873 (ipc= 6.3) sim_rate=36300 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:47:19 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (158330,74659), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(158331,74659)
GPGPU-Sim uArch: cycles simulated: 234659  inst.: 3865643 (ipc= 6.3) sim_rate=36127 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:47:20 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (161358,74659), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(161359,74659)
GPGPU-Sim uArch: cycles simulated: 237159  inst.: 3884106 (ipc= 6.4) sim_rate=35963 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:47:21 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (163512,74659), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(163513,74659)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (164486,74659), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(164487,74659)
GPGPU-Sim uArch: cycles simulated: 239159  inst.: 3897217 (ipc= 6.4) sim_rate=35754 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:47:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (165490,74659), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(165491,74659)
GPGPU-Sim uArch: cycles simulated: 241159  inst.: 3916531 (ipc= 6.4) sim_rate=35604 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:47:23 2019
GPGPU-Sim uArch: cycles simulated: 243159  inst.: 3927250 (ipc= 6.4) sim_rate=35380 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:47:24 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (168873,74659), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(168874,74659)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169653,74659), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(169654,74659)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(27,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 245159  inst.: 3944306 (ipc= 6.4) sim_rate=35217 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:47:25 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (171499,74659), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(171500,74659)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (171618,74659), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(171619,74659)
GPGPU-Sim uArch: cycles simulated: 247159  inst.: 3962487 (ipc= 6.4) sim_rate=35066 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:47:26 2019
GPGPU-Sim uArch: cycles simulated: 249159  inst.: 3972158 (ipc= 6.4) sim_rate=34843 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:47:27 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (175003,74659), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(175004,74659)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (175413,74659), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(175414,74659)
GPGPU-Sim uArch: cycles simulated: 250659  inst.: 3986725 (ipc= 6.5) sim_rate=34667 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:47:28 2019
GPGPU-Sim uArch: cycles simulated: 252659  inst.: 3996538 (ipc= 6.4) sim_rate=34452 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:47:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (179684,74659), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(179685,74659)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (179964,74659), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(179965,74659)
GPGPU-Sim uArch: cycles simulated: 254659  inst.: 4009623 (ipc= 6.4) sim_rate=34270 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:47:30 2019
GPGPU-Sim uArch: cycles simulated: 256659  inst.: 4023187 (ipc= 6.4) sim_rate=34094 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:47:31 2019
GPGPU-Sim uArch: cycles simulated: 258159  inst.: 4029576 (ipc= 6.4) sim_rate=33861 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:47:32 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(24,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 260159  inst.: 4037747 (ipc= 6.4) sim_rate=33647 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:47:33 2019
GPGPU-Sim uArch: cycles simulated: 262159  inst.: 4046984 (ipc= 6.4) sim_rate=33446 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:47:34 2019
GPGPU-Sim uArch: cycles simulated: 264159  inst.: 4055927 (ipc= 6.4) sim_rate=33245 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:47:35 2019
GPGPU-Sim uArch: cycles simulated: 266159  inst.: 4064392 (ipc= 6.3) sim_rate=33043 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:47:36 2019
GPGPU-Sim uArch: cycles simulated: 268159  inst.: 4073249 (ipc= 6.3) sim_rate=32848 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:47:37 2019
GPGPU-Sim uArch: cycles simulated: 270659  inst.: 4084905 (ipc= 6.3) sim_rate=32679 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:47:38 2019
GPGPU-Sim uArch: cycles simulated: 272659  inst.: 4093527 (ipc= 6.3) sim_rate=32488 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:47:39 2019
GPGPU-Sim uArch: cycles simulated: 275159  inst.: 4105056 (ipc= 6.3) sim_rate=32323 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:47:40 2019
GPGPU-Sim uArch: cycles simulated: 277159  inst.: 4114542 (ipc= 6.2) sim_rate=32144 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:47:41 2019
GPGPU-Sim uArch: cycles simulated: 279159  inst.: 4124026 (ipc= 6.2) sim_rate=31969 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:47:42 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(41,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 281659  inst.: 4136194 (ipc= 6.2) sim_rate=31816 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:47:43 2019
GPGPU-Sim uArch: cycles simulated: 283659  inst.: 4146301 (ipc= 6.2) sim_rate=31651 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:47:44 2019
GPGPU-Sim uArch: cycles simulated: 286159  inst.: 4158548 (ipc= 6.2) sim_rate=31504 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:47:45 2019
GPGPU-Sim uArch: cycles simulated: 288159  inst.: 4168509 (ipc= 6.2) sim_rate=31342 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:47:46 2019
GPGPU-Sim uArch: cycles simulated: 290659  inst.: 4181071 (ipc= 6.2) sim_rate=31202 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:47:47 2019
GPGPU-Sim uArch: cycles simulated: 293159  inst.: 4193649 (ipc= 6.1) sim_rate=31064 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:47:48 2019
GPGPU-Sim uArch: cycles simulated: 295159  inst.: 4206054 (ipc= 6.1) sim_rate=30926 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:47:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (221034,74659), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(221035,74659)
GPGPU-Sim uArch: cycles simulated: 297159  inst.: 4221413 (ipc= 6.2) sim_rate=30813 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:47:50 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(54,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 299659  inst.: 4235940 (ipc= 6.2) sim_rate=30695 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:47:51 2019
GPGPU-Sim uArch: cycles simulated: 302159  inst.: 4250659 (ipc= 6.2) sim_rate=30580 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:47:52 2019
GPGPU-Sim uArch: cycles simulated: 304659  inst.: 4264848 (ipc= 6.2) sim_rate=30463 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:47:53 2019
GPGPU-Sim uArch: cycles simulated: 307159  inst.: 4279324 (ipc= 6.1) sim_rate=30349 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:47:54 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (234798,74659), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(234799,74659)
GPGPU-Sim uArch: cycles simulated: 309659  inst.: 4294713 (ipc= 6.1) sim_rate=30244 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:47:55 2019
GPGPU-Sim uArch: cycles simulated: 311659  inst.: 4305427 (ipc= 6.1) sim_rate=30107 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:47:56 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (238804,74659), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(238805,74659)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (239297,74659), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 314159  inst.: 4321451 (ipc= 6.1) sim_rate=30010 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:47:57 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(36,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (240448,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (241189,74659), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 316659  inst.: 4335343 (ipc= 6.1) sim_rate=29898 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:47:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (242581,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (243627,74659), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 318659  inst.: 4346033 (ipc= 6.1) sim_rate=29767 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:47:59 2019
GPGPU-Sim uArch: cycles simulated: 321159  inst.: 4358000 (ipc= 6.1) sim_rate=29646 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:48:00 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (248894,74659), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323659  inst.: 4371357 (ipc= 6.1) sim_rate=29536 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:48:01 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (249738,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (249900,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (251491,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (251727,74659), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 326659  inst.: 4387127 (ipc= 6.1) sim_rate=29443 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:48:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (253877,74659), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 329159  inst.: 4399487 (ipc= 6.1) sim_rate=29329 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:48:03 2019
GPGPU-Sim uArch: cycles simulated: 331659  inst.: 4411484 (ipc= 6.1) sim_rate=29215 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:48:04 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(49,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 334159  inst.: 4423884 (ipc= 6.1) sim_rate=29104 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:48:05 2019
GPGPU-Sim uArch: cycles simulated: 337159  inst.: 4439211 (ipc= 6.1) sim_rate=29014 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:48:06 2019
GPGPU-Sim uArch: cycles simulated: 339659  inst.: 4450879 (ipc= 6.0) sim_rate=28901 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:48:07 2019
GPGPU-Sim uArch: cycles simulated: 342159  inst.: 4464090 (ipc= 6.0) sim_rate=28800 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:48:08 2019
GPGPU-Sim uArch: cycles simulated: 345159  inst.: 4479596 (ipc= 6.0) sim_rate=28715 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:48:09 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (271197,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (271413,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (272492,74659), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 347659  inst.: 4492035 (ipc= 6.0) sim_rate=28611 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:48:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (274130,74659), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 350659  inst.: 4506371 (ipc= 6.0) sim_rate=28521 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:48:11 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(30,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (278164,74659), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 353159  inst.: 4518233 (ipc= 6.0) sim_rate=28416 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:48:12 2019
GPGPU-Sim uArch: cycles simulated: 356159  inst.: 4533081 (ipc= 6.0) sim_rate=28331 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:48:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (281782,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (281835,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (281907,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (282981,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (283614,74659), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 359159  inst.: 4547740 (ipc= 6.0) sim_rate=28246 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:48:14 2019
GPGPU-Sim uArch: cycles simulated: 362159  inst.: 4562920 (ipc= 6.0) sim_rate=28166 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:48:15 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (288610,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (288994,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 365659  inst.: 4579422 (ipc= 5.9) sim_rate=28094 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:48:16 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (291131,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (292361,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (293003,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (293487,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 369159  inst.: 4592614 (ipc= 5.9) sim_rate=28003 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:48:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (294711,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (295277,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (296796,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (297268,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 374159  inst.: 4607234 (ipc= 5.9) sim_rate=27922 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:48:18 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(49,0,0) tid=(487,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (300360,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (301046,74659), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 379159  inst.: 4619467 (ipc= 5.8) sim_rate=27828 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:48:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (306023,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (307713,74659), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (310115,74659), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 385159  inst.: 4631589 (ipc= 5.7) sim_rate=27734 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:48:20 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (312133,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 392659  inst.: 4643710 (ipc= 5.6) sim_rate=27641 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:48:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (318377,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (325037,74659), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 400659  inst.: 4655546 (ipc= 5.5) sim_rate=27547 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:48:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (329978,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (332537,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (332907,74659), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 410159  inst.: 4664521 (ipc= 5.4) sim_rate=27438 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:48:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (342190,74659), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (344678,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 422659  inst.: 4671775 (ipc= 5.2) sim_rate=27320 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:48:24 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (355241,74659), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 355242
gpu_sim_insn = 1823993
gpu_ipc =       5.1345
gpu_tot_sim_cycle = 429901
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      10.8724
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 174795
gpu_total_sim_rate=27333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356444
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 22226, Miss = 18957, Miss_rate = 0.853, Pending_hits = 1785, Reservation_fails = 321910
	L1D_cache_core[1]: Access = 20363, Miss = 17321, Miss_rate = 0.851, Pending_hits = 1710, Reservation_fails = 286364
	L1D_cache_core[2]: Access = 21429, Miss = 18220, Miss_rate = 0.850, Pending_hits = 1701, Reservation_fails = 308189
	L1D_cache_core[3]: Access = 20314, Miss = 17337, Miss_rate = 0.853, Pending_hits = 1680, Reservation_fails = 294008
	L1D_cache_core[4]: Access = 20770, Miss = 17762, Miss_rate = 0.855, Pending_hits = 1700, Reservation_fails = 299290
	L1D_cache_core[5]: Access = 20223, Miss = 17111, Miss_rate = 0.846, Pending_hits = 1630, Reservation_fails = 288352
	L1D_cache_core[6]: Access = 22425, Miss = 19150, Miss_rate = 0.854, Pending_hits = 1805, Reservation_fails = 320784
	L1D_cache_core[7]: Access = 19956, Miss = 17003, Miss_rate = 0.852, Pending_hits = 1641, Reservation_fails = 284549
	L1D_cache_core[8]: Access = 23456, Miss = 20216, Miss_rate = 0.862, Pending_hits = 1758, Reservation_fails = 328628
	L1D_cache_core[9]: Access = 20299, Miss = 17511, Miss_rate = 0.863, Pending_hits = 1578, Reservation_fails = 300154
	L1D_cache_core[10]: Access = 22127, Miss = 19158, Miss_rate = 0.866, Pending_hits = 1705, Reservation_fails = 318020
	L1D_cache_core[11]: Access = 24628, Miss = 20896, Miss_rate = 0.848, Pending_hits = 1904, Reservation_fails = 341655
	L1D_cache_core[12]: Access = 20591, Miss = 17370, Miss_rate = 0.844, Pending_hits = 1703, Reservation_fails = 291075
	L1D_cache_core[13]: Access = 23848, Miss = 20306, Miss_rate = 0.851, Pending_hits = 1798, Reservation_fails = 336111
	L1D_cache_core[14]: Access = 21684, Miss = 18371, Miss_rate = 0.847, Pending_hits = 1681, Reservation_fails = 318893
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 276689
	L1D_total_cache_miss_rate = 0.8531
	L1D_total_cache_pending_hits = 25779
	L1D_total_cache_reservation_fails = 4637982
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2992107
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 113289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1645875
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1064, 1038, 1051, 1036, 1038, 1019, 1496, 1006, 995, 1470, 1012, 1038, 1049, 1455, 1064, 1038, 1094, 1042, 1066, 1092, 1094, 1107, 1049, 1526, 1035, 994, 642, 584, 629, 1100, 1074, 584, 604, 1023, 537, 539, 591, 591, 576, 576, 561, 1008, 1010, 591, 576, 591, 591, 591, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 4811781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163400
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4808370
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7968330	W0_Idle:1145204	W0_Scoreboard:884311	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1307200 {8:163400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22222400 {136:163400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 88 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 168 
max_icnt2mem_latency = 492 
max_icnt2sh_latency = 429900 
mrq_lat_table:8452 	323 	141 	293 	546 	64 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	266289 	11416 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	159646 	99979 	14195 	611 	2599 	809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	50185 	71774 	40201 	1255 	0 	0 	0 	1 	6 	22 	360 	3230 	5478 	22162 	42310 	40765 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	849 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        27        21        47        24        22        32         7        10        11         9 
dram[1]:         5         4        14        14        31        31        27        29        46        39        32        40         8         8         7         6 
dram[2]:         6         4        14        14        31        29        25        23        38        50        26        30        10         9        18        15 
dram[3]:         7         8        14        16        34        29        19        19        44        42        43        34         9         7         8         7 
dram[4]:         5         4        14        16        33        28        23        25        30        54        38        49         9         6        15        15 
dram[5]:         8         5        14        16        33        28        30        29        42        32        28        48        11         6         9         6 
maximum service time to same row:
dram[0]:     54151     35294     27728     29553     54880     41920     26482     38602     40266     44502     35866     59116     30737     45750     54478     35228 
dram[1]:     30090     65963     37938     32868     45923     39905     34869     39891     48617     46753     32250     26803     45328     52743     30119     35660 
dram[2]:     55832     55325     44554     52061     30253     37849     32221     50981     32428     44068     40470     49995     51606     55730     39544     49229 
dram[3]:     64356     51789     43009     48015     35200     48503     41968     40416     55304     39581     38144     46850     34034     50674     45174     52527 
dram[4]:     57410     45814     50080     56734     30966     32750     52991     49095     42269     20365     36731     36971     51958     39316     37086     53076 
dram[5]:     41857     54687     38487     22908     43041     49934     39847     34638     56906     51265     51460     33997     51709     53461     44449     48338 
average row accesses per activate:
dram[0]:  1.447368  1.717949  1.622222  1.909091  2.585366  2.333333  3.333333  3.000000  3.615385  4.653846  3.409091  3.476191  2.022727  2.305556  2.424242  1.975610 
dram[1]:  2.030303  1.638889  1.837209  2.108108  2.903226  2.411765  2.739130  2.952381  3.500000  3.187500  2.642857  2.807692  1.934783  2.121951  1.738095  1.847826 
dram[2]:  1.575758  2.000000  2.025000  1.685185  2.512820  2.617647  3.076923  3.243243  2.851064  3.525000  2.614035  3.675000  2.023809  2.514286  2.607143  2.212121 
dram[3]:  1.807692  2.423077  1.777778  1.854167  2.729730  2.725000  2.450980  2.509804  3.567568  2.789474  3.261905  2.812500  2.162791  2.102564  1.642857  2.000000 
dram[4]:  1.771429  1.941176  1.958333  2.024390  3.310345  2.675000  3.000000  3.314286  3.684211  3.452381  2.788461  3.564103  2.395349  1.891304  1.886364  2.375000 
dram[5]:  1.757576  1.648649  1.655738  1.800000  2.648649  2.250000  3.400000  3.125000  3.657895  3.319149  3.145833  2.672727  2.135135  1.904762  2.051282  2.161290 
average row locality = 9829/3936 = 2.497205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        67        64        76       101       100       115       110       108        89       118       114        85        79        80        81 
dram[1]:        67        59        68        70        89        79       110       108       108       120       116       114        85        83        73        85 
dram[2]:        52        54        71        83        93        86       104       104       102       109       116       110        81        82        73        73 
dram[3]:        47        63        71        75        97       106       109       108       100       126       104       103        89        80        92        72 
dram[4]:        62        66        84        71        90       103       116       100       108       113       110       106        99        85        83        76 
dram[5]:        58        61        89        82        94        87       102       108       107       124       119       114        75        78        80        67 
total reads: 8628
bank skew: 126/47 = 2.68
chip skew: 1472/1393 = 1.06
number of total write accesses:
dram[0]:         0         0         9         8         5         5        15        16        33        32        32        32         4         4         0         0 
dram[1]:         0         0        11         8         1         3        16        16        32        33        32        32         4         4         0         0 
dram[2]:         0         0        10         8         5         3        16        16        32        32        33        37         4         6         0         0 
dram[3]:         0         0         9        14         4         3        16        20        32        33        33        32         4         2         0         0 
dram[4]:         0         0        10        12         6         4        19        16        32        32        35        33         4         2         0         0 
dram[5]:         0         0        12        17         4         3        17        17        32        32        32        33         4         2         0         0 
total reads: 1201
min_bank_accesses = 0!
chip skew: 205/192 = 1.07
average mf latency per bank:
dram[0]:       1772      1829      1956      1868      9917     10559      7872      7867      3957      4141      3896      3764      2561      2416      2194      2031
dram[1]:       1850      1819      1853      1870     11575     13380      8274      8209      4058      3972      3749      3757      2561      2425      2152      2078
dram[2]:       1813      1907      1838      1713     11410     12401      8178      8557      4028      4025      3736      3634      2488      6547      2247      2283
dram[3]:       1977      1946      1947      1734     11079     10558      8034      7685      3942      3646      4033      3973      2456      2497      2055      2166
dram[4]:       1952      1788      1869      1766     11497     10567      7614      8648      3908      3911      3810      4067      2505      2335      2104      2132
dram[5]:       2033      1978      1706      1675     11410     12448      8295      8022      4005      3941      3709      3645      2768      2409      2175      1880
maximum mf latency per bank:
dram[0]:        313       348       408       400       448       511       507       505       386       342       353       331       342       345       353       344
dram[1]:        341       333       454       451       541       448       458       455       329       343       347       353       354       334       334       339
dram[2]:        344       319       451       529       583       622       541       504       321       331       345       325       334       583       348       351
dram[3]:        328       352       535       571       525       541       367       365       338       338       350       342       333       318       328       333
dram[4]:        328       319       544       499       475       394       386       439       328       350       341       361       335       345       346       332
dram[5]:        327       346       411       410       406       414       445       493       328       334       349       325       331       321       327       340

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=567464 n_nop=563101 n_act=638 n_pre=622 n_req=1637 n_rd=2884 n_write=219 bw_util=0.01094
n_activity=38645 dram_eff=0.1606
bk0: 110a 566293i bk1: 134a 566228i bk2: 128a 565947i bk3: 152a 565844i bk4: 202a 565871i bk5: 200a 565706i bk6: 230a 565638i bk7: 220a 565590i bk8: 216a 565617i bk9: 178a 566053i bk10: 236a 565485i bk11: 228a 565509i bk12: 170a 565949i bk13: 158a 566179i bk14: 160a 566293i bk15: 162a 566107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00708944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=567464 n_nop=563053 n_act=673 n_pre=657 n_req=1626 n_rd=2868 n_write=213 bw_util=0.01086
n_activity=40567 dram_eff=0.1519
bk0: 134a 566358i bk1: 118a 566328i bk2: 136a 565933i bk3: 140a 566126i bk4: 178a 566283i bk5: 158a 566170i bk6: 220a 565681i bk7: 216a 565760i bk8: 216a 565648i bk9: 240a 565330i bk10: 232a 565190i bk11: 228a 565195i bk12: 170a 565864i bk13: 166a 566029i bk14: 146a 566053i bk15: 170a 565940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00592989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=567464 n_nop=563219 n_act=625 n_pre=609 n_req=1595 n_rd=2786 n_write=225 bw_util=0.01061
n_activity=37545 dram_eff=0.1604
bk0: 104a 566443i bk1: 108a 566568i bk2: 142a 566068i bk3: 166a 565713i bk4: 186a 565984i bk5: 172a 566056i bk6: 208a 565787i bk7: 208a 565680i bk8: 204a 565465i bk9: 218a 565603i bk10: 232a 565086i bk11: 220a 565471i bk12: 162a 566013i bk13: 164a 566101i bk14: 146a 566421i bk15: 146a 566313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00825779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=567464 n_nop=563001 n_act=682 n_pre=666 n_req=1644 n_rd=2884 n_write=231 bw_util=0.01098
n_activity=40642 dram_eff=0.1533
bk0: 94a 566608i bk1: 126a 566558i bk2: 142a 565970i bk3: 150a 565716i bk4: 194a 566009i bk5: 212a 565881i bk6: 218a 565545i bk7: 216a 565433i bk8: 200a 565736i bk9: 252a 565139i bk10: 208a 565438i bk11: 206a 565373i bk12: 178a 565921i bk13: 160a 566118i bk14: 184a 565666i bk15: 144a 566228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00721279
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=567464 n_nop=563017 n_act=643 n_pre=627 n_req=1677 n_rd=2944 n_write=233 bw_util=0.0112
n_activity=39199 dram_eff=0.1621
bk0: 124a 566329i bk1: 132a 566363i bk2: 168a 565814i bk3: 142a 566005i bk4: 180a 566181i bk5: 206a 565873i bk6: 232a 565508i bk7: 200a 565774i bk8: 216a 565686i bk9: 226a 565506i bk10: 220a 565245i bk11: 212a 565636i bk12: 198a 565913i bk13: 170a 565932i bk14: 166a 565995i bk15: 152a 566323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00781019
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=567464 n_nop=563008 n_act=675 n_pre=659 n_req=1650 n_rd=2890 n_write=232 bw_util=0.011
n_activity=40416 dram_eff=0.1545
bk0: 116a 566387i bk1: 122a 566302i bk2: 178a 565423i bk3: 164a 565494i bk4: 188a 566019i bk5: 174a 565939i bk6: 204a 565928i bk7: 216a 565773i bk8: 214a 565693i bk9: 248a 565321i bk10: 238a 565344i bk11: 228a 565221i bk12: 150a 566139i bk13: 156a 566066i bk14: 160a 566107i bk15: 134a 566407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00734848

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22964, Miss = 726, Miss_rate = 0.032, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 22563, Miss = 716, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23065, Miss = 716, Miss_rate = 0.031, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 23320, Miss = 718, Miss_rate = 0.031, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 22742, Miss = 692, Miss_rate = 0.030, Pending_hits = 9, Reservation_fails = 176
L2_cache_bank[5]: Access = 24059, Miss = 701, Miss_rate = 0.029, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[6]: Access = 23036, Miss = 709, Miss_rate = 0.031, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 23067, Miss = 733, Miss_rate = 0.032, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 23435, Miss = 752, Miss_rate = 0.032, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 23133, Miss = 720, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 23335, Miss = 724, Miss_rate = 0.031, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 23120, Miss = 721, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 277839
L2_total_cache_misses = 8628
L2_total_cache_miss_rate = 0.0311
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7589
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113285
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.143
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=931829
icnt_total_pkts_simt_to_mem=392280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.1459
	minimum = 6
	maximum = 111
Network latency average = 14.628
	minimum = 6
	maximum = 111
Slowest packet = 292687
Flit latency average = 13.7979
	minimum = 6
	maximum = 107
Slowest flit = 695170
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0523449
	minimum = 0.0436153 (at node 7)
	maximum = 0.0600774 (at node 25)
Accepted packet rate average = 0.0523449
	minimum = 0.0436153 (at node 7)
	maximum = 0.0600774 (at node 25)
Injected flit rate average = 0.125382
	minimum = 0.0611076 (at node 7)
	maximum = 0.20428 (at node 24)
Accepted flit rate average= 0.125382
	minimum = 0.0808604 (at node 20)
	maximum = 0.186701 (at node 11)
Injected packet length average = 2.39531
Accepted packet length average = 2.39531
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5499 (7 samples)
	minimum = 6 (7 samples)
	maximum = 117.143 (7 samples)
Network latency average = 14.2587 (7 samples)
	minimum = 6 (7 samples)
	maximum = 88.7143 (7 samples)
Flit latency average = 14.2108 (7 samples)
	minimum = 6 (7 samples)
	maximum = 86.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0341818 (7 samples)
	minimum = 0.0226647 (7 samples)
	maximum = 0.094294 (7 samples)
Accepted packet rate average = 0.0341818 (7 samples)
	minimum = 0.0226647 (7 samples)
	maximum = 0.094294 (7 samples)
Injected flit rate average = 0.06992 (7 samples)
	minimum = 0.0352149 (7 samples)
	maximum = 0.162296 (7 samples)
Accepted flit rate average = 0.06992 (7 samples)
	minimum = 0.0397181 (7 samples)
	maximum = 0.210742 (7 samples)
Injected packet size average = 2.04553 (7 samples)
Accepted packet size average = 2.04553 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 27333 (inst/sec)
gpgpu_simulation_rate = 2514 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,429901)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,429901)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,429901)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,429901)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(41,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(32,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(37,0,0) tid=(414,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(24,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 430401  inst.: 5008126 (ipc=668.1) sim_rate=29117 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:48:25 2019
GPGPU-Sim uArch: cycles simulated: 430901  inst.: 5062228 (ipc=388.2) sim_rate=29261 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:48:26 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(28,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1679,429901), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1680,429901)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1730,429901), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1731,429901)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1757,429901), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1758,429901)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1799,429901), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1800,429901)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1829,429901), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1830,429901)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1979,429901), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1980,429901)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1991,429901), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1992,429901)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(20,0,0) tid=(358,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2183,429901), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2184,429901)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2261,429901), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2262,429901)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2325,429901), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2326,429901)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2395,429901), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2396,429901)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2396,429901), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2397,429901)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2463,429901), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2464,429901)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2490,429901), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2491,429901)
GPGPU-Sim uArch: cycles simulated: 432401  inst.: 5227139 (ipc=221.2) sim_rate=30041 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:48:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2505,429901), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2506,429901)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2562,429901), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2563,429901)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2598,429901), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2599,429901)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2627,429901), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2628,429901)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2639,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2654,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2657,429901), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(61,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2704,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2704,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2746,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2803,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2896,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2948,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3084,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3102,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3133,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3209,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3214,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3225,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3272,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3298,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3308,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3334,429901), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3397,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3400,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3406,429901), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(51,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3501,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3507,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3522,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3531,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3808,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3859,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3881,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3955,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3994,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 433901  inst.: 5393129 (ipc=179.8) sim_rate=30817 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:48:28 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4011,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4033,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4087,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4123,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4170,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4176,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4182,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4200,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4224,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4228,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4249,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4311,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4492,429901), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4739,429901), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 11.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4740
gpu_sim_insn = 731316
gpu_ipc =     154.2861
gpu_tot_sim_cycle = 434641
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      12.4364
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 175054
gpu_total_sim_rate=30887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370484
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 22546, Miss = 19211, Miss_rate = 0.852, Pending_hits = 1833, Reservation_fails = 324146
	L1D_cache_core[1]: Access = 20683, Miss = 17576, Miss_rate = 0.850, Pending_hits = 1754, Reservation_fails = 289115
	L1D_cache_core[2]: Access = 21829, Miss = 18539, Miss_rate = 0.849, Pending_hits = 1748, Reservation_fails = 310927
	L1D_cache_core[3]: Access = 20634, Miss = 17592, Miss_rate = 0.853, Pending_hits = 1722, Reservation_fails = 296480
	L1D_cache_core[4]: Access = 21010, Miss = 17951, Miss_rate = 0.854, Pending_hits = 1736, Reservation_fails = 301711
	L1D_cache_core[5]: Access = 20623, Miss = 17430, Miss_rate = 0.845, Pending_hits = 1686, Reservation_fails = 291035
	L1D_cache_core[6]: Access = 22745, Miss = 19404, Miss_rate = 0.853, Pending_hits = 1847, Reservation_fails = 323652
	L1D_cache_core[7]: Access = 20196, Miss = 17195, Miss_rate = 0.851, Pending_hits = 1677, Reservation_fails = 286934
	L1D_cache_core[8]: Access = 23856, Miss = 20536, Miss_rate = 0.861, Pending_hits = 1814, Reservation_fails = 331379
	L1D_cache_core[9]: Access = 20619, Miss = 17767, Miss_rate = 0.862, Pending_hits = 1622, Reservation_fails = 302541
	L1D_cache_core[10]: Access = 22407, Miss = 19380, Miss_rate = 0.865, Pending_hits = 1744, Reservation_fails = 320764
	L1D_cache_core[11]: Access = 25028, Miss = 21225, Miss_rate = 0.848, Pending_hits = 1949, Reservation_fails = 344909
	L1D_cache_core[12]: Access = 20911, Miss = 17625, Miss_rate = 0.843, Pending_hits = 1746, Reservation_fails = 293791
	L1D_cache_core[13]: Access = 24168, Miss = 20562, Miss_rate = 0.851, Pending_hits = 1846, Reservation_fails = 338944
	L1D_cache_core[14]: Access = 22084, Miss = 18691, Miss_rate = 0.846, Pending_hits = 1731, Reservation_fails = 321520
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 280684
	L1D_total_cache_miss_rate = 0.8523
	L1D_total_cache_pending_hits = 26455
	L1D_total_cache_reservation_fails = 4677848
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2994948
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1682900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1120, 1094, 1107, 1092, 1094, 1075, 1552, 1062, 1051, 1526, 1068, 1094, 1105, 1511, 1120, 1094, 1122, 1070, 1094, 1120, 1122, 1135, 1077, 1554, 1063, 1022, 670, 612, 657, 1128, 1102, 612, 632, 1051, 565, 567, 619, 619, 604, 604, 589, 1036, 1038, 619, 604, 619, 619, 619, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 4851647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163706
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4848236
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8035310	W0_Idle:1162905	W0_Scoreboard:893436	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1309648 {8:163706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22264016 {136:163706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 112 
maxdqlatency = 0 
maxmflatency = 659 
averagemflatency = 170 
max_icnt2mem_latency = 492 
max_icnt2sh_latency = 434640 
mrq_lat_table:8586 	334 	145 	326 	590 	117 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	267491 	14434 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	160092 	100190 	14406 	1092 	4744 	1621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	50329 	71931 	40206 	1255 	0 	0 	0 	1 	6 	22 	360 	3230 	5478 	22162 	42310 	44765 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	852 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        27        21        47        24        22        32         7        10        11         9 
dram[1]:         5         4        14        14        31        31        27        29        46        39        32        40         8         8         7         6 
dram[2]:         6         4        14        14        31        29        25        23        38        50        26        30        10         9        18        15 
dram[3]:         7         8        14        16        34        29        19        19        44        42        43        34         9         7         8         7 
dram[4]:         5         4        14        16        33        28        23        25        30        54        38        49         9         6        15        15 
dram[5]:         8         5        14        16        33        28        30        29        42        32        28        48        11         6         9         6 
maximum service time to same row:
dram[0]:     54151     35294     27728     29553     54880     41920     26482     38602     40266     44502     35866     59116     30737     45750     54478     35228 
dram[1]:     30090     65963     37938     32868     45923     39905     34869     39891     48617     46753     32250     26803     45328     52743     30119     35660 
dram[2]:     55832     55325     44554     52061     30253     37849     32221     50981     32428     44068     40470     49995     51606     55730     39544     49229 
dram[3]:     64356     51789     43009     48015     35200     48503     41968     40416     55304     39581     38144     46850     34034     50674     45174     52527 
dram[4]:     57410     45814     50080     56734     30966     32750     52991     49095     42269     20365     36731     36971     51958     39316     37086     53076 
dram[5]:     41857     54687     38487     22908     43041     49934     39847     34638     56906     51265     51460     33997     51709     53461     44449     48338 
average row accesses per activate:
dram[0]:  1.447368  1.717949  2.044445  2.288889  2.585366  2.333333  3.333333  3.000000  3.615385  4.653846  3.409091  3.476191  2.022727  2.305556  2.424242  1.975610 
dram[1]:  2.030303  1.638889  2.744186  2.864865  2.903226  2.411765  2.739130  2.952381  3.500000  3.187500  2.642857  2.807692  1.934783  2.121951  1.738095  1.847826 
dram[2]:  1.575758  2.000000  2.512195  1.944444  2.512820  2.617647  3.076923  3.243243  2.851064  3.525000  2.614035  3.675000  2.023809  2.514286  2.607143  2.212121 
dram[3]:  1.807692  2.423077  2.400000  2.729167  2.729730  2.725000  2.450980  2.509804  3.567568  2.789474  3.261905  2.812500  2.162791  2.102564  1.642857  2.000000 
dram[4]:  1.771429  1.941176  2.291667  2.487805  3.310345  2.675000  3.000000  3.314286  3.684211  3.452381  2.788461  3.564103  2.395349  1.891304  1.886364  2.375000 
dram[5]:  1.757576  1.648649  2.098361  2.345454  2.648649  2.250000  3.400000  3.125000  3.657895  3.319149  3.145833  2.672727  2.135135  1.904762  2.051282  2.161290 
average row locality = 10132/3938 = 2.572880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        67        70        82       101       100       115       110       108        89       118       114        85        79        80        81 
dram[1]:        67        59        78        78        89        79       110       108       108       120       116       114        85        83        73        85 
dram[2]:        52        54        78        88        93        86       104       104       102       109       116       110        81        82        73        73 
dram[3]:        47        63        80        86        97       106       109       108       100       126       104       103        89        80        92        72 
dram[4]:        62        66        90        77        90       103       116       100       108       113       110       106        99        85        83        76 
dram[5]:        58        61        97        90        94        87       102       108       107       124       119       114        75        78        80        67 
total reads: 8718
bank skew: 126/47 = 2.68
chip skew: 1484/1405 = 1.06
number of total write accesses:
dram[0]:         0         0        22        21         5         5        15        16        33        32        32        32         4         4         0         0 
dram[1]:         0         0        40        28         1         3        16        16        32        33        32        32         4         4         0         0 
dram[2]:         0         0        25        17         5         3        16        16        32        32        33        37         4         6         0         0 
dram[3]:         0         0        28        45         4         3        16        20        32        33        33        32         4         2         0         0 
dram[4]:         0         0        20        25         6         4        19        16        32        32        35        33         4         2         0         0 
dram[5]:         0         0        31        39         4         3        17        17        32        32        32        33         4         2         0         0 
total reads: 1414
min_bank_accesses = 0!
chip skew: 252/221 = 1.14
average mf latency per bank:
dram[0]:       1772      1829      1751      1691     10332     10970      8005      8037      3957      4141      3896      3764      2561      2416      2194      2031
dram[1]:       1850      1819      1416      1553     12077     13871      8439      8358      4058      3972      3749      3757      2561      2425      2152      2078
dram[2]:       1813      1907      1631      1687     11853     12976      8357      8742      4028      4025      3736      3634      2488     10143      2247      2283
dram[3]:       1977      1946      1655      1360     11557     10972      8165      7813      3942      3646      4033      3973      2456      2497      2055      2166
dram[4]:       1952      1788      1811      1659     11927     10953      7746      8795      3908      3911      3810      4067      2505      2335      2104      2132
dram[5]:       2033      1978      1483      1434     11811     12883      8450      8169      4005      3941      3709      3645      2768      2409      2175      1880
maximum mf latency per bank:
dram[0]:        313       348       479       483       466       511       507       505       386       342       353       331       342       345       353       344
dram[1]:        341       333       535       451       541       457       517       455       329       343       347       353       354       334       334       339
dram[2]:        344       319       526       529       583       622       559       596       321       331       345       325       334       599       348       351
dram[3]:        328       352       599       571       599       541       367       394       338       338       350       342       333       318       328       333
dram[4]:        328       319       659       538       475       406       438       439       328       350       341       361       335       345       346       332
dram[5]:        327       346       417       423       490       497       445       493       328       334       349       325       331       321       327       340

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573720 n_nop=569305 n_act=639 n_pre=623 n_req=1675 n_rd=2908 n_write=245 bw_util=0.01099
n_activity=39037 dram_eff=0.1615
bk0: 110a 572550i bk1: 134a 572485i bk2: 140a 572024i bk3: 164a 571933i bk4: 202a 572126i bk5: 200a 571961i bk6: 230a 571893i bk7: 220a 571845i bk8: 216a 571872i bk9: 178a 572308i bk10: 236a 571741i bk11: 228a 571765i bk12: 170a 572205i bk13: 158a 572435i bk14: 160a 572550i bk15: 162a 572364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0081172
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573720 n_nop=569224 n_act=673 n_pre=657 n_req=1693 n_rd=2904 n_write=262 bw_util=0.01104
n_activity=41125 dram_eff=0.154
bk0: 134a 572614i bk1: 118a 572584i bk2: 156a 571823i bk3: 156a 572111i bk4: 178a 572539i bk5: 158a 572426i bk6: 220a 571937i bk7: 216a 572016i bk8: 216a 571904i bk9: 240a 571586i bk10: 232a 571446i bk11: 228a 571451i bk12: 170a 572120i bk13: 166a 572285i bk14: 146a 572309i bk15: 170a 572196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0105435
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573720 n_nop=569425 n_act=626 n_pre=610 n_req=1631 n_rd=2810 n_write=249 bw_util=0.01066
n_activity=37928 dram_eff=0.1613
bk0: 104a 572700i bk1: 108a 572825i bk2: 156a 572111i bk3: 176a 571861i bk4: 186a 572239i bk5: 172a 572311i bk6: 208a 572042i bk7: 208a 571936i bk8: 204a 571721i bk9: 218a 571859i bk10: 232a 571342i bk11: 220a 571727i bk12: 162a 572269i bk13: 164a 572357i bk14: 146a 572677i bk15: 146a 572570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00905494
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573720 n_nop=569167 n_act=682 n_pre=666 n_req=1714 n_rd=2924 n_write=281 bw_util=0.01117
n_activity=41264 dram_eff=0.1553
bk0: 94a 572864i bk1: 126a 572814i bk2: 160a 571975i bk3: 172a 571619i bk4: 194a 572265i bk5: 212a 572137i bk6: 218a 571801i bk7: 216a 571689i bk8: 200a 571992i bk9: 252a 571395i bk10: 208a 571694i bk11: 206a 571629i bk12: 178a 572177i bk13: 160a 572374i bk14: 184a 571922i bk15: 144a 572484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0104563
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573720 n_nop=569226 n_act=643 n_pre=627 n_req=1712 n_rd=2968 n_write=256 bw_util=0.01124
n_activity=39608 dram_eff=0.1628
bk0: 124a 572585i bk1: 132a 572619i bk2: 180a 571915i bk3: 154a 572114i bk4: 180a 572437i bk5: 206a 572129i bk6: 232a 571764i bk7: 200a 572030i bk8: 216a 571942i bk9: 226a 571762i bk10: 220a 571501i bk11: 212a 571892i bk12: 198a 572169i bk13: 170a 572188i bk14: 166a 572251i bk15: 152a 572579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0079795
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573720 n_nop=569191 n_act=675 n_pre=659 n_req=1707 n_rd=2922 n_write=273 bw_util=0.01114
n_activity=40880 dram_eff=0.1563
bk0: 116a 572643i bk1: 122a 572558i bk2: 194a 571427i bk3: 180a 571494i bk4: 188a 572275i bk5: 174a 572195i bk6: 204a 572184i bk7: 216a 572029i bk8: 214a 571949i bk9: 248a 571577i bk10: 238a 571600i bk11: 228a 571477i bk12: 150a 572395i bk13: 156a 572322i bk14: 160a 572363i bk15: 134a 572663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0103866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23237, Miss = 732, Miss_rate = 0.032, Pending_hits = 16, Reservation_fails = 227
L2_cache_bank[1]: Access = 22839, Miss = 722, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 23339, Miss = 726, Miss_rate = 0.031, Pending_hits = 22, Reservation_fails = 111
L2_cache_bank[3]: Access = 23592, Miss = 726, Miss_rate = 0.031, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 23016, Miss = 699, Miss_rate = 0.030, Pending_hits = 17, Reservation_fails = 176
L2_cache_bank[5]: Access = 25331, Miss = 706, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 98
L2_cache_bank[6]: Access = 23310, Miss = 718, Miss_rate = 0.031, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 23351, Miss = 744, Miss_rate = 0.032, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 23710, Miss = 758, Miss_rate = 0.032, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 23411, Miss = 726, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 23611, Miss = 732, Miss_rate = 0.031, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 23398, Miss = 729, Miss_rate = 0.031, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 282145
L2_total_cache_misses = 8718
L2_total_cache_miss_rate = 0.0309
L2_total_cache_pending_hits = 161
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 156111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7589
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.142
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=937359
icnt_total_pkts_simt_to_mem=400586
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.7672
	minimum = 6
	maximum = 316
Network latency average = 26.961
	minimum = 6
	maximum = 182
Slowest packet = 556105
Flit latency average = 31.0932
	minimum = 6
	maximum = 181
Slowest flit = 1326758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0672918
	minimum = 0.043038 (at node 4)
	maximum = 0.268354 (at node 20)
Accepted packet rate average = 0.0672918
	minimum = 0.043038 (at node 4)
	maximum = 0.268354 (at node 20)
Injected flit rate average = 0.108111
	minimum = 0.0772152 (at node 24)
	maximum = 0.288608 (at node 20)
Accepted flit rate average= 0.108111
	minimum = 0.0531646 (at node 4)
	maximum = 0.531646 (at node 20)
Injected packet length average = 1.6066
Accepted packet length average = 1.6066
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0771 (8 samples)
	minimum = 6 (8 samples)
	maximum = 142 (8 samples)
Network latency average = 15.8465 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100.375 (8 samples)
Flit latency average = 16.3211 (8 samples)
	minimum = 6 (8 samples)
	maximum = 98.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0383205 (8 samples)
	minimum = 0.0252113 (8 samples)
	maximum = 0.116052 (8 samples)
Accepted packet rate average = 0.0383205 (8 samples)
	minimum = 0.0252113 (8 samples)
	maximum = 0.116052 (8 samples)
Injected flit rate average = 0.0746939 (8 samples)
	minimum = 0.040465 (8 samples)
	maximum = 0.178085 (8 samples)
Accepted flit rate average = 0.0746939 (8 samples)
	minimum = 0.0413989 (8 samples)
	maximum = 0.250855 (8 samples)
Injected packet size average = 1.94919 (8 samples)
Accepted packet size average = 1.94919 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 55 sec (175 sec)
gpgpu_simulation_rate = 30887 (inst/sec)
gpgpu_simulation_rate = 2483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,434641)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,434641)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,434641)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,434641)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(16,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 435141  inst.: 5643197 (ipc=475.6) sim_rate=32063 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:48:29 2019
GPGPU-Sim uArch: cycles simulated: 436641  inst.: 5703475 (ipc=149.0) sim_rate=32223 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:48:30 2019
GPGPU-Sim uArch: cycles simulated: 438141  inst.: 5715319 (ipc=88.6) sim_rate=32108 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:48:31 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 440141  inst.: 5723850 (ipc=57.9) sim_rate=31976 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:48:32 2019
GPGPU-Sim uArch: cycles simulated: 442141  inst.: 5733919 (ipc=43.8) sim_rate=31855 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:48:33 2019
GPGPU-Sim uArch: cycles simulated: 443641  inst.: 5742308 (ipc=37.4) sim_rate=31725 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:48:34 2019
GPGPU-Sim uArch: cycles simulated: 445641  inst.: 5753028 (ipc=31.6) sim_rate=31610 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:48:35 2019
GPGPU-Sim uArch: cycles simulated: 447641  inst.: 5762107 (ipc=27.4) sim_rate=31486 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:48:36 2019
GPGPU-Sim uArch: cycles simulated: 449141  inst.: 5771772 (ipc=25.3) sim_rate=31368 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:48:37 2019
GPGPU-Sim uArch: cycles simulated: 451141  inst.: 5782364 (ipc=22.8) sim_rate=31256 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:48:38 2019
GPGPU-Sim uArch: cycles simulated: 453141  inst.: 5792266 (ipc=20.9) sim_rate=31141 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:48:39 2019
GPGPU-Sim uArch: cycles simulated: 455141  inst.: 5802568 (ipc=19.4) sim_rate=31029 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:48:40 2019
GPGPU-Sim uArch: cycles simulated: 456641  inst.: 5809940 (ipc=18.4) sim_rate=30903 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:48:41 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 458641  inst.: 5821473 (ipc=17.3) sim_rate=30801 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:48:42 2019
GPGPU-Sim uArch: cycles simulated: 460641  inst.: 5830637 (ipc=16.4) sim_rate=30687 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:48:43 2019
GPGPU-Sim uArch: cycles simulated: 462641  inst.: 5841410 (ipc=15.6) sim_rate=30583 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:48:44 2019
GPGPU-Sim uArch: cycles simulated: 464141  inst.: 5849262 (ipc=15.0) sim_rate=30464 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:48:45 2019
GPGPU-Sim uArch: cycles simulated: 466141  inst.: 5859240 (ipc=14.4) sim_rate=30358 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:48:46 2019
GPGPU-Sim uArch: cycles simulated: 468141  inst.: 5871072 (ipc=13.9) sim_rate=30263 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:48:47 2019
GPGPU-Sim uArch: cycles simulated: 470141  inst.: 5881490 (ipc=13.4) sim_rate=30161 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:48:48 2019
GPGPU-Sim uArch: cycles simulated: 471641  inst.: 5889915 (ipc=13.1) sim_rate=30050 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:48:49 2019
GPGPU-Sim uArch: cycles simulated: 473641  inst.: 5900643 (ipc=12.7) sim_rate=29952 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:48:50 2019
GPGPU-Sim uArch: cycles simulated: 475641  inst.: 5911596 (ipc=12.3) sim_rate=29856 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:48:51 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 477641  inst.: 5920850 (ipc=12.0) sim_rate=29753 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:48:52 2019
GPGPU-Sim uArch: cycles simulated: 479641  inst.: 5932839 (ipc=11.7) sim_rate=29664 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:48:53 2019
GPGPU-Sim uArch: cycles simulated: 481641  inst.: 5942512 (ipc=11.4) sim_rate=29564 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:48:54 2019
GPGPU-Sim uArch: cycles simulated: 483641  inst.: 5953181 (ipc=11.2) sim_rate=29471 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:48:55 2019
GPGPU-Sim uArch: cycles simulated: 485141  inst.: 5960682 (ipc=11.0) sim_rate=29362 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:48:56 2019
GPGPU-Sim uArch: cycles simulated: 487141  inst.: 5972389 (ipc=10.8) sim_rate=29276 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:48:57 2019
GPGPU-Sim uArch: cycles simulated: 489141  inst.: 5982279 (ipc=10.6) sim_rate=29181 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:48:58 2019
GPGPU-Sim uArch: cycles simulated: 491141  inst.: 5992699 (ipc=10.4) sim_rate=29090 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:48:59 2019
GPGPU-Sim uArch: cycles simulated: 493141  inst.: 6003878 (ipc=10.2) sim_rate=29004 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:49:00 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 495141  inst.: 6014449 (ipc=10.1) sim_rate=28915 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:49:01 2019
GPGPU-Sim uArch: cycles simulated: 497141  inst.: 6024276 (ipc= 9.9) sim_rate=28824 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:49:02 2019
GPGPU-Sim uArch: cycles simulated: 499141  inst.: 6035352 (ipc= 9.8) sim_rate=28739 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:49:03 2019
GPGPU-Sim uArch: cycles simulated: 500641  inst.: 6042876 (ipc= 9.7) sim_rate=28639 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:49:04 2019
GPGPU-Sim uArch: cycles simulated: 502641  inst.: 6053615 (ipc= 9.5) sim_rate=28554 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:49:05 2019
GPGPU-Sim uArch: cycles simulated: 504641  inst.: 6065160 (ipc= 9.4) sim_rate=28474 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:49:06 2019
GPGPU-Sim uArch: cycles simulated: 506641  inst.: 6076174 (ipc= 9.3) sim_rate=28393 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:49:07 2019
GPGPU-Sim uArch: cycles simulated: 508641  inst.: 6086089 (ipc= 9.2) sim_rate=28307 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:49:08 2019
GPGPU-Sim uArch: cycles simulated: 510641  inst.: 6096056 (ipc= 9.1) sim_rate=28222 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:49:09 2019
GPGPU-Sim uArch: cycles simulated: 512641  inst.: 6107326 (ipc= 9.0) sim_rate=28144 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:49:10 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(10,0,0) tid=(407,0,0)
GPGPU-Sim uArch: cycles simulated: 514641  inst.: 6117577 (ipc= 8.9) sim_rate=28062 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:49:11 2019
GPGPU-Sim uArch: cycles simulated: 516141  inst.: 6124666 (ipc= 8.8) sim_rate=27966 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:49:12 2019
GPGPU-Sim uArch: cycles simulated: 518141  inst.: 6135702 (ipc= 8.7) sim_rate=27889 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:49:13 2019
GPGPU-Sim uArch: cycles simulated: 520141  inst.: 6146374 (ipc= 8.7) sim_rate=27811 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:49:14 2019
GPGPU-Sim uArch: cycles simulated: 522141  inst.: 6157227 (ipc= 8.6) sim_rate=27735 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:49:15 2019
GPGPU-Sim uArch: cycles simulated: 524141  inst.: 6167244 (ipc= 8.5) sim_rate=27655 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:49:16 2019
GPGPU-Sim uArch: cycles simulated: 526141  inst.: 6177525 (ipc= 8.4) sim_rate=27578 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:49:17 2019
GPGPU-Sim uArch: cycles simulated: 528141  inst.: 6188041 (ipc= 8.4) sim_rate=27502 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:49:18 2019
GPGPU-Sim uArch: cycles simulated: 530141  inst.: 6198712 (ipc= 8.3) sim_rate=27427 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:49:19 2019
GPGPU-Sim uArch: cycles simulated: 531641  inst.: 6207248 (ipc= 8.3) sim_rate=27344 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:49:20 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 533641  inst.: 6218007 (ipc= 8.2) sim_rate=27271 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:49:21 2019
GPGPU-Sim uArch: cycles simulated: 535641  inst.: 6229585 (ipc= 8.2) sim_rate=27203 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:49:22 2019
GPGPU-Sim uArch: cycles simulated: 537641  inst.: 6239962 (ipc= 8.1) sim_rate=27130 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:49:23 2019
GPGPU-Sim uArch: cycles simulated: 539141  inst.: 6247506 (ipc= 8.1) sim_rate=27045 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:49:24 2019
GPGPU-Sim uArch: cycles simulated: 541141  inst.: 6258428 (ipc= 8.0) sim_rate=26975 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:49:25 2019
GPGPU-Sim uArch: cycles simulated: 543141  inst.: 6268586 (ipc= 8.0) sim_rate=26903 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:49:26 2019
GPGPU-Sim uArch: cycles simulated: 544641  inst.: 6276054 (ipc= 7.9) sim_rate=26820 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:49:27 2019
GPGPU-Sim uArch: cycles simulated: 546641  inst.: 6288213 (ipc= 7.9) sim_rate=26758 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:49:28 2019
GPGPU-Sim uArch: cycles simulated: 548141  inst.: 6296280 (ipc= 7.8) sim_rate=26679 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:49:29 2019
GPGPU-Sim uArch: cycles simulated: 550141  inst.: 6306614 (ipc= 7.8) sim_rate=26610 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:49:30 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(12,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 552141  inst.: 6318344 (ipc= 7.8) sim_rate=26547 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:49:31 2019
GPGPU-Sim uArch: cycles simulated: 554141  inst.: 6328752 (ipc= 7.7) sim_rate=26480 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:49:32 2019
GPGPU-Sim uArch: cycles simulated: 555641  inst.: 6337961 (ipc= 7.7) sim_rate=26408 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:49:33 2019
GPGPU-Sim uArch: cycles simulated: 557641  inst.: 6348188 (ipc= 7.7) sim_rate=26341 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:49:34 2019
GPGPU-Sim uArch: cycles simulated: 559641  inst.: 6359154 (ipc= 7.6) sim_rate=26277 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:49:35 2019
GPGPU-Sim uArch: cycles simulated: 561641  inst.: 6368702 (ipc= 7.6) sim_rate=26208 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:49:36 2019
GPGPU-Sim uArch: cycles simulated: 563641  inst.: 6379800 (ipc= 7.6) sim_rate=26146 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:49:37 2019
GPGPU-Sim uArch: cycles simulated: 565141  inst.: 6387289 (ipc= 7.5) sim_rate=26070 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:49:38 2019
GPGPU-Sim uArch: cycles simulated: 567141  inst.: 6398956 (ipc= 7.5) sim_rate=26012 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:49:39 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(9,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 569141  inst.: 6409846 (ipc= 7.5) sim_rate=25950 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:49:40 2019
GPGPU-Sim uArch: cycles simulated: 571141  inst.: 6420520 (ipc= 7.4) sim_rate=25889 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:49:41 2019
GPGPU-Sim uArch: cycles simulated: 573141  inst.: 6431638 (ipc= 7.4) sim_rate=25829 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:49:42 2019
GPGPU-Sim uArch: cycles simulated: 575141  inst.: 6442889 (ipc= 7.4) sim_rate=25771 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:49:43 2019
GPGPU-Sim uArch: cycles simulated: 576641  inst.: 6450312 (ipc= 7.4) sim_rate=25698 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:49:44 2019
GPGPU-Sim uArch: cycles simulated: 578641  inst.: 6460900 (ipc= 7.3) sim_rate=25638 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:49:45 2019
GPGPU-Sim uArch: cycles simulated: 580641  inst.: 6470426 (ipc= 7.3) sim_rate=25574 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:49:46 2019
GPGPU-Sim uArch: cycles simulated: 582641  inst.: 6481899 (ipc= 7.3) sim_rate=25519 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:49:47 2019
GPGPU-Sim uArch: cycles simulated: 584641  inst.: 6493349 (ipc= 7.3) sim_rate=25464 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:49:48 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,0,0) tid=(470,0,0)
GPGPU-Sim uArch: cycles simulated: 586641  inst.: 6504307 (ipc= 7.2) sim_rate=25407 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:49:49 2019
GPGPU-Sim uArch: cycles simulated: 588641  inst.: 6514594 (ipc= 7.2) sim_rate=25348 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:49:50 2019
GPGPU-Sim uArch: cycles simulated: 590641  inst.: 6524805 (ipc= 7.2) sim_rate=25289 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:49:51 2019
GPGPU-Sim uArch: cycles simulated: 592641  inst.: 6536302 (ipc= 7.2) sim_rate=25236 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:49:52 2019
GPGPU-Sim uArch: cycles simulated: 594641  inst.: 6547241 (ipc= 7.1) sim_rate=25181 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:49:53 2019
GPGPU-Sim uArch: cycles simulated: 596641  inst.: 6557249 (ipc= 7.1) sim_rate=25123 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:49:54 2019
GPGPU-Sim uArch: cycles simulated: 598641  inst.: 6566531 (ipc= 7.1) sim_rate=25063 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:49:55 2019
GPGPU-Sim uArch: cycles simulated: 600641  inst.: 6577669 (ipc= 7.1) sim_rate=25010 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:49:56 2019
GPGPU-Sim uArch: cycles simulated: 602641  inst.: 6588259 (ipc= 7.0) sim_rate=24955 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:49:57 2019
GPGPU-Sim uArch: cycles simulated: 604641  inst.: 6600914 (ipc= 7.0) sim_rate=24909 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:49:58 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(15,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 606641  inst.: 6610016 (ipc= 7.0) sim_rate=24849 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:49:59 2019
GPGPU-Sim uArch: cycles simulated: 608641  inst.: 6621896 (ipc= 7.0) sim_rate=24801 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:50:00 2019
GPGPU-Sim uArch: cycles simulated: 610641  inst.: 6635008 (ipc= 7.0) sim_rate=24757 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:50:01 2019
GPGPU-Sim uArch: cycles simulated: 612641  inst.: 6645141 (ipc= 7.0) sim_rate=24703 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:50:02 2019
GPGPU-Sim uArch: cycles simulated: 614141  inst.: 6654350 (ipc= 7.0) sim_rate=24645 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:50:03 2019
GPGPU-Sim uArch: cycles simulated: 616141  inst.: 6666157 (ipc= 6.9) sim_rate=24598 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:50:04 2019
GPGPU-Sim uArch: cycles simulated: 618141  inst.: 6676230 (ipc= 6.9) sim_rate=24544 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:50:05 2019
GPGPU-Sim uArch: cycles simulated: 620141  inst.: 6687504 (ipc= 6.9) sim_rate=24496 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:50:06 2019
GPGPU-Sim uArch: cycles simulated: 622141  inst.: 6699475 (ipc= 6.9) sim_rate=24450 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:50:07 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(24,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 623641  inst.: 6708256 (ipc= 6.9) sim_rate=24393 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:50:08 2019
GPGPU-Sim uArch: cycles simulated: 625641  inst.: 6717989 (ipc= 6.9) sim_rate=24340 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:50:09 2019
GPGPU-Sim uArch: cycles simulated: 627641  inst.: 6729098 (ipc= 6.9) sim_rate=24292 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:50:10 2019
GPGPU-Sim uArch: cycles simulated: 629641  inst.: 6739689 (ipc= 6.8) sim_rate=24243 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:50:11 2019
GPGPU-Sim uArch: cycles simulated: 631141  inst.: 6748915 (ipc= 6.8) sim_rate=24189 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:50:12 2019
GPGPU-Sim uArch: cycles simulated: 633141  inst.: 6759570 (ipc= 6.8) sim_rate=24141 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:50:13 2019
GPGPU-Sim uArch: cycles simulated: 635141  inst.: 6770189 (ipc= 6.8) sim_rate=24093 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:50:14 2019
GPGPU-Sim uArch: cycles simulated: 636641  inst.: 6778921 (ipc= 6.8) sim_rate=24038 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:50:15 2019
GPGPU-Sim uArch: cycles simulated: 638641  inst.: 6790449 (ipc= 6.8) sim_rate=23994 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:50:16 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(12,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 640641  inst.: 6802277 (ipc= 6.8) sim_rate=23951 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:50:17 2019
GPGPU-Sim uArch: cycles simulated: 642641  inst.: 6813572 (ipc= 6.8) sim_rate=23907 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:50:18 2019
GPGPU-Sim uArch: cycles simulated: 644141  inst.: 6820347 (ipc= 6.8) sim_rate=23847 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:50:19 2019
GPGPU-Sim uArch: cycles simulated: 646141  inst.: 6832181 (ipc= 6.7) sim_rate=23805 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:50:20 2019
GPGPU-Sim uArch: cycles simulated: 648141  inst.: 6842086 (ipc= 6.7) sim_rate=23757 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:50:21 2019
GPGPU-Sim uArch: cycles simulated: 650141  inst.: 6854041 (ipc= 6.7) sim_rate=23716 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:50:22 2019
GPGPU-Sim uArch: cycles simulated: 651641  inst.: 6863029 (ipc= 6.7) sim_rate=23665 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:50:23 2019
GPGPU-Sim uArch: cycles simulated: 653641  inst.: 6873994 (ipc= 6.7) sim_rate=23621 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:50:24 2019
GPGPU-Sim uArch: cycles simulated: 655641  inst.: 6884421 (ipc= 6.7) sim_rate=23576 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:50:25 2019
GPGPU-Sim uArch: cycles simulated: 657641  inst.: 6894938 (ipc= 6.7) sim_rate=23532 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:50:26 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(26,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 659641  inst.: 6905505 (ipc= 6.7) sim_rate=23488 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:50:27 2019
GPGPU-Sim uArch: cycles simulated: 661641  inst.: 6916536 (ipc= 6.7) sim_rate=23445 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:50:28 2019
GPGPU-Sim uArch: cycles simulated: 663641  inst.: 6929391 (ipc= 6.7) sim_rate=23410 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:50:29 2019
GPGPU-Sim uArch: cycles simulated: 665641  inst.: 6939684 (ipc= 6.6) sim_rate=23365 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:50:30 2019
GPGPU-Sim uArch: cycles simulated: 667641  inst.: 6949663 (ipc= 6.6) sim_rate=23321 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:50:31 2019
GPGPU-Sim uArch: cycles simulated: 669641  inst.: 6961911 (ipc= 6.6) sim_rate=23283 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:50:32 2019
GPGPU-Sim uArch: cycles simulated: 671641  inst.: 6972443 (ipc= 6.6) sim_rate=23241 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:50:33 2019
GPGPU-Sim uArch: cycles simulated: 673641  inst.: 6983642 (ipc= 6.6) sim_rate=23201 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:50:34 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(26,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 675641  inst.: 6994239 (ipc= 6.6) sim_rate=23159 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:50:35 2019
GPGPU-Sim uArch: cycles simulated: 677641  inst.: 7004571 (ipc= 6.6) sim_rate=23117 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:50:36 2019
GPGPU-Sim uArch: cycles simulated: 679641  inst.: 7017228 (ipc= 6.6) sim_rate=23082 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:50:37 2019
GPGPU-Sim uArch: cycles simulated: 681641  inst.: 7030134 (ipc= 6.6) sim_rate=23049 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:50:38 2019
GPGPU-Sim uArch: cycles simulated: 683641  inst.: 7040681 (ipc= 6.6) sim_rate=23008 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:50:39 2019
GPGPU-Sim uArch: cycles simulated: 685641  inst.: 7052062 (ipc= 6.6) sim_rate=22970 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:50:40 2019
GPGPU-Sim uArch: cycles simulated: 687641  inst.: 7063777 (ipc= 6.6) sim_rate=22934 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:50:41 2019
GPGPU-Sim uArch: cycles simulated: 689641  inst.: 7073906 (ipc= 6.5) sim_rate=22892 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:50:42 2019
GPGPU-Sim uArch: cycles simulated: 691641  inst.: 7085695 (ipc= 6.5) sim_rate=22857 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:50:43 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(17,0,0) tid=(320,0,0)
GPGPU-Sim uArch: cycles simulated: 693641  inst.: 7098775 (ipc= 6.5) sim_rate=22825 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:50:44 2019
GPGPU-Sim uArch: cycles simulated: 696141  inst.: 7111906 (ipc= 6.5) sim_rate=22794 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:50:45 2019
GPGPU-Sim uArch: cycles simulated: 698141  inst.: 7123535 (ipc= 6.5) sim_rate=22758 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:50:46 2019
GPGPU-Sim uArch: cycles simulated: 700141  inst.: 7135315 (ipc= 6.5) sim_rate=22723 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:50:47 2019
GPGPU-Sim uArch: cycles simulated: 702141  inst.: 7147683 (ipc= 6.5) sim_rate=22691 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:50:48 2019
GPGPU-Sim uArch: cycles simulated: 704141  inst.: 7158631 (ipc= 6.5) sim_rate=22653 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:50:49 2019
GPGPU-Sim uArch: cycles simulated: 706641  inst.: 7173610 (ipc= 6.5) sim_rate=22629 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:50:50 2019
GPGPU-Sim uArch: cycles simulated: 708641  inst.: 7185058 (ipc= 6.5) sim_rate=22594 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:50:51 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(17,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 710641  inst.: 7196035 (ipc= 6.5) sim_rate=22558 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:50:52 2019
GPGPU-Sim uArch: cycles simulated: 713141  inst.: 7209851 (ipc= 6.5) sim_rate=22530 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:50:53 2019
GPGPU-Sim uArch: cycles simulated: 715141  inst.: 7221077 (ipc= 6.5) sim_rate=22495 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:50:54 2019
GPGPU-Sim uArch: cycles simulated: 717141  inst.: 7232822 (ipc= 6.5) sim_rate=22462 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:50:55 2019
GPGPU-Sim uArch: cycles simulated: 719141  inst.: 7243169 (ipc= 6.5) sim_rate=22424 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:50:56 2019
GPGPU-Sim uArch: cycles simulated: 721641  inst.: 7257230 (ipc= 6.5) sim_rate=22398 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:50:57 2019
GPGPU-Sim uArch: cycles simulated: 723641  inst.: 7267762 (ipc= 6.4) sim_rate=22362 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:50:58 2019
GPGPU-Sim uArch: cycles simulated: 725641  inst.: 7281552 (ipc= 6.4) sim_rate=22336 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:50:59 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(16,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 728141  inst.: 7294691 (ipc= 6.4) sim_rate=22307 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:51:00 2019
GPGPU-Sim uArch: cycles simulated: 730141  inst.: 7304560 (ipc= 6.4) sim_rate=22270 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:51:01 2019
GPGPU-Sim uArch: cycles simulated: 732141  inst.: 7317250 (ipc= 6.4) sim_rate=22240 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:51:02 2019
GPGPU-Sim uArch: cycles simulated: 734641  inst.: 7331193 (ipc= 6.4) sim_rate=22215 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:51:03 2019
GPGPU-Sim uArch: cycles simulated: 736641  inst.: 7341878 (ipc= 6.4) sim_rate=22180 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:51:04 2019
GPGPU-Sim uArch: cycles simulated: 739141  inst.: 7355565 (ipc= 6.4) sim_rate=22155 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:51:05 2019
GPGPU-Sim uArch: cycles simulated: 741141  inst.: 7366731 (ipc= 6.4) sim_rate=22122 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:51:06 2019
GPGPU-Sim uArch: cycles simulated: 743641  inst.: 7380887 (ipc= 6.4) sim_rate=22098 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:51:07 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(35,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 745641  inst.: 7392184 (ipc= 6.4) sim_rate=22066 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:51:08 2019
GPGPU-Sim uArch: cycles simulated: 747641  inst.: 7404156 (ipc= 6.4) sim_rate=22036 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:51:09 2019
GPGPU-Sim uArch: cycles simulated: 750141  inst.: 7416892 (ipc= 6.4) sim_rate=22008 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:51:10 2019
GPGPU-Sim uArch: cycles simulated: 752141  inst.: 7428416 (ipc= 6.4) sim_rate=21977 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:51:11 2019
GPGPU-Sim uArch: cycles simulated: 754641  inst.: 7443122 (ipc= 6.4) sim_rate=21956 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:51:12 2019
GPGPU-Sim uArch: cycles simulated: 756641  inst.: 7453335 (ipc= 6.4) sim_rate=21921 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:51:13 2019
GPGPU-Sim uArch: cycles simulated: 759141  inst.: 7467065 (ipc= 6.4) sim_rate=21897 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:51:14 2019
GPGPU-Sim uArch: cycles simulated: 761141  inst.: 7478549 (ipc= 6.3) sim_rate=21867 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:51:15 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 763141  inst.: 7489711 (ipc= 6.3) sim_rate=21835 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:51:16 2019
GPGPU-Sim uArch: cycles simulated: 765641  inst.: 7505421 (ipc= 6.3) sim_rate=21818 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:51:17 2019
GPGPU-Sim uArch: cycles simulated: 767641  inst.: 7514751 (ipc= 6.3) sim_rate=21781 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:51:18 2019
GPGPU-Sim uArch: cycles simulated: 770141  inst.: 7527886 (ipc= 6.3) sim_rate=21756 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:51:19 2019
GPGPU-Sim uArch: cycles simulated: 772141  inst.: 7540309 (ipc= 6.3) sim_rate=21729 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:51:20 2019
GPGPU-Sim uArch: cycles simulated: 774641  inst.: 7554426 (ipc= 6.3) sim_rate=21708 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:51:21 2019
GPGPU-Sim uArch: cycles simulated: 776641  inst.: 7563881 (ipc= 6.3) sim_rate=21673 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 16:51:22 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(33,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 779141  inst.: 7579026 (ipc= 6.3) sim_rate=21654 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:51:23 2019
GPGPU-Sim uArch: cycles simulated: 781141  inst.: 7590214 (ipc= 6.3) sim_rate=21624 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:51:24 2019
GPGPU-Sim uArch: cycles simulated: 783641  inst.: 7603739 (ipc= 6.3) sim_rate=21601 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:51:25 2019
GPGPU-Sim uArch: cycles simulated: 786141  inst.: 7617527 (ipc= 6.3) sim_rate=21579 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:51:26 2019
GPGPU-Sim uArch: cycles simulated: 788141  inst.: 7628475 (ipc= 6.3) sim_rate=21549 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:51:27 2019
GPGPU-Sim uArch: cycles simulated: 790641  inst.: 7641273 (ipc= 6.3) sim_rate=21524 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:51:28 2019
GPGPU-Sim uArch: cycles simulated: 792641  inst.: 7652915 (ipc= 6.3) sim_rate=21496 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:51:29 2019
GPGPU-Sim uArch: cycles simulated: 795141  inst.: 7665729 (ipc= 6.3) sim_rate=21472 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:51:30 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(40,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 797641  inst.: 7678489 (ipc= 6.3) sim_rate=21448 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:51:31 2019
GPGPU-Sim uArch: cycles simulated: 800141  inst.: 7691263 (ipc= 6.3) sim_rate=21424 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:51:32 2019
GPGPU-Sim uArch: cycles simulated: 802141  inst.: 7702721 (ipc= 6.3) sim_rate=21396 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:51:33 2019
GPGPU-Sim uArch: cycles simulated: 804641  inst.: 7714770 (ipc= 6.2) sim_rate=21370 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 16:51:34 2019
GPGPU-Sim uArch: cycles simulated: 807141  inst.: 7728242 (ipc= 6.2) sim_rate=21348 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 16:51:35 2019
GPGPU-Sim uArch: cycles simulated: 809641  inst.: 7742369 (ipc= 6.2) sim_rate=21328 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 16:51:36 2019
GPGPU-Sim uArch: cycles simulated: 811641  inst.: 7753416 (ipc= 6.2) sim_rate=21300 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:51:37 2019
GPGPU-Sim uArch: cycles simulated: 814141  inst.: 7765267 (ipc= 6.2) sim_rate=21274 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:51:38 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,0,0) tid=(499,0,0)
GPGPU-Sim uArch: cycles simulated: 816641  inst.: 7779769 (ipc= 6.2) sim_rate=21256 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:51:39 2019
GPGPU-Sim uArch: cycles simulated: 819141  inst.: 7792926 (ipc= 6.2) sim_rate=21234 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:51:40 2019
GPGPU-Sim uArch: cycles simulated: 821141  inst.: 7803847 (ipc= 6.2) sim_rate=21206 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:51:41 2019
GPGPU-Sim uArch: cycles simulated: 823641  inst.: 7817812 (ipc= 6.2) sim_rate=21186 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:51:42 2019
GPGPU-Sim uArch: cycles simulated: 826141  inst.: 7831278 (ipc= 6.2) sim_rate=21165 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:51:43 2019
GPGPU-Sim uArch: cycles simulated: 828641  inst.: 7844661 (ipc= 6.2) sim_rate=21144 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:51:44 2019
GPGPU-Sim uArch: cycles simulated: 831141  inst.: 7859767 (ipc= 6.2) sim_rate=21128 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:51:45 2019
GPGPU-Sim uArch: cycles simulated: 833641  inst.: 7871693 (ipc= 6.2) sim_rate=21103 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:51:46 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,0,0) tid=(425,0,0)
GPGPU-Sim uArch: cycles simulated: 835641  inst.: 7882968 (ipc= 6.2) sim_rate=21077 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:51:47 2019
GPGPU-Sim uArch: cycles simulated: 838141  inst.: 7896180 (ipc= 6.2) sim_rate=21056 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:51:48 2019
GPGPU-Sim uArch: cycles simulated: 840641  inst.: 7909153 (ipc= 6.2) sim_rate=21034 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:51:49 2019
GPGPU-Sim uArch: cycles simulated: 843141  inst.: 7923303 (ipc= 6.2) sim_rate=21016 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:51:50 2019
GPGPU-Sim uArch: cycles simulated: 845641  inst.: 7935300 (ipc= 6.2) sim_rate=20992 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:51:51 2019
GPGPU-Sim uArch: cycles simulated: 848141  inst.: 7950374 (ipc= 6.2) sim_rate=20977 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:51:52 2019
GPGPU-Sim uArch: cycles simulated: 850641  inst.: 7964645 (ipc= 6.2) sim_rate=20959 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:51:53 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(9,0,0) tid=(368,0,0)
GPGPU-Sim uArch: cycles simulated: 853141  inst.: 7977107 (ipc= 6.1) sim_rate=20937 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:51:54 2019
GPGPU-Sim uArch: cycles simulated: 855641  inst.: 7991980 (ipc= 6.1) sim_rate=20921 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:51:55 2019
GPGPU-Sim uArch: cycles simulated: 858141  inst.: 8004300 (ipc= 6.1) sim_rate=20898 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:51:56 2019
GPGPU-Sim uArch: cycles simulated: 860641  inst.: 8019682 (ipc= 6.1) sim_rate=20884 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:51:57 2019
GPGPU-Sim uArch: cycles simulated: 863141  inst.: 8032665 (ipc= 6.1) sim_rate=20864 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:51:58 2019
GPGPU-Sim uArch: cycles simulated: 865641  inst.: 8045834 (ipc= 6.1) sim_rate=20844 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:51:59 2019
GPGPU-Sim uArch: cycles simulated: 868141  inst.: 8060323 (ipc= 6.1) sim_rate=20827 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:52:00 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(41,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 870641  inst.: 8074170 (ipc= 6.1) sim_rate=20809 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:52:01 2019
GPGPU-Sim uArch: cycles simulated: 873141  inst.: 8088736 (ipc= 6.1) sim_rate=20793 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 16:52:02 2019
GPGPU-Sim uArch: cycles simulated: 875641  inst.: 8101655 (ipc= 6.1) sim_rate=20773 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 16:52:03 2019
GPGPU-Sim uArch: cycles simulated: 878141  inst.: 8116237 (ipc= 6.1) sim_rate=20757 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 16:52:04 2019
GPGPU-Sim uArch: cycles simulated: 880641  inst.: 8130093 (ipc= 6.1) sim_rate=20740 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 16:52:05 2019
GPGPU-Sim uArch: cycles simulated: 883141  inst.: 8143795 (ipc= 6.1) sim_rate=20722 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 16:52:06 2019
GPGPU-Sim uArch: cycles simulated: 885641  inst.: 8156861 (ipc= 6.1) sim_rate=20702 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 16:52:07 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 888141  inst.: 8171290 (ipc= 6.1) sim_rate=20686 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 16:52:08 2019
GPGPU-Sim uArch: cycles simulated: 890641  inst.: 8184045 (ipc= 6.1) sim_rate=20666 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 16:52:09 2019
GPGPU-Sim uArch: cycles simulated: 893641  inst.: 8200263 (ipc= 6.1) sim_rate=20655 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 16:52:10 2019
GPGPU-Sim uArch: cycles simulated: 896141  inst.: 8212786 (ipc= 6.1) sim_rate=20635 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 16:52:11 2019
GPGPU-Sim uArch: cycles simulated: 898641  inst.: 8227792 (ipc= 6.1) sim_rate=20621 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 16:52:12 2019
GPGPU-Sim uArch: cycles simulated: 901141  inst.: 8240624 (ipc= 6.1) sim_rate=20601 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 16:52:13 2019
GPGPU-Sim uArch: cycles simulated: 903641  inst.: 8254718 (ipc= 6.1) sim_rate=20585 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 16:52:14 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(15,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 906641  inst.: 8272213 (ipc= 6.1) sim_rate=20577 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 16:52:15 2019
GPGPU-Sim uArch: cycles simulated: 909141  inst.: 8290335 (ipc= 6.1) sim_rate=20571 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 16:52:16 2019
GPGPU-Sim uArch: cycles simulated: 911641  inst.: 8304000 (ipc= 6.1) sim_rate=20554 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 16:52:17 2019
GPGPU-Sim uArch: cycles simulated: 914141  inst.: 8321483 (ipc= 6.1) sim_rate=20546 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 16:52:18 2019
GPGPU-Sim uArch: cycles simulated: 917141  inst.: 8336797 (ipc= 6.1) sim_rate=20533 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 16:52:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (484501,434641), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(484502,434641)
GPGPU-Sim uArch: cycles simulated: 919641  inst.: 8355683 (ipc= 6.1) sim_rate=20529 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 16:52:20 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(26,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 921641  inst.: 8367529 (ipc= 6.1) sim_rate=20508 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 16:52:21 2019
GPGPU-Sim uArch: cycles simulated: 924141  inst.: 8382603 (ipc= 6.1) sim_rate=20495 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 16:52:22 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (491714,434641), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(491715,434641)
GPGPU-Sim uArch: cycles simulated: 926641  inst.: 8402610 (ipc= 6.1) sim_rate=20494 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 16:52:23 2019
GPGPU-Sim uArch: cycles simulated: 928641  inst.: 8414019 (ipc= 6.1) sim_rate=20472 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 16:52:24 2019
GPGPU-Sim uArch: cycles simulated: 930641  inst.: 8426051 (ipc= 6.1) sim_rate=20451 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 16:52:25 2019
GPGPU-Sim uArch: cycles simulated: 932641  inst.: 8438858 (ipc= 6.1) sim_rate=20433 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 16:52:26 2019
GPGPU-Sim uArch: cycles simulated: 935141  inst.: 8453407 (ipc= 6.1) sim_rate=20418 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 16:52:27 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(26,0,0) tid=(502,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (502174,434641), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(502175,434641)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (502267,434641), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(502268,434641)
GPGPU-Sim uArch: cycles simulated: 937641  inst.: 8472627 (ipc= 6.1) sim_rate=20415 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 16:52:28 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (503803,434641), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(503804,434641)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (504734,434641), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(504735,434641)
GPGPU-Sim uArch: cycles simulated: 939641  inst.: 8491090 (ipc= 6.1) sim_rate=20411 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 16:52:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (506797,434641), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(506798,434641)
GPGPU-Sim uArch: cycles simulated: 941641  inst.: 8509176 (ipc= 6.1) sim_rate=20405 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 16:52:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (507076,434641), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(507077,434641)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (507498,434641), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(507499,434641)
GPGPU-Sim uArch: cycles simulated: 943141  inst.: 8529393 (ipc= 6.1) sim_rate=20405 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 16:52:31 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (509250,434641), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(509251,434641)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (510230,434641), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(510231,434641)
GPGPU-Sim uArch: cycles simulated: 945141  inst.: 8552034 (ipc= 6.2) sim_rate=20410 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 16:52:32 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(28,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 946641  inst.: 8564022 (ipc= 6.2) sim_rate=20390 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 16:52:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (512401,434641), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(512402,434641)
GPGPU-Sim uArch: cycles simulated: 948141  inst.: 8577063 (ipc= 6.2) sim_rate=20373 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 16:52:34 2019
GPGPU-Sim uArch: cycles simulated: 949641  inst.: 8588218 (ipc= 6.2) sim_rate=20351 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 16:52:35 2019
GPGPU-Sim uArch: cycles simulated: 951141  inst.: 8598327 (ipc= 6.2) sim_rate=20327 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 16:52:36 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (517084,434641), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(517085,434641)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (517650,434641), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(517651,434641)
GPGPU-Sim uArch: cycles simulated: 953141  inst.: 8617693 (ipc= 6.2) sim_rate=20324 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 16:52:37 2019
GPGPU-Sim uArch: cycles simulated: 954641  inst.: 8628411 (ipc= 6.2) sim_rate=20302 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 16:52:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (521829,434641), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(521830,434641)
GPGPU-Sim uArch: cycles simulated: 956641  inst.: 8642321 (ipc= 6.2) sim_rate=20287 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 16:52:39 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(24,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 958141  inst.: 8651603 (ipc= 6.2) sim_rate=20261 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 16:52:40 2019
GPGPU-Sim uArch: cycles simulated: 960141  inst.: 8663881 (ipc= 6.2) sim_rate=20242 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 16:52:41 2019
GPGPU-Sim uArch: cycles simulated: 962141  inst.: 8674758 (ipc= 6.2) sim_rate=20220 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 16:52:42 2019
GPGPU-Sim uArch: cycles simulated: 963641  inst.: 8682833 (ipc= 6.2) sim_rate=20192 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 16:52:43 2019
GPGPU-Sim uArch: cycles simulated: 965641  inst.: 8693391 (ipc= 6.2) sim_rate=20170 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 16:52:44 2019
GPGPU-Sim uArch: cycles simulated: 967641  inst.: 8703048 (ipc= 6.2) sim_rate=20145 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 16:52:45 2019
GPGPU-Sim uArch: cycles simulated: 969641  inst.: 8714925 (ipc= 6.2) sim_rate=20126 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 16:52:46 2019
GPGPU-Sim uArch: cycles simulated: 971641  inst.: 8725658 (ipc= 6.2) sim_rate=20105 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 16:52:47 2019
GPGPU-Sim uArch: cycles simulated: 973641  inst.: 8735990 (ipc= 6.2) sim_rate=20082 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 16:52:48 2019
GPGPU-Sim uArch: cycles simulated: 975641  inst.: 8746188 (ipc= 6.2) sim_rate=20060 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 16:52:49 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(59,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 977141  inst.: 8756099 (ipc= 6.2) sim_rate=20036 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 16:52:50 2019
GPGPU-Sim uArch: cycles simulated: 979141  inst.: 8765933 (ipc= 6.2) sim_rate=20013 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 16:52:51 2019
GPGPU-Sim uArch: cycles simulated: 981141  inst.: 8776070 (ipc= 6.2) sim_rate=19991 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 16:52:52 2019
GPGPU-Sim uArch: cycles simulated: 983141  inst.: 8785740 (ipc= 6.2) sim_rate=19967 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 16:52:53 2019
GPGPU-Sim uArch: cycles simulated: 985141  inst.: 8797392 (ipc= 6.2) sim_rate=19948 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 16:52:54 2019
GPGPU-Sim uArch: cycles simulated: 987141  inst.: 8808305 (ipc= 6.2) sim_rate=19928 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 16:52:55 2019
GPGPU-Sim uArch: cycles simulated: 989141  inst.: 8819001 (ipc= 6.2) sim_rate=19907 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 16:52:56 2019
GPGPU-Sim uArch: cycles simulated: 991141  inst.: 8828879 (ipc= 6.2) sim_rate=19884 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 16:52:57 2019
GPGPU-Sim uArch: cycles simulated: 993141  inst.: 8840587 (ipc= 6.2) sim_rate=19866 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 16:52:58 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(49,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 995141  inst.: 8850602 (ipc= 6.1) sim_rate=19844 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 16:52:59 2019
GPGPU-Sim uArch: cycles simulated: 997141  inst.: 8861900 (ipc= 6.1) sim_rate=19825 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 16:53:00 2019
GPGPU-Sim uArch: cycles simulated: 999141  inst.: 8871996 (ipc= 6.1) sim_rate=19803 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 16:53:01 2019
GPGPU-Sim uArch: cycles simulated: 1001141  inst.: 8881733 (ipc= 6.1) sim_rate=19781 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 16:53:02 2019
GPGPU-Sim uArch: cycles simulated: 1003141  inst.: 8893035 (ipc= 6.1) sim_rate=19762 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 16:53:03 2019
GPGPU-Sim uArch: cycles simulated: 1005141  inst.: 8903782 (ipc= 6.1) sim_rate=19742 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 16:53:04 2019
GPGPU-Sim uArch: cycles simulated: 1007141  inst.: 8915321 (ipc= 6.1) sim_rate=19724 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 16:53:05 2019
GPGPU-Sim uArch: cycles simulated: 1009141  inst.: 8925924 (ipc= 6.1) sim_rate=19704 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 16:53:06 2019
GPGPU-Sim uArch: cycles simulated: 1011141  inst.: 8936307 (ipc= 6.1) sim_rate=19683 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 16:53:07 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(59,0,0) tid=(256,0,0)
GPGPU-Sim uArch: cycles simulated: 1013141  inst.: 8948278 (ipc= 6.1) sim_rate=19666 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 16:53:08 2019
GPGPU-Sim uArch: cycles simulated: 1015141  inst.: 8958846 (ipc= 6.1) sim_rate=19646 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 16:53:09 2019
GPGPU-Sim uArch: cycles simulated: 1017141  inst.: 8969241 (ipc= 6.1) sim_rate=19626 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 16:53:10 2019
GPGPU-Sim uArch: cycles simulated: 1019141  inst.: 8980053 (ipc= 6.1) sim_rate=19607 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 16:53:11 2019
GPGPU-Sim uArch: cycles simulated: 1021641  inst.: 8991836 (ipc= 6.1) sim_rate=19590 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 16:53:12 2019
GPGPU-Sim uArch: cycles simulated: 1023641  inst.: 9003648 (ipc= 6.1) sim_rate=19573 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 16:53:13 2019
GPGPU-Sim uArch: cycles simulated: 1025641  inst.: 9013935 (ipc= 6.1) sim_rate=19553 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 16:53:14 2019
GPGPU-Sim uArch: cycles simulated: 1027641  inst.: 9023181 (ipc= 6.1) sim_rate=19530 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 16:53:15 2019
GPGPU-Sim uArch: cycles simulated: 1029641  inst.: 9034915 (ipc= 6.1) sim_rate=19513 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 16:53:16 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(24,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 1032141  inst.: 9047394 (ipc= 6.1) sim_rate=19498 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 16:53:17 2019
GPGPU-Sim uArch: cycles simulated: 1034141  inst.: 9057397 (ipc= 6.1) sim_rate=19478 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 16:53:18 2019
GPGPU-Sim uArch: cycles simulated: 1036141  inst.: 9070610 (ipc= 6.1) sim_rate=19464 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 16:53:19 2019
GPGPU-Sim uArch: cycles simulated: 1038141  inst.: 9081620 (ipc= 6.1) sim_rate=19446 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 16:53:20 2019
GPGPU-Sim uArch: cycles simulated: 1040141  inst.: 9092097 (ipc= 6.1) sim_rate=19427 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 16:53:21 2019
GPGPU-Sim uArch: cycles simulated: 1042141  inst.: 9102360 (ipc= 6.1) sim_rate=19408 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 16:53:22 2019
GPGPU-Sim uArch: cycles simulated: 1044641  inst.: 9116346 (ipc= 6.1) sim_rate=19396 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 16:53:23 2019
GPGPU-Sim uArch: cycles simulated: 1046641  inst.: 9127114 (ipc= 6.1) sim_rate=19378 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 16:53:24 2019
GPGPU-Sim uArch: cycles simulated: 1048641  inst.: 9137351 (ipc= 6.1) sim_rate=19358 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 16:53:25 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(56,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 1050641  inst.: 9150000 (ipc= 6.1) sim_rate=19344 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 16:53:26 2019
GPGPU-Sim uArch: cycles simulated: 1053141  inst.: 9162853 (ipc= 6.1) sim_rate=19330 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 16:53:27 2019
GPGPU-Sim uArch: cycles simulated: 1055141  inst.: 9173561 (ipc= 6.1) sim_rate=19312 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 16:53:28 2019
GPGPU-Sim uArch: cycles simulated: 1057141  inst.: 9186323 (ipc= 6.1) sim_rate=19298 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 16:53:29 2019
GPGPU-Sim uArch: cycles simulated: 1059141  inst.: 9195696 (ipc= 6.1) sim_rate=19278 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 16:53:30 2019
GPGPU-Sim uArch: cycles simulated: 1061641  inst.: 9208990 (ipc= 6.1) sim_rate=19265 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 16:53:31 2019
GPGPU-Sim uArch: cycles simulated: 1063641  inst.: 9220585 (ipc= 6.1) sim_rate=19249 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 16:53:32 2019
GPGPU-Sim uArch: cycles simulated: 1065641  inst.: 9232065 (ipc= 6.1) sim_rate=19233 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 16:53:33 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(56,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 1068141  inst.: 9247397 (ipc= 6.1) sim_rate=19225 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 16:53:34 2019
GPGPU-Sim uArch: cycles simulated: 1070141  inst.: 9259696 (ipc= 6.1) sim_rate=19210 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 16:53:35 2019
GPGPU-Sim uArch: cycles simulated: 1072141  inst.: 9270262 (ipc= 6.1) sim_rate=19193 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: cycles simulated: 1074641  inst.: 9285410 (ipc= 6.1) sim_rate=19184 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 16:53:37 2019
GPGPU-Sim uArch: cycles simulated: 1076641  inst.: 9295536 (ipc= 6.1) sim_rate=19166 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: cycles simulated: 1079141  inst.: 9309550 (ipc= 6.1) sim_rate=19155 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 16:53:39 2019
GPGPU-Sim uArch: cycles simulated: 1081141  inst.: 9321419 (ipc= 6.1) sim_rate=19140 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 16:53:40 2019
GPGPU-Sim uArch: cycles simulated: 1083641  inst.: 9335220 (ipc= 6.1) sim_rate=19129 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 16:53:41 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(20,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 1085641  inst.: 9345856 (ipc= 6.1) sim_rate=19112 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 16:53:42 2019
GPGPU-Sim uArch: cycles simulated: 1088141  inst.: 9361624 (ipc= 6.1) sim_rate=19105 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: cycles simulated: 1090641  inst.: 9375568 (ipc= 6.1) sim_rate=19094 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 16:53:44 2019
GPGPU-Sim uArch: cycles simulated: 1092641  inst.: 9386966 (ipc= 6.1) sim_rate=19079 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 16:53:45 2019
GPGPU-Sim uArch: cycles simulated: 1095141  inst.: 9401630 (ipc= 6.1) sim_rate=19070 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 16:53:46 2019
GPGPU-Sim uArch: cycles simulated: 1097641  inst.: 9416284 (ipc= 6.0) sim_rate=19061 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 16:53:47 2019
GPGPU-Sim uArch: cycles simulated: 1099641  inst.: 9427361 (ipc= 6.0) sim_rate=19045 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 16:53:48 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(26,0,0) tid=(315,0,0)
GPGPU-Sim uArch: cycles simulated: 1102141  inst.: 9440808 (ipc= 6.0) sim_rate=19033 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 16:53:49 2019
GPGPU-Sim uArch: cycles simulated: 1104641  inst.: 9454587 (ipc= 6.0) sim_rate=19023 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 1106641  inst.: 9466203 (ipc= 6.0) sim_rate=19008 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: cycles simulated: 1109141  inst.: 9481514 (ipc= 6.0) sim_rate=19001 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 16:53:52 2019
GPGPU-Sim uArch: cycles simulated: 1111641  inst.: 9497026 (ipc= 6.0) sim_rate=18994 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 16:53:53 2019
GPGPU-Sim uArch: cycles simulated: 1114141  inst.: 9512000 (ipc= 6.0) sim_rate=18986 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 16:53:54 2019
GPGPU-Sim uArch: cycles simulated: 1116641  inst.: 9525677 (ipc= 6.0) sim_rate=18975 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 16:53:55 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 1118641  inst.: 9539245 (ipc= 6.0) sim_rate=18964 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 16:53:56 2019
GPGPU-Sim uArch: cycles simulated: 1121141  inst.: 9553288 (ipc= 6.0) sim_rate=18954 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 16:53:57 2019
GPGPU-Sim uArch: cycles simulated: 1123641  inst.: 9566597 (ipc= 6.0) sim_rate=18943 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: cycles simulated: 1126141  inst.: 9584400 (ipc= 6.0) sim_rate=18941 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 16:53:59 2019
GPGPU-Sim uArch: cycles simulated: 1128641  inst.: 9598659 (ipc= 6.0) sim_rate=18932 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: cycles simulated: 1131641  inst.: 9615223 (ipc= 6.0) sim_rate=18927 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 16:54:01 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(40,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 1134141  inst.: 9631166 (ipc= 6.0) sim_rate=18921 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: cycles simulated: 1136641  inst.: 9645337 (ipc= 6.0) sim_rate=18912 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 16:54:03 2019
GPGPU-Sim uArch: cycles simulated: 1139141  inst.: 9660038 (ipc= 6.0) sim_rate=18904 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 16:54:04 2019
GPGPU-Sim uArch: cycles simulated: 1141641  inst.: 9676235 (ipc= 6.0) sim_rate=18898 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 16:54:05 2019
GPGPU-Sim uArch: cycles simulated: 1144141  inst.: 9688333 (ipc= 6.0) sim_rate=18885 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: cycles simulated: 1146641  inst.: 9703084 (ipc= 6.0) sim_rate=18877 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: cycles simulated: 1149641  inst.: 9720338 (ipc= 6.0) sim_rate=18874 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 16:54:08 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(35,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 1152141  inst.: 9733976 (ipc= 6.0) sim_rate=18864 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: cycles simulated: 1154641  inst.: 9749861 (ipc= 6.0) sim_rate=18858 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: cycles simulated: 1157141  inst.: 9762243 (ipc= 6.0) sim_rate=18846 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: cycles simulated: 1160141  inst.: 9781598 (ipc= 6.0) sim_rate=18847 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 16:54:12 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (727231,434641), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(727232,434641)
GPGPU-Sim uArch: cycles simulated: 1162641  inst.: 9797754 (ipc= 6.0) sim_rate=18841 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 16:54:13 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (729239,434641), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(729240,434641)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (729467,434641), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(729468,434641)
GPGPU-Sim uArch: cycles simulated: 1164641  inst.: 9817547 (ipc= 6.0) sim_rate=18843 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (730380,434641), 2 CTAs running
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(60,0,0) tid=(349,0,0)
GPGPU-Sim uArch: cycles simulated: 1166641  inst.: 9831043 (ipc= 6.0) sim_rate=18833 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 16:54:15 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (732029,434641), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (732047,434641), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (733509,434641), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (733640,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1168641  inst.: 9843166 (ipc= 6.0) sim_rate=18820 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (735664,434641), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (735891,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1170641  inst.: 9857176 (ipc= 6.0) sim_rate=18811 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 16:54:17 2019
GPGPU-Sim uArch: cycles simulated: 1172641  inst.: 9869305 (ipc= 6.0) sim_rate=18798 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (739007,434641), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (739123,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1174641  inst.: 9880317 (ipc= 6.0) sim_rate=18783 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 16:54:19 2019
GPGPU-Sim uArch: cycles simulated: 1177141  inst.: 9896522 (ipc= 6.0) sim_rate=18778 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (742962,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1179641  inst.: 9910758 (ipc= 6.0) sim_rate=18770 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 16:54:21 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(43,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 1182141  inst.: 9925127 (ipc= 6.0) sim_rate=18762 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 16:54:22 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (749010,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1184641  inst.: 9940096 (ipc= 6.0) sim_rate=18754 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (751026,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1187141  inst.: 9953480 (ipc= 6.0) sim_rate=18744 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: cycles simulated: 1189641  inst.: 9968061 (ipc= 6.0) sim_rate=18736 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 16:54:25 2019
GPGPU-Sim uArch: cycles simulated: 1192141  inst.: 9984322 (ipc= 6.0) sim_rate=18732 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 16:54:26 2019
GPGPU-Sim uArch: cycles simulated: 1194641  inst.: 9998356 (ipc= 6.0) sim_rate=18723 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: cycles simulated: 1197141  inst.: 10010201 (ipc= 6.0) sim_rate=18710 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 16:54:28 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(43,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 1199641  inst.: 10025525 (ipc= 6.0) sim_rate=18704 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 16:54:29 2019
GPGPU-Sim uArch: cycles simulated: 1202641  inst.: 10041687 (ipc= 6.0) sim_rate=18699 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 16:54:30 2019
GPGPU-Sim uArch: cycles simulated: 1205141  inst.: 10055638 (ipc= 6.0) sim_rate=18690 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: cycles simulated: 1207641  inst.: 10070102 (ipc= 6.0) sim_rate=18682 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: cycles simulated: 1210141  inst.: 10084075 (ipc= 6.0) sim_rate=18674 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: cycles simulated: 1213141  inst.: 10100622 (ipc= 6.0) sim_rate=18670 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: cycles simulated: 1215641  inst.: 10113374 (ipc= 6.0) sim_rate=18659 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 16:54:35 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(44,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 1218641  inst.: 10130816 (ipc= 6.0) sim_rate=18657 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: cycles simulated: 1221141  inst.: 10146211 (ipc= 6.0) sim_rate=18651 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: cycles simulated: 1223641  inst.: 10160089 (ipc= 6.0) sim_rate=18642 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 16:54:38 2019
GPGPU-Sim uArch: cycles simulated: 1226641  inst.: 10178366 (ipc= 6.0) sim_rate=18641 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: cycles simulated: 1229141  inst.: 10192341 (ipc= 6.0) sim_rate=18633 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: cycles simulated: 1231641  inst.: 10206387 (ipc= 6.0) sim_rate=18624 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 16:54:41 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(62,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 1234641  inst.: 10222706 (ipc= 6.0) sim_rate=18620 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: cycles simulated: 1237141  inst.: 10236379 (ipc= 6.0) sim_rate=18611 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: cycles simulated: 1239641  inst.: 10250639 (ipc= 6.0) sim_rate=18603 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 1242641  inst.: 10266503 (ipc= 6.0) sim_rate=18598 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 1245141  inst.: 10281722 (ipc= 6.0) sim_rate=18592 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 16:54:46 2019
GPGPU-Sim uArch: cycles simulated: 1248141  inst.: 10297464 (ipc= 6.0) sim_rate=18587 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 16:54:47 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(54,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 1250641  inst.: 10311428 (ipc= 6.0) sim_rate=18579 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: cycles simulated: 1253141  inst.: 10326267 (ipc= 6.0) sim_rate=18572 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: cycles simulated: 1256141  inst.: 10342003 (ipc= 6.0) sim_rate=18567 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: cycles simulated: 1258641  inst.: 10356434 (ipc= 6.0) sim_rate=18559 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: cycles simulated: 1261141  inst.: 10370837 (ipc= 6.0) sim_rate=18552 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: cycles simulated: 1264141  inst.: 10387837 (ipc= 6.0) sim_rate=18549 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: cycles simulated: 1266641  inst.: 10402140 (ipc= 6.0) sim_rate=18542 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 16:54:54 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(46,0,0) tid=(352,0,0)
GPGPU-Sim uArch: cycles simulated: 1269141  inst.: 10414583 (ipc= 6.0) sim_rate=18531 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (835269,434641), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (835305,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1272141  inst.: 10431230 (ipc= 6.0) sim_rate=18527 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (839361,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1274641  inst.: 10446182 (ipc= 6.0) sim_rate=18521 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (842042,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1277641  inst.: 10461863 (ipc= 6.0) sim_rate=18516 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (844478,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1280141  inst.: 10476781 (ipc= 6.0) sim_rate=18510 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (846496,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1283141  inst.: 10491676 (ipc= 6.0) sim_rate=18503 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (849101,434641), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(49,0,0) tid=(305,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (851053,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1286141  inst.: 10509663 (ipc= 6.0) sim_rate=18502 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: cycles simulated: 1289141  inst.: 10525240 (ipc= 6.0) sim_rate=18497 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: cycles simulated: 1291641  inst.: 10539009 (ipc= 6.0) sim_rate=18489 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (857729,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1294641  inst.: 10555077 (ipc= 6.0) sim_rate=18485 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (860689,434641), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (861767,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1297641  inst.: 10571864 (ipc= 6.0) sim_rate=18482 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 1300641  inst.: 10587761 (ipc= 6.0) sim_rate=18477 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (867808,434641), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(62,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 1303641  inst.: 10604085 (ipc= 6.0) sim_rate=18474 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: cycles simulated: 1306641  inst.: 10619960 (ipc= 6.0) sim_rate=18469 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: cycles simulated: 1309641  inst.: 10636180 (ipc= 6.0) sim_rate=18465 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: cycles simulated: 1312641  inst.: 10653884 (ipc= 6.0) sim_rate=18464 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 1315641  inst.: 10669225 (ipc= 6.0) sim_rate=18458 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 1318641  inst.: 10687597 (ipc= 6.0) sim_rate=18458 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 16:55:12 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(57,0,0) tid=(371,0,0)
GPGPU-Sim uArch: cycles simulated: 1322141  inst.: 10705764 (ipc= 6.0) sim_rate=18458 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: cycles simulated: 1325141  inst.: 10723493 (ipc= 6.0) sim_rate=18456 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 1328141  inst.: 10739772 (ipc= 6.0) sim_rate=18453 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 1331141  inst.: 10754707 (ipc= 6.0) sim_rate=18447 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: cycles simulated: 1334641  inst.: 10774752 (ipc= 6.0) sim_rate=18449 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (900586,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1337641  inst.: 10791910 (ipc= 6.0) sim_rate=18447 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 16:55:18 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(55,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 1340641  inst.: 10807843 (ipc= 6.0) sim_rate=18443 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (908766,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1344141  inst.: 10826630 (ipc= 6.0) sim_rate=18444 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (909582,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (910517,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (911378,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (911687,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (913055,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1348641  inst.: 10846973 (ipc= 6.0) sim_rate=18447 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (917569,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (918077,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (918078,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1353141  inst.: 10862235 (ipc= 5.9) sim_rate=18441 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 16:55:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (922309,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1359641  inst.: 10876031 (ipc= 5.9) sim_rate=18433 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (926343,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (929923,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1367141  inst.: 10887521 (ipc= 5.9) sim_rate=18422 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 16:55:24 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(51,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 1375641  inst.: 10899034 (ipc= 5.8) sim_rate=18410 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: cycles simulated: 1384141  inst.: 10908523 (ipc= 5.8) sim_rate=18395 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (951844,434641), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (957199,434641), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1392641  inst.: 10919426 (ipc= 5.8) sim_rate=18382 (inst/sec) elapsed = 0:0:09:54 / Tue Apr 16 16:55:27 2019
GPGPU-Sim uArch: cycles simulated: 1401641  inst.: 10930112 (ipc= 5.7) sim_rate=18369 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: cycles simulated: 1410641  inst.: 10940198 (ipc= 5.7) sim_rate=18356 (inst/sec) elapsed = 0:0:09:56 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 1419641  inst.: 10950506 (ipc= 5.6) sim_rate=18342 (inst/sec) elapsed = 0:0:09:57 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 1428641  inst.: 10961713 (ipc= 5.6) sim_rate=18330 (inst/sec) elapsed = 0:0:09:58 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (994625,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1437641  inst.: 10972917 (ipc= 5.6) sim_rate=18318 (inst/sec) elapsed = 0:0:09:59 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1012392,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1447141  inst.: 10982894 (ipc= 5.5) sim_rate=18304 (inst/sec) elapsed = 0:0:10:00 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: cycles simulated: 1458141  inst.: 10992367 (ipc= 5.5) sim_rate=18290 (inst/sec) elapsed = 0:0:10:01 / Tue Apr 16 16:55:34 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(51,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 1469141  inst.: 11001477 (ipc= 5.4) sim_rate=18274 (inst/sec) elapsed = 0:0:10:02 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: cycles simulated: 1480141  inst.: 11010826 (ipc= 5.4) sim_rate=18260 (inst/sec) elapsed = 0:0:10:03 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1056973,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1491641  inst.: 11020397 (ipc= 5.3) sim_rate=18245 (inst/sec) elapsed = 0:0:10:04 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1057408,434641), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1502641  inst.: 11029311 (ipc= 5.3) sim_rate=18230 (inst/sec) elapsed = 0:0:10:05 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: cycles simulated: 1514141  inst.: 11037931 (ipc= 5.2) sim_rate=18214 (inst/sec) elapsed = 0:0:10:06 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: cycles simulated: 1525641  inst.: 11047739 (ipc= 5.2) sim_rate=18200 (inst/sec) elapsed = 0:0:10:07 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: cycles simulated: 1537141  inst.: 11056870 (ipc= 5.1) sim_rate=18185 (inst/sec) elapsed = 0:0:10:08 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1112980,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1115001,434641), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1115002
gpu_sim_insn = 5660327
gpu_ipc =       5.0765
gpu_tot_sim_cycle = 1549643
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =       7.1408
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 646
gpu_stall_icnt2sh    = 2289452
gpu_total_sim_rate=18200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618274
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 79473, Miss = 72578, Miss_rate = 0.913, Pending_hits = 3884, Reservation_fails = 1272509
	L1D_cache_core[1]: Access = 72450, Miss = 66025, Miss_rate = 0.911, Pending_hits = 3628, Reservation_fails = 1153196
	L1D_cache_core[2]: Access = 73265, Miss = 66713, Miss_rate = 0.911, Pending_hits = 3660, Reservation_fails = 1162258
	L1D_cache_core[3]: Access = 72151, Miss = 65851, Miss_rate = 0.913, Pending_hits = 3556, Reservation_fails = 1150201
	L1D_cache_core[4]: Access = 72727, Miss = 66446, Miss_rate = 0.914, Pending_hits = 3598, Reservation_fails = 1163060
	L1D_cache_core[5]: Access = 72070, Miss = 65536, Miss_rate = 0.909, Pending_hits = 3583, Reservation_fails = 1145367
	L1D_cache_core[6]: Access = 74464, Miss = 67866, Miss_rate = 0.911, Pending_hits = 3686, Reservation_fails = 1195346
	L1D_cache_core[7]: Access = 71407, Miss = 65166, Miss_rate = 0.913, Pending_hits = 3559, Reservation_fails = 1148175
	L1D_cache_core[8]: Access = 75415, Miss = 68834, Miss_rate = 0.913, Pending_hits = 3659, Reservation_fails = 1182078
	L1D_cache_core[9]: Access = 71684, Miss = 65569, Miss_rate = 0.915, Pending_hits = 3484, Reservation_fails = 1157581
	L1D_cache_core[10]: Access = 86440, Miss = 79294, Miss_rate = 0.917, Pending_hits = 4082, Reservation_fails = 1365934
	L1D_cache_core[11]: Access = 77250, Miss = 70157, Miss_rate = 0.908, Pending_hits = 3846, Reservation_fails = 1213636
	L1D_cache_core[12]: Access = 72918, Miss = 66246, Miss_rate = 0.908, Pending_hits = 3653, Reservation_fails = 1152166
	L1D_cache_core[13]: Access = 88142, Miss = 80498, Miss_rate = 0.913, Pending_hits = 4147, Reservation_fails = 1381471
	L1D_cache_core[14]: Access = 73785, Miss = 67090, Miss_rate = 0.909, Pending_hits = 3616, Reservation_fails = 1174027
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 1033869
	L1D_total_cache_miss_rate = 0.9120
	L1D_total_cache_pending_hits = 55641
	L1D_total_cache_reservation_fails = 18017005
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 804964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14075376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3941629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2036, 2025, 2053, 2023, 2025, 2006, 2498, 1963, 1967, 2442, 1984, 2010, 2036, 2442, 2051, 1995, 2053, 1986, 2010, 2051, 2038, 2066, 2008, 2500, 1529, 1503, 1151, 1078, 1123, 1594, 1568, 1078, 1090, 1509, 1023, 1025, 1092, 1077, 1077, 1032, 1032, 1494, 1511, 1077, 1062, 1092, 1077, 1077, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 18875856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 804964
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18872445
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30984986	W0_Idle:5051386	W0_Scoreboard:2068809	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6439712 {8:804964,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109475104 {136:804964,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 112 
maxdqlatency = 0 
maxmflatency = 659 
averagemflatency = 178 
max_icnt2mem_latency = 492 
max_icnt2sh_latency = 1549613 
mrq_lat_table:36926 	2444 	394 	2339 	7887 	296 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	979915 	55412 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	646036 	342016 	40000 	1130 	4744 	1621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	175319 	329936 	268635 	31076 	13 	0 	0 	1 	6 	22 	360 	3230 	5478 	22162 	42310 	54783 	61226 	40900 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3081 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        16        20        19        32        32        27        22        47        24        22        32        13        21        14        11 
dram[1]:        18        19        40        35        31        31        27        29        46        39        32        40        11        25        17        13 
dram[2]:        16        16        22        26        31        29        26        23        38        50        26        30        23        24        18        15 
dram[3]:        19        16        31        45        34        29        19        19        44        42        43        34        15        22        15        15 
dram[4]:        16        17        17        23        33        28        24        25        30        54        38        49        23        25        16        17 
dram[5]:        17        18        28        33        33        28        30        29        42        32        28        48        26        25        13        18 
maximum service time to same row:
dram[0]:    104625    106718     96250    130639     80375    149478     31322     59309     97618     52079     62522     59116     83722    126026     93611     62503 
dram[1]:    139147    202368     45731    100438     87159     44944     71979     39891     67483     46753     63974     26803     46994    114317     94695     55572 
dram[2]:    157178    113148     86619    166940     75599     95818     71864     50981     41782     57559     40470     49995     59591     89089     78901     49229 
dram[3]:     98281    132839    100515     79118    100177     48956     50619     46421     66006     39581     66281     72664     77813     92510    105383     66357 
dram[4]:    123988    155248     86651     86233     70316     57760     60790     84121     74408     36650     38669    133227    110044     83961     55152     68991 
dram[5]:    121290    132742     98600    121204     89568     58361     64330     44134     56906     51265     69266     37696     79695     69994     94718     62784 
average row accesses per activate:
dram[0]:  2.427835  2.341615  2.089362  2.193396  2.185965  2.502793  2.473029  2.331897  2.404389  2.539370  2.283286  2.192691  2.342592  2.487342  2.748299  2.406667 
dram[1]:  2.291892  3.010989  2.258772  2.234375  2.365741  2.429530  2.301158  2.121528  2.435374  2.509346  2.103704  2.161017  2.186869  2.409722  2.503067  2.040609 
dram[2]:  2.098901  2.530055  2.262911  2.189655  2.301435  2.213636  2.506608  2.283582  2.168224  2.219373  2.242165  2.389785  2.443787  2.700000  2.543624  2.651613 
dram[3]:  2.888889  2.526627  2.292398  2.403846  2.211640  2.345794  2.126437  2.359833  2.521739  2.152975  2.198052  2.188034  2.510949  2.353261  2.108434  2.484076 
dram[4]:  2.543478  2.270115  2.079498  2.176471  2.426667  2.465909  2.353384  2.420833  2.298461  2.245791  2.101604  2.306590  2.681319  2.329412  2.538922  2.788321 
dram[5]:  2.490683  2.309859  2.114625  2.344633  2.530055  2.169082  2.580247  2.140625  2.575758  2.390625  2.096257  2.161850  2.312849  2.448276  2.446429  2.275449 
average row locality = 50325/21659 = 2.323514
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       471       377       434       411       509       374       508       448       593       470       598       496       469       369       404       361 
dram[1]:       424       274       446       378       426       321       499       498       547       408       636       572       405       326       408       402 
dram[2]:       382       463       424       453       399       437       467       499       510       600       593       652       391       423       379       411 
dram[3]:       286       427       337       417       365       437       475       468       425       599       516       563       324       423       350       390 
dram[4]:       468       395       447       412       450       390       521       470       577       503       603       577       455       384       424       382 
dram[5]:       401       328       477       342       391       401       508       454       499       472       615       556       386       349       411       380 
total reads: 42975
bank skew: 652/274 = 2.38
chip skew: 7483/6802 = 1.10
number of total write accesses:
dram[0]:         0         0        57        54       114        74        88        93       174       175       208       164        37        24         0         0 
dram[1]:         0         0        69        51        85        41        97       113       169       129       216       193        28        21         0         0 
dram[2]:         0         0        58        55        82        50       102       113       186       179       194       237        22         9         0         0 
dram[3]:         0         0        55        83        53        65        80        96       155       161       161       205        20        10         0         0 
dram[4]:         0         0        50        69        96        44       105       111       170       164       183       228        33        12         0         0 
dram[5]:         0         0        58        73        72        48       119        94       181       140       169       192        28         6         0         0 
total reads: 7350
min_bank_accesses = 0!
chip skew: 1287/1144 = 1.12
average mf latency per bank:
dram[0]:       1527      1843      1500      1545      5475      7679      9357     10290      2071      2335      1914      2336      1756      2166      1888      2023
dram[1]:       1647      2497      1407      1700      6527     10546      9511      9236      2183      2833      1810      1997      1988      2426      1813      1857
dram[2]:       1757      1523      1519      1465      7062      7928      9809      9203      2282      2034      1944      1730      2075      3524      1958      1854
dram[3]:       2312      1621      1847      1432      8133      7753     10079     10082      2634      2112      2301      1979      2466      1948      2184      1870
dram[4]:       1522      1730      1520      1538      6288      9053      8984      9747      2101      2343      1987      1922      1848      2022      1813      1997
dram[5]:       1736      2143      1364      1724      7460      8743      8990     10244      2314      2644      2013      2123      2101      2297      1817      1890
maximum mf latency per bank:
dram[0]:        436       415       479       483       466       511       507       505       392       401       405       408       387       388       384       384
dram[1]:        407       387       535       451       541       457       517       455       403       389       406       396       403       380       402       397
dram[2]:        397       415       526       529       583       622       559       596       395       431       401       432       432       599       388       413
dram[3]:        392       415       599       571       599       541       435       452       393       402       384       385       397       400       388       413
dram[4]:        412       400       659       538       475       420       438       439       401       398       411       400       395       417       381       397
dram[5]:        395       389       417       423       490       497       445       493       393       406       405       406       403       381       410       411

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045522 n_nop=2021891 n_act=3637 n_pre=3621 n_req=8554 n_rd=14584 n_write=1789 bw_util=0.01601
n_activity=194554 dram_eff=0.1683
bk0: 942a 2038462i bk1: 754a 2039896i bk2: 868a 2037139i bk3: 822a 2037878i bk4: 1018a 2034780i bk5: 748a 2038412i bk6: 1016a 2035949i bk7: 896a 2036606i bk8: 1186a 2032832i bk9: 940a 2034922i bk10: 1196a 2031658i bk11: 992a 2033650i bk12: 938a 2036973i bk13: 738a 2039346i bk14: 808a 2039783i bk15: 722a 2040128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0225238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045522 n_nop=2022746 n_act=3577 n_pre=3561 n_req=8182 n_rd=13940 n_write=1698 bw_util=0.01529
n_activity=193099 dram_eff=0.162
bk0: 848a 2038907i bk1: 548a 2041971i bk2: 892a 2037097i bk3: 756a 2038528i bk4: 852a 2037421i bk5: 642a 2039975i bk6: 998a 2035981i bk7: 996a 2035106i bk8: 1094a 2033680i bk9: 816a 2036784i bk10: 1272a 2030194i bk11: 1144a 2031629i bk12: 810a 2037739i bk13: 652a 2039808i bk14: 816a 2039340i bk15: 804a 2038658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0209849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045522 n_nop=2021252 n_act=3762 n_pre=3746 n_req=8770 n_rd=14966 n_write=1796 bw_util=0.01639
n_activity=200415 dram_eff=0.1673
bk0: 764a 2039362i bk1: 926a 2038906i bk2: 848a 2037668i bk3: 906a 2037291i bk4: 798a 2037824i bk5: 874a 2037414i bk6: 934a 2036653i bk7: 998a 2035098i bk8: 1020a 2033147i bk9: 1200a 2032036i bk10: 1186a 2031439i bk11: 1304a 2030356i bk12: 782a 2038538i bk13: 846a 2038993i bk14: 758a 2039855i bk15: 822a 2039664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0234106
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045522 n_nop=2023450 n_act=3436 n_pre=3420 n_req=7946 n_rd=13604 n_write=1612 bw_util=0.01488
n_activity=186147 dram_eff=0.1635
bk0: 572a 2041752i bk1: 854a 2039409i bk2: 674a 2039259i bk3: 834a 2037502i bk4: 730a 2038753i bk5: 874a 2037404i bk6: 950a 2035999i bk7: 936a 2036201i bk8: 850a 2036458i bk9: 1198a 2032362i bk10: 1032a 2033523i bk11: 1126a 2031570i bk12: 648a 2039818i bk13: 846a 2038460i bk14: 700a 2039547i bk15: 780a 2039690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045522 n_nop=2021388 n_act=3726 n_pre=3710 n_req=8723 n_rd=14916 n_write=1782 bw_util=0.01633
n_activity=199330 dram_eff=0.1675
bk0: 936a 2038746i bk1: 790a 2039522i bk2: 894a 2037117i bk3: 824a 2037498i bk4: 900a 2036823i bk5: 780a 2038779i bk6: 1042a 2035338i bk7: 940a 2035918i bk8: 1154a 2032986i bk9: 1006a 2033986i bk10: 1206a 2031267i bk11: 1154a 2031341i bk12: 910a 2037906i bk13: 768a 2038984i bk14: 848a 2039164i bk15: 764a 2040293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0232483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2045522 n_nop=2022897 n_act=3521 n_pre=3505 n_req=8150 n_rd=13940 n_write=1659 bw_util=0.01525
n_activity=191978 dram_eff=0.1625
bk0: 802a 2039579i bk1: 656a 2040590i bk2: 954a 2036476i bk3: 684a 2038761i bk4: 782a 2038419i bk5: 802a 2038028i bk6: 1016a 2035938i bk7: 908a 2036033i bk8: 998a 2034679i bk9: 944a 2035351i bk10: 1230a 2031661i bk11: 1112a 2032064i bk12: 772a 2038412i bk13: 698a 2039835i bk14: 822a 2039220i bk15: 760a 2039542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0207883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84918, Miss = 3986, Miss_rate = 0.047, Pending_hits = 18, Reservation_fails = 227
L2_cache_bank[1]: Access = 84806, Miss = 3306, Miss_rate = 0.039, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[2]: Access = 84764, Miss = 3791, Miss_rate = 0.045, Pending_hits = 27, Reservation_fails = 111
L2_cache_bank[3]: Access = 87212, Miss = 3179, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 84974, Miss = 3545, Miss_rate = 0.042, Pending_hits = 23, Reservation_fails = 176
L2_cache_bank[5]: Access = 89077, Miss = 3938, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 98
L2_cache_bank[6]: Access = 85164, Miss = 3078, Miss_rate = 0.036, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[7]: Access = 87554, Miss = 3724, Miss_rate = 0.043, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[8]: Access = 85476, Miss = 3945, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 87613, Miss = 3513, Miss_rate = 0.040, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[10]: Access = 85876, Miss = 3688, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 88113, Miss = 3282, Miss_rate = 0.037, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 1035547
L2_total_cache_misses = 42975
L2_total_cache_miss_rate = 0.0415
L2_total_cache_pending_hits = 213
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 766165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38790
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.178
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4255793
icnt_total_pkts_simt_to_mem=1266287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.0263
	minimum = 6
	maximum = 151
Network latency average = 16.6629
	minimum = 6
	maximum = 134
Slowest packet = 568401
Flit latency average = 16.0725
	minimum = 6
	maximum = 130
Slowest flit = 5016386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0500515
	minimum = 0.0428806 (at node 9)
	maximum = 0.0580403 (at node 26)
Accepted packet rate average = 0.0500515
	minimum = 0.0428806 (at node 9)
	maximum = 0.0580403 (at node 26)
Injected flit rate average = 0.138984
	minimum = 0.0493156 (at node 9)
	maximum = 0.256748 (at node 26)
Accepted flit rate average= 0.138984
	minimum = 0.0632663 (at node 17)
	maximum = 0.237094 (at node 13)
Injected packet length average = 2.77683
Accepted packet length average = 2.77683
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7381 (9 samples)
	minimum = 6 (9 samples)
	maximum = 143 (9 samples)
Network latency average = 15.9372 (9 samples)
	minimum = 6 (9 samples)
	maximum = 104.111 (9 samples)
Flit latency average = 16.2935 (9 samples)
	minimum = 6 (9 samples)
	maximum = 102.111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.039624 (9 samples)
	minimum = 0.0271746 (9 samples)
	maximum = 0.109606 (9 samples)
Accepted packet rate average = 0.039624 (9 samples)
	minimum = 0.0271746 (9 samples)
	maximum = 0.109606 (9 samples)
Injected flit rate average = 0.0818373 (9 samples)
	minimum = 0.0414484 (9 samples)
	maximum = 0.186826 (9 samples)
Accepted flit rate average = 0.0818373 (9 samples)
	minimum = 0.0438286 (9 samples)
	maximum = 0.249326 (9 samples)
Injected packet size average = 2.06535 (9 samples)
Accepted packet size average = 2.06535 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 8 sec (608 sec)
gpgpu_simulation_rate = 18200 (inst/sec)
gpgpu_simulation_rate = 2548 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1549643)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1549643)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1549643)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1549643)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(44,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(16,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(40,0,0) tid=(396,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(36,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 1550143  inst.: 11370245 (ipc=609.1) sim_rate=18639 (inst/sec) elapsed = 0:0:10:10 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1795,1549643), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1796,1549643)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1828,1549643), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1829,1549643)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1897,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1898,1549643)
GPGPU-Sim uArch: cycles simulated: 1551643  inst.: 11418772 (ipc=176.5) sim_rate=18688 (inst/sec) elapsed = 0:0:10:11 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2035,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2036,1549643)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2068,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2069,1549643)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2086,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2087,1549643)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2116,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2117,1549643)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2179,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2180,1549643)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2278,1549643), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2279,1549643)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2432,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2433,1549643)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2474,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2475,1549643)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2485,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2486,1549643)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(56,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2507,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2508,1549643)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2543,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2543,1549643), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2544,1549643)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2544,1549643)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2579,1549643), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2580,1549643)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2684,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2685,1549643)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2693,1549643), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2694,1549643)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2764,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2781,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2787,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2793,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2847,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2862,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2871,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2877,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2894,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3033,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3092,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3277,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3318,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3348,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3358,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3400,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3472,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3475,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3486,1549643), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1553143  inst.: 11546306 (ipc=137.3) sim_rate=18866 (inst/sec) elapsed = 0:0:10:12 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3525,1549643), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3543,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3544,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3607,1549643), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(57,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3756,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3780,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3820,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3834,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3885,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4017,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4035,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4068,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4107,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4116,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4140,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4197,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4242,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4257,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4293,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4314,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4373,1549643), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4380,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4380,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4386,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4416,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4507,1549643), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 5.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4508
gpu_sim_insn = 507084
gpu_ipc =     112.4854
gpu_tot_sim_cycle = 1554151
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =       7.4464
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 807
gpu_stall_icnt2sh    = 2289761
gpu_total_sim_rate=18909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632284
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 79789, Miss = 72829, Miss_rate = 0.913, Pending_hits = 3927, Reservation_fails = 1275054
	L1D_cache_core[1]: Access = 72770, Miss = 66281, Miss_rate = 0.911, Pending_hits = 3671, Reservation_fails = 1156243
	L1D_cache_core[2]: Access = 73661, Miss = 67029, Miss_rate = 0.910, Pending_hits = 3714, Reservation_fails = 1165095
	L1D_cache_core[3]: Access = 72463, Miss = 66095, Miss_rate = 0.912, Pending_hits = 3601, Reservation_fails = 1152729
	L1D_cache_core[4]: Access = 73047, Miss = 66702, Miss_rate = 0.913, Pending_hits = 3641, Reservation_fails = 1166045
	L1D_cache_core[5]: Access = 72470, Miss = 65860, Miss_rate = 0.909, Pending_hits = 3632, Reservation_fails = 1148510
	L1D_cache_core[6]: Access = 74784, Miss = 68121, Miss_rate = 0.911, Pending_hits = 3729, Reservation_fails = 1198395
	L1D_cache_core[7]: Access = 71687, Miss = 65388, Miss_rate = 0.912, Pending_hits = 3599, Reservation_fails = 1151045
	L1D_cache_core[8]: Access = 75815, Miss = 69151, Miss_rate = 0.912, Pending_hits = 3715, Reservation_fails = 1184529
	L1D_cache_core[9]: Access = 72004, Miss = 65825, Miss_rate = 0.914, Pending_hits = 3527, Reservation_fails = 1160082
	L1D_cache_core[10]: Access = 86680, Miss = 79486, Miss_rate = 0.917, Pending_hits = 4118, Reservation_fails = 1368512
	L1D_cache_core[11]: Access = 77570, Miss = 70413, Miss_rate = 0.908, Pending_hits = 3890, Reservation_fails = 1215853
	L1D_cache_core[12]: Access = 73238, Miss = 66499, Miss_rate = 0.908, Pending_hits = 3697, Reservation_fails = 1154728
	L1D_cache_core[13]: Access = 88454, Miss = 80744, Miss_rate = 0.913, Pending_hits = 4189, Reservation_fails = 1384399
	L1D_cache_core[14]: Access = 74185, Miss = 67408, Miss_rate = 0.909, Pending_hits = 3672, Reservation_fails = 1176861
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 1037831
	L1D_total_cache_miss_rate = 0.9115
	L1D_total_cache_pending_hits = 56322
	L1D_total_cache_reservation_fails = 18058080
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 805268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14078155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3979925
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2092, 2081, 2109, 2079, 2081, 2062, 2554, 2019, 2023, 2498, 2040, 2066, 2079, 2498, 2107, 2051, 2081, 2014, 2038, 2079, 2066, 2094, 2036, 2528, 1557, 1531, 1179, 1106, 1151, 1622, 1596, 1106, 1118, 1537, 1051, 1053, 1120, 1105, 1105, 1060, 1060, 1522, 1539, 1105, 1090, 1120, 1105, 1105, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 18916931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 805268
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18913520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31054495	W0_Idle:5069432	W0_Scoreboard:2078976	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6442144 {8:805268,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109516448 {136:805268,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 112 
maxdqlatency = 0 
maxmflatency = 794 
averagemflatency = 179 
max_icnt2mem_latency = 600 
max_icnt2sh_latency = 1554150 
mrq_lat_table:37225 	2456 	426 	2394 	7941 	359 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	980872 	58574 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	646440 	342196 	40165 	1531 	6872 	2607 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	175462 	330086 	268646 	31076 	13 	0 	0 	1 	6 	22 	360 	3230 	5478 	22162 	42310 	54783 	61226 	44876 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3083 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        16        20        19        32        32        27        22        47        24        22        32        13        21        14        11 
dram[1]:        18        19        40        35        31        31        27        29        46        39        32        40        11        25        17        13 
dram[2]:        16        16        22        26        31        29        26        23        38        50        26        30        23        24        18        15 
dram[3]:        19        16        31        45        34        29        19        19        44        42        43        34        15        22        15        15 
dram[4]:        16        17        17        23        33        28        24        25        30        54        38        49        23        25        16        17 
dram[5]:        17        18        28        33        33        28        30        29        42        32        28        48        26        25        13        18 
maximum service time to same row:
dram[0]:    104625    106718     96250    130639     80375    149478     31322     59309     97618     52079     62522     59116     83722    126026     93611     62503 
dram[1]:    139147    202368     45731    100438     87159     44944     71979     39891     67483     46753     63974     26803     46994    114317     94695     55572 
dram[2]:    157178    113148     86619    166940     75599     95818     71864     50981     41782     57559     40470     49995     59591     89089     78901     49229 
dram[3]:     98281    132839    100515     79118    100177     48956     50619     46421     66006     39581     66281     72664     77813     92510    105383     66357 
dram[4]:    123988    155248     86651     86233     70316     57760     60790     84121     74408     36650     38669    133227    110044     83961     55152     68991 
dram[5]:    121290    132742     98600    121204     89568     58361     64330     44134     56906     51265     69266     37696     79695     69994     94718     62784 
average row accesses per activate:
dram[0]:  2.427835  2.341615  2.238298  2.349057  2.185965  2.536313  2.473029  2.331897  2.404389  2.539370  2.283286  2.192691  2.342592  2.487342  2.748299  2.406667 
dram[1]:  2.291892  3.010989  2.464912  2.427083  2.410138  2.493333  2.301158  2.121528  2.435374  2.509346  2.103704  2.161017  2.186869  2.409722  2.503067  2.040609 
dram[2]:  2.098901  2.530055  2.441314  2.310345  2.304762  2.254545  2.506608  2.283582  2.168224  2.219373  2.242165  2.389785  2.443787  2.714286  2.543624  2.651613 
dram[3]:  2.888889  2.526627  2.532164  2.629808  2.215790  2.395349  2.126437  2.359833  2.521739  2.152975  2.198052  2.188034  2.510949  2.353261  2.108434  2.484076 
dram[4]:  2.543478  2.270115  2.213389  2.339366  2.426667  2.465909  2.353384  2.420833  2.298461  2.245791  2.104278  2.309456  2.681319  2.329412  2.538922  2.788321 
dram[5]:  2.490683  2.309859  2.268775  2.627119  2.548913  2.187500  2.580247  2.140625  2.579545  2.390625  2.096257  2.161850  2.312849  2.448276  2.446429  2.275449 
average row locality = 50866/21667 = 2.347625
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       471       377       447       423       509       376       508       448       593       470       598       496       469       369       404       361 
dram[1]:       424       274       460       389       429       325       499       498       547       408       636       572       405       326       408       402 
dram[2]:       382       463       438       463       400       440       467       499       510       600       593       652       391       424       379       411 
dram[3]:       286       427       350       431       366       441       475       468       425       599       516       563       324       423       350       390 
dram[4]:       468       395       459       424       450       390       521       470       577       503       603       577       455       384       424       382 
dram[5]:       401       328       489       357       393       403       508       454       499       472       615       556       386       349       411       380 
total reads: 43150
bank skew: 652/274 = 2.38
chip skew: 7512/6834 = 1.10
number of total write accesses:
dram[0]:         0         0        79        75       114        78        88        93       174       175       208       164        37        24         0         0 
dram[1]:         0         0       102        77        94        49        97       113       169       129       216       193        28        21         0         0 
dram[2]:         0         0        82        73        84        56       102       113       186       179       194       237        22        13         0         0 
dram[3]:         0         0        83       116        55        74        80        96       155       161       161       205        20        10         0         0 
dram[4]:         0         0        70        93        96        44       105       111       170       164       184       229        33        12         0         0 
dram[5]:         0         0        85       108        76        52       119        94       182       140       169       192        28         6         0         0 
total reads: 7716
min_bank_accesses = 0!
chip skew: 1341/1216 = 1.10
average mf latency per bank:
dram[0]:       1527      1843      1437      1482      5549      7676      9388     10331      2071      2335      1914      2336      1756      2166      1888      2023
dram[1]:       1647      2497      1328      1608      6469     10326      9548      9267      2183      2833      1810      1997      1988      2426      1813      1857
dram[2]:       1757      1523      1447      1432      7117      7899      9849      9238      2282      2034      1944      1730      2075      4261      1958      1854
dram[3]:       2312      1621      1726      1354      8191      7652     10110     10112      2634      2112      2301      1979      2466      1948      2184      1870
dram[4]:       1522      1730      1475      1477      6369      9153      9012      9776      2101      2343      1985      1919      1848      2022      1813      1997
dram[5]:       1736      2143      1304      1588      7453      8719      9020     10277      2311      2644      2013      2123      2101      2297      1817      1890
maximum mf latency per bank:
dram[0]:        436       415       574       600       521       607       507       505       392       401       405       408       387       388       384       384
dram[1]:        407       387       682       551       647       563       533       455       403       389       406       396       403       380       402       397
dram[2]:        397       415       564       646       716       730       559       596       395       431       401       432       432       713       388       413
dram[3]:        392       415       716       653       599       662       435       452       393       402       384       385       397       400       388       413
dram[4]:        412       400       794       694       493       488       438       439       401       398       411       400       395       417       381       397
dram[5]:        395       389       551       473       533       497       451       493       393       406       405       406       403       381       410       411

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2051472 n_nop=2027740 n_act=3637 n_pre=3621 n_req=8628 n_rd=14638 n_write=1836 bw_util=0.01606
n_activity=195307 dram_eff=0.1687
bk0: 942a 2044412i bk1: 754a 2045846i bk2: 894a 2042751i bk3: 846a 2043485i bk4: 1018a 2040730i bk5: 752a 2044330i bk6: 1016a 2041899i bk7: 896a 2042556i bk8: 1186a 2038782i bk9: 940a 2040872i bk10: 1196a 2037608i bk11: 992a 2039600i bk12: 938a 2042923i bk13: 738a 2045296i bk14: 808a 2045733i bk15: 722a 2046078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0226472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2051472 n_nop=2028552 n_act=3579 n_pre=3563 n_req=8290 n_rd=14004 n_write=1774 bw_util=0.01538
n_activity=194155 dram_eff=0.1625
bk0: 848a 2044858i bk1: 548a 2047922i bk2: 920a 2042597i bk3: 778a 2044108i bk4: 858a 2043261i bk5: 650a 2045796i bk6: 998a 2041929i bk7: 996a 2041054i bk8: 1094a 2039628i bk9: 816a 2042732i bk10: 1272a 2036143i bk11: 1144a 2037578i bk12: 810a 2043689i bk13: 652a 2045758i bk14: 816a 2045291i bk15: 804a 2044609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0223527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2051472 n_nop=2027085 n_act=3764 n_pre=3748 n_req=8853 n_rd=15024 n_write=1851 bw_util=0.01645
n_activity=201298 dram_eff=0.1677
bk0: 764a 2045311i bk1: 926a 2044857i bk2: 876a 2043284i bk3: 926a 2042992i bk4: 800a 2043725i bk5: 880a 2043296i bk6: 934a 2042602i bk7: 998a 2041047i bk8: 1020a 2039096i bk9: 1200a 2037985i bk10: 1186a 2037388i bk11: 1304a 2036308i bk12: 782a 2044490i bk13: 848a 2044877i bk14: 758a 2045803i bk15: 822a 2045613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0236806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2051472 n_nop=2029260 n_act=3438 n_pre=3422 n_req=8050 n_rd=13668 n_write=1684 bw_util=0.01497
n_activity=187188 dram_eff=0.164
bk0: 572a 2047702i bk1: 854a 2045360i bk2: 700a 2044841i bk3: 862a 2043051i bk4: 732a 2044658i bk5: 882a 2043230i bk6: 950a 2041947i bk7: 936a 2042149i bk8: 850a 2042407i bk9: 1198a 2038312i bk10: 1032a 2039473i bk11: 1126a 2037520i bk12: 648a 2045768i bk13: 846a 2044410i bk14: 700a 2045497i bk15: 780a 2045640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0213266
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2051472 n_nop=2027242 n_act=3726 n_pre=3710 n_req=8793 n_rd=14964 n_write=1830 bw_util=0.01637
n_activity=200085 dram_eff=0.1679
bk0: 936a 2044696i bk1: 790a 2045472i bk2: 918a 2042806i bk3: 848a 2043141i bk4: 900a 2042773i bk5: 780a 2044729i bk6: 1042a 2041288i bk7: 940a 2041868i bk8: 1154a 2038936i bk9: 1006a 2039936i bk10: 1206a 2037213i bk11: 1154a 2037287i bk12: 910a 2043856i bk13: 768a 2044934i bk14: 848a 2045114i bk15: 764a 2046243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0233267
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2051472 n_nop=2028709 n_act=3523 n_pre=3507 n_req=8252 n_rd=14002 n_write=1731 bw_util=0.01534
n_activity=192947 dram_eff=0.1631
bk0: 802a 2045531i bk1: 656a 2046542i bk2: 978a 2042013i bk3: 714a 2044265i bk4: 786a 2044292i bk5: 806a 2043904i bk6: 1016a 2041886i bk7: 908a 2041981i bk8: 998a 2040623i bk9: 944a 2041299i bk10: 1230a 2037610i bk11: 1112a 2038013i bk12: 772a 2044362i bk13: 698a 2045785i bk14: 822a 2045170i bk15: 760a 2045492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0221446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85191, Miss = 3999, Miss_rate = 0.047, Pending_hits = 27, Reservation_fails = 227
L2_cache_bank[1]: Access = 85076, Miss = 3320, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 85037, Miss = 3808, Miss_rate = 0.045, Pending_hits = 52, Reservation_fails = 111
L2_cache_bank[3]: Access = 87481, Miss = 3194, Miss_rate = 0.037, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[4]: Access = 85246, Miss = 3560, Miss_rate = 0.042, Pending_hits = 34, Reservation_fails = 176
L2_cache_bank[5]: Access = 90339, Miss = 3952, Miss_rate = 0.044, Pending_hits = 26, Reservation_fails = 228
L2_cache_bank[6]: Access = 85437, Miss = 3092, Miss_rate = 0.036, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 87834, Miss = 3742, Miss_rate = 0.043, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 85750, Miss = 3957, Miss_rate = 0.046, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 87891, Miss = 3525, Miss_rate = 0.040, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[10]: Access = 86153, Miss = 3702, Miss_rate = 0.043, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 88392, Miss = 3299, Miss_rate = 0.037, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 1039827
L2_total_cache_misses = 43150
L2_total_cache_miss_rate = 0.0415
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 742
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 766469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38790
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229725
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4261289
icnt_total_pkts_simt_to_mem=1274543
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.457
	minimum = 6
	maximum = 401
Network latency average = 28.8065
	minimum = 6
	maximum = 306
Slowest packet = 2071713
Flit latency average = 33.2285
	minimum = 6
	maximum = 305
Slowest flit = 5523834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0703276
	minimum = 0.0452529 (at node 10)
	maximum = 0.279947 (at node 20)
Accepted packet rate average = 0.0703276
	minimum = 0.0452529 (at node 10)
	maximum = 0.279947 (at node 20)
Injected flit rate average = 0.112984
	minimum = 0.0791925 (at node 18)
	maximum = 0.301242 (at node 20)
Accepted flit rate average= 0.112984
	minimum = 0.0559006 (at node 10)
	maximum = 0.55457 (at node 20)
Injected packet length average = 1.60654
Accepted packet length average = 1.60654
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.61 (10 samples)
	minimum = 6 (10 samples)
	maximum = 168.8 (10 samples)
Network latency average = 17.2242 (10 samples)
	minimum = 6 (10 samples)
	maximum = 124.3 (10 samples)
Flit latency average = 17.987 (10 samples)
	minimum = 6 (10 samples)
	maximum = 122.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0426943 (10 samples)
	minimum = 0.0289824 (10 samples)
	maximum = 0.12664 (10 samples)
Accepted packet rate average = 0.0426943 (10 samples)
	minimum = 0.0289824 (10 samples)
	maximum = 0.12664 (10 samples)
Injected flit rate average = 0.084952 (10 samples)
	minimum = 0.0452228 (10 samples)
	maximum = 0.198267 (10 samples)
Accepted flit rate average = 0.084952 (10 samples)
	minimum = 0.0450358 (10 samples)
	maximum = 0.27985 (10 samples)
Injected packet size average = 1.98977 (10 samples)
Accepted packet size average = 1.98977 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 12 sec (612 sec)
gpgpu_simulation_rate = 18909 (inst/sec)
gpgpu_simulation_rate = 2539 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1554151)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1554151)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1554151)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1554151)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(3,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 1554651  inst.: 11804292 (ipc=463.0) sim_rate=19256 (inst/sec) elapsed = 0:0:10:13 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: cycles simulated: 1555651  inst.: 11820904 (ipc=165.4) sim_rate=19252 (inst/sec) elapsed = 0:0:10:14 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: cycles simulated: 1557151  inst.: 11827455 (ipc=84.9) sim_rate=19231 (inst/sec) elapsed = 0:0:10:15 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: cycles simulated: 1559151  inst.: 11834652 (ipc=52.4) sim_rate=19212 (inst/sec) elapsed = 0:0:10:16 / Tue Apr 16 16:55:49 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 1560651  inst.: 11840724 (ipc=41.2) sim_rate=19190 (inst/sec) elapsed = 0:0:10:17 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: cycles simulated: 1562651  inst.: 11848068 (ipc=32.4) sim_rate=19171 (inst/sec) elapsed = 0:0:10:18 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: cycles simulated: 1564651  inst.: 11855560 (ipc=26.9) sim_rate=19152 (inst/sec) elapsed = 0:0:10:19 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: cycles simulated: 1566151  inst.: 11861153 (ipc=24.0) sim_rate=19130 (inst/sec) elapsed = 0:0:10:20 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: cycles simulated: 1568151  inst.: 11868305 (ipc=21.1) sim_rate=19111 (inst/sec) elapsed = 0:0:10:21 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: cycles simulated: 1570151  inst.: 11875991 (ipc=18.9) sim_rate=19093 (inst/sec) elapsed = 0:0:10:22 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: cycles simulated: 1571651  inst.: 11881758 (ipc=17.7) sim_rate=19071 (inst/sec) elapsed = 0:0:10:23 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: cycles simulated: 1573651  inst.: 11889378 (ipc=16.2) sim_rate=19053 (inst/sec) elapsed = 0:0:10:24 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: cycles simulated: 1575651  inst.: 11896384 (ipc=15.1) sim_rate=19034 (inst/sec) elapsed = 0:0:10:25 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: cycles simulated: 1577151  inst.: 11902192 (ipc=14.3) sim_rate=19013 (inst/sec) elapsed = 0:0:10:26 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: cycles simulated: 1579151  inst.: 11910263 (ipc=13.5) sim_rate=18995 (inst/sec) elapsed = 0:0:10:27 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 1581151  inst.: 11918208 (ipc=12.8) sim_rate=18978 (inst/sec) elapsed = 0:0:10:28 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 1582651  inst.: 11923892 (ipc=12.3) sim_rate=18956 (inst/sec) elapsed = 0:0:10:29 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: cycles simulated: 1584651  inst.: 11932211 (ipc=11.8) sim_rate=18940 (inst/sec) elapsed = 0:0:10:30 / Tue Apr 16 16:56:03 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(12,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 1586651  inst.: 11941312 (ipc=11.3) sim_rate=18924 (inst/sec) elapsed = 0:0:10:31 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: cycles simulated: 1588151  inst.: 11948033 (ipc=11.0) sim_rate=18905 (inst/sec) elapsed = 0:0:10:32 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: cycles simulated: 1590151  inst.: 11957114 (ipc=10.7) sim_rate=18889 (inst/sec) elapsed = 0:0:10:33 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 1592151  inst.: 11966057 (ipc=10.3) sim_rate=18873 (inst/sec) elapsed = 0:0:10:34 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 1594151  inst.: 11974733 (ipc=10.0) sim_rate=18857 (inst/sec) elapsed = 0:0:10:35 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: cycles simulated: 1596151  inst.: 11983893 (ipc= 9.8) sim_rate=18842 (inst/sec) elapsed = 0:0:10:36 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: cycles simulated: 1598151  inst.: 11992444 (ipc= 9.5) sim_rate=18826 (inst/sec) elapsed = 0:0:10:37 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 1600151  inst.: 12001691 (ipc= 9.3) sim_rate=18811 (inst/sec) elapsed = 0:0:10:38 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: cycles simulated: 1602151  inst.: 12011053 (ipc= 9.1) sim_rate=18796 (inst/sec) elapsed = 0:0:10:39 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 1604151  inst.: 12019913 (ipc= 8.9) sim_rate=18781 (inst/sec) elapsed = 0:0:10:40 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: cycles simulated: 1606151  inst.: 12028161 (ipc= 8.8) sim_rate=18764 (inst/sec) elapsed = 0:0:10:41 / Tue Apr 16 16:56:14 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(24,0,0) tid=(264,0,0)
GPGPU-Sim uArch: cycles simulated: 1608151  inst.: 12037487 (ipc= 8.6) sim_rate=18749 (inst/sec) elapsed = 0:0:10:42 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 1610151  inst.: 12046269 (ipc= 8.5) sim_rate=18734 (inst/sec) elapsed = 0:0:10:43 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 1612151  inst.: 12054978 (ipc= 8.3) sim_rate=18718 (inst/sec) elapsed = 0:0:10:44 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 1614151  inst.: 12064460 (ipc= 8.2) sim_rate=18704 (inst/sec) elapsed = 0:0:10:45 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 1616651  inst.: 12076535 (ipc= 8.1) sim_rate=18694 (inst/sec) elapsed = 0:0:10:46 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 1618651  inst.: 12086341 (ipc= 8.0) sim_rate=18680 (inst/sec) elapsed = 0:0:10:47 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 1620651  inst.: 12096054 (ipc= 7.9) sim_rate=18666 (inst/sec) elapsed = 0:0:10:48 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: cycles simulated: 1622651  inst.: 12106467 (ipc= 7.8) sim_rate=18654 (inst/sec) elapsed = 0:0:10:49 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: cycles simulated: 1624651  inst.: 12116518 (ipc= 7.7) sim_rate=18640 (inst/sec) elapsed = 0:0:10:50 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 1626651  inst.: 12126330 (ipc= 7.6) sim_rate=18627 (inst/sec) elapsed = 0:0:10:51 / Tue Apr 16 16:56:24 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(34,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1629151  inst.: 12137857 (ipc= 7.5) sim_rate=18616 (inst/sec) elapsed = 0:0:10:52 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: cycles simulated: 1631151  inst.: 12146300 (ipc= 7.4) sim_rate=18600 (inst/sec) elapsed = 0:0:10:53 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: cycles simulated: 1633651  inst.: 12156853 (ipc= 7.3) sim_rate=18588 (inst/sec) elapsed = 0:0:10:54 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: cycles simulated: 1635651  inst.: 12165260 (ipc= 7.3) sim_rate=18572 (inst/sec) elapsed = 0:0:10:55 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 1638151  inst.: 12174959 (ipc= 7.2) sim_rate=18559 (inst/sec) elapsed = 0:0:10:56 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: cycles simulated: 1640151  inst.: 12183015 (ipc= 7.1) sim_rate=18543 (inst/sec) elapsed = 0:0:10:57 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 1642651  inst.: 12192776 (ipc= 7.0) sim_rate=18530 (inst/sec) elapsed = 0:0:10:58 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: cycles simulated: 1644651  inst.: 12200686 (ipc= 6.9) sim_rate=18513 (inst/sec) elapsed = 0:0:10:59 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: cycles simulated: 1647151  inst.: 12210263 (ipc= 6.9) sim_rate=18500 (inst/sec) elapsed = 0:0:11:00 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: cycles simulated: 1649651  inst.: 12220293 (ipc= 6.8) sim_rate=18487 (inst/sec) elapsed = 0:0:11:01 / Tue Apr 16 16:56:34 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(8,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 1652151  inst.: 12230318 (ipc= 6.7) sim_rate=18474 (inst/sec) elapsed = 0:0:11:02 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: cycles simulated: 1654651  inst.: 12241040 (ipc= 6.6) sim_rate=18463 (inst/sec) elapsed = 0:0:11:03 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: cycles simulated: 1656651  inst.: 12249324 (ipc= 6.6) sim_rate=18447 (inst/sec) elapsed = 0:0:11:04 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: cycles simulated: 1659151  inst.: 12260953 (ipc= 6.6) sim_rate=18437 (inst/sec) elapsed = 0:0:11:05 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 1662151  inst.: 12273840 (ipc= 6.5) sim_rate=18429 (inst/sec) elapsed = 0:0:11:06 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: cycles simulated: 1664651  inst.: 12285520 (ipc= 6.4) sim_rate=18419 (inst/sec) elapsed = 0:0:11:07 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: cycles simulated: 1667151  inst.: 12296341 (ipc= 6.4) sim_rate=18407 (inst/sec) elapsed = 0:0:11:08 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114622,1554151), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(114623,1554151)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (115323,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(115324,1554151)
GPGPU-Sim uArch: cycles simulated: 1669651  inst.: 12311913 (ipc= 6.4) sim_rate=18403 (inst/sec) elapsed = 0:0:11:09 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: cycles simulated: 1671651  inst.: 12324139 (ipc= 6.4) sim_rate=18394 (inst/sec) elapsed = 0:0:11:10 / Tue Apr 16 16:56:43 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(17,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (119384,1554151), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(119385,1554151)
GPGPU-Sim uArch: cycles simulated: 1674151  inst.: 12338194 (ipc= 6.4) sim_rate=18387 (inst/sec) elapsed = 0:0:11:11 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (121283,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(121284,1554151)
GPGPU-Sim uArch: cycles simulated: 1676151  inst.: 12351521 (ipc= 6.4) sim_rate=18380 (inst/sec) elapsed = 0:0:11:12 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: cycles simulated: 1678651  inst.: 12364069 (ipc= 6.4) sim_rate=18371 (inst/sec) elapsed = 0:0:11:13 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (124658,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(124659,1554151)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (125127,1554151), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(125128,1554151)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (125588,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(125589,1554151)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126077,1554151), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(126078,1554151)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (126397,1554151), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(126398,1554151)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (126493,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126493,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(126494,1554151)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(126494,1554151)
GPGPU-Sim uArch: cycles simulated: 1680651  inst.: 12386896 (ipc= 6.4) sim_rate=18378 (inst/sec) elapsed = 0:0:11:14 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (127627,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(127628,1554151)
GPGPU-Sim uArch: cycles simulated: 1682151  inst.: 12408171 (ipc= 6.5) sim_rate=18382 (inst/sec) elapsed = 0:0:11:15 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (129815,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(129816,1554151)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(25,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 1684151  inst.: 12423997 (ipc= 6.5) sim_rate=18378 (inst/sec) elapsed = 0:0:11:16 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: cycles simulated: 1686151  inst.: 12434092 (ipc= 6.5) sim_rate=18366 (inst/sec) elapsed = 0:0:11:17 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (133495,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(133496,1554151)
GPGPU-Sim uArch: cycles simulated: 1688151  inst.: 12444889 (ipc= 6.5) sim_rate=18355 (inst/sec) elapsed = 0:0:11:18 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (135567,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(135568,1554151)
GPGPU-Sim uArch: cycles simulated: 1690151  inst.: 12457636 (ipc= 6.5) sim_rate=18347 (inst/sec) elapsed = 0:0:11:19 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: cycles simulated: 1692151  inst.: 12467727 (ipc= 6.5) sim_rate=18334 (inst/sec) elapsed = 0:0:11:20 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 1694151  inst.: 12475616 (ipc= 6.4) sim_rate=18319 (inst/sec) elapsed = 0:0:11:21 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 1696651  inst.: 12485488 (ipc= 6.4) sim_rate=18307 (inst/sec) elapsed = 0:0:11:22 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 1698651  inst.: 12493519 (ipc= 6.4) sim_rate=18292 (inst/sec) elapsed = 0:0:11:23 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 1701151  inst.: 12503084 (ipc= 6.3) sim_rate=18279 (inst/sec) elapsed = 0:0:11:24 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 1703651  inst.: 12513146 (ipc= 6.3) sim_rate=18267 (inst/sec) elapsed = 0:0:11:25 / Tue Apr 16 16:56:58 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(19,0,0) tid=(352,0,0)
GPGPU-Sim uArch: cycles simulated: 1706151  inst.: 12524691 (ipc= 6.3) sim_rate=18257 (inst/sec) elapsed = 0:0:11:26 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 1708151  inst.: 12533315 (ipc= 6.2) sim_rate=18243 (inst/sec) elapsed = 0:0:11:27 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 1710651  inst.: 12545820 (ipc= 6.2) sim_rate=18235 (inst/sec) elapsed = 0:0:11:28 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: cycles simulated: 1713151  inst.: 12558642 (ipc= 6.2) sim_rate=18227 (inst/sec) elapsed = 0:0:11:29 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: cycles simulated: 1715651  inst.: 12573963 (ipc= 6.2) sim_rate=18223 (inst/sec) elapsed = 0:0:11:30 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: cycles simulated: 1718151  inst.: 12589098 (ipc= 6.2) sim_rate=18218 (inst/sec) elapsed = 0:0:11:31 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (164895,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(164896,1554151)
GPGPU-Sim uArch: cycles simulated: 1720151  inst.: 12604108 (ipc= 6.2) sim_rate=18214 (inst/sec) elapsed = 0:0:11:32 / Tue Apr 16 16:57:05 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(21,0,0) tid=(422,0,0)
GPGPU-Sim uArch: cycles simulated: 1722651  inst.: 12618401 (ipc= 6.2) sim_rate=18208 (inst/sec) elapsed = 0:0:11:33 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (169026,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(169027,1554151)
GPGPU-Sim uArch: cycles simulated: 1725151  inst.: 12634837 (ipc= 6.2) sim_rate=18205 (inst/sec) elapsed = 0:0:11:34 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (172332,1554151), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(172333,1554151)
GPGPU-Sim uArch: cycles simulated: 1727151  inst.: 12648733 (ipc= 6.2) sim_rate=18199 (inst/sec) elapsed = 0:0:11:35 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 1729651  inst.: 12660907 (ipc= 6.2) sim_rate=18190 (inst/sec) elapsed = 0:0:11:36 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (176268,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (176477,1554151), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1732151  inst.: 12671450 (ipc= 6.2) sim_rate=18179 (inst/sec) elapsed = 0:0:11:37 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (178756,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (179047,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (179188,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (180283,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (180310,1554151), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1734651  inst.: 12682935 (ipc= 6.2) sim_rate=18170 (inst/sec) elapsed = 0:0:11:38 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (180670,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (181965,1554151), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1737151  inst.: 12694698 (ipc= 6.1) sim_rate=18161 (inst/sec) elapsed = 0:0:11:39 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: cycles simulated: 1740151  inst.: 12707224 (ipc= 6.1) sim_rate=18153 (inst/sec) elapsed = 0:0:11:40 / Tue Apr 16 16:57:13 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(44,0,0) tid=(380,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (187767,1554151), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1742651  inst.: 12719282 (ipc= 6.1) sim_rate=18144 (inst/sec) elapsed = 0:0:11:41 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (190068,1554151), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1745151  inst.: 12731509 (ipc= 6.1) sim_rate=18136 (inst/sec) elapsed = 0:0:11:42 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 1748151  inst.: 12747940 (ipc= 6.1) sim_rate=18133 (inst/sec) elapsed = 0:0:11:43 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: cycles simulated: 1750651  inst.: 12760913 (ipc= 6.0) sim_rate=18126 (inst/sec) elapsed = 0:0:11:44 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (198855,1554151), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1753151  inst.: 12774028 (ipc= 6.0) sim_rate=18119 (inst/sec) elapsed = 0:0:11:45 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (199338,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (200810,1554151), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (201572,1554151), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (201638,1554151), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1756151  inst.: 12791744 (ipc= 6.0) sim_rate=18118 (inst/sec) elapsed = 0:0:11:46 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (204822,1554151), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1759151  inst.: 12805283 (ipc= 6.0) sim_rate=18112 (inst/sec) elapsed = 0:0:11:47 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (205689,1554151), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (205720,1554151), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(53,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 1761651  inst.: 12816580 (ipc= 6.0) sim_rate=18102 (inst/sec) elapsed = 0:0:11:48 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (208706,1554151), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (209081,1554151), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (210015,1554151), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1764651  inst.: 12831612 (ipc= 6.0) sim_rate=18098 (inst/sec) elapsed = 0:0:11:49 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (212261,1554151), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1767651  inst.: 12842848 (ipc= 5.9) sim_rate=18088 (inst/sec) elapsed = 0:0:11:50 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (215668,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (216700,1554151), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1771151  inst.: 12856215 (ipc= 5.9) sim_rate=18081 (inst/sec) elapsed = 0:0:11:51 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 1774151  inst.: 12867982 (ipc= 5.9) sim_rate=18073 (inst/sec) elapsed = 0:0:11:52 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (220153,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (220628,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (220773,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (221415,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (222231,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (222820,1554151), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (222908,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (223913,1554151), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1778151  inst.: 12879694 (ipc= 5.8) sim_rate=18064 (inst/sec) elapsed = 0:0:11:53 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (226419,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (228171,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1783151  inst.: 12890936 (ipc= 5.8) sim_rate=18054 (inst/sec) elapsed = 0:0:11:54 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (229234,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (229981,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (232671,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (234313,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1790151  inst.: 12902042 (ipc= 5.6) sim_rate=18044 (inst/sec) elapsed = 0:0:11:55 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (241590,1554151), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (242773,1554151), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (242942,1554151), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 1798651  inst.: 12911248 (ipc= 5.5) sim_rate=18032 (inst/sec) elapsed = 0:0:11:56 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (251127,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1807651  inst.: 12917729 (ipc= 5.3) sim_rate=18016 (inst/sec) elapsed = 0:0:11:57 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (258580,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (261421,1554151), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 261422
gpu_sim_insn = 1348629
gpu_ipc =       5.1588
gpu_tot_sim_cycle = 1815573
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =       7.1170
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 807
gpu_stall_icnt2sh    = 2492018
gpu_total_sim_rate=18021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764251
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 89602, Miss = 81870, Miss_rate = 0.914, Pending_hits = 4022, Reservation_fails = 1485810
	L1D_cache_core[1]: Access = 84422, Miss = 76940, Miss_rate = 0.911, Pending_hits = 3785, Reservation_fails = 1401378
	L1D_cache_core[2]: Access = 83414, Miss = 75956, Miss_rate = 0.911, Pending_hits = 3803, Reservation_fails = 1373945
	L1D_cache_core[3]: Access = 82407, Miss = 75256, Miss_rate = 0.913, Pending_hits = 3715, Reservation_fails = 1370838
	L1D_cache_core[4]: Access = 83463, Miss = 76258, Miss_rate = 0.914, Pending_hits = 3745, Reservation_fails = 1388145
	L1D_cache_core[5]: Access = 83323, Miss = 75832, Miss_rate = 0.910, Pending_hits = 3750, Reservation_fails = 1386213
	L1D_cache_core[6]: Access = 84785, Miss = 77334, Miss_rate = 0.912, Pending_hits = 3844, Reservation_fails = 1419367
	L1D_cache_core[7]: Access = 81696, Miss = 74630, Miss_rate = 0.914, Pending_hits = 3717, Reservation_fails = 1367024
	L1D_cache_core[8]: Access = 87194, Miss = 79544, Miss_rate = 0.912, Pending_hits = 3843, Reservation_fails = 1432377
	L1D_cache_core[9]: Access = 81675, Miss = 74762, Miss_rate = 0.915, Pending_hits = 3623, Reservation_fails = 1368855
	L1D_cache_core[10]: Access = 96229, Miss = 88216, Miss_rate = 0.917, Pending_hits = 4224, Reservation_fails = 1576989
	L1D_cache_core[11]: Access = 87564, Miss = 79538, Miss_rate = 0.908, Pending_hits = 4000, Reservation_fails = 1434381
	L1D_cache_core[12]: Access = 83117, Miss = 75559, Miss_rate = 0.909, Pending_hits = 3801, Reservation_fails = 1368661
	L1D_cache_core[13]: Access = 98116, Miss = 89585, Miss_rate = 0.913, Pending_hits = 4285, Reservation_fails = 1594048
	L1D_cache_core[14]: Access = 83919, Miss = 76263, Miss_rate = 0.909, Pending_hits = 3765, Reservation_fails = 1388288
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 1177543
	L1D_total_cache_miss_rate = 0.9122
	L1D_total_cache_pending_hits = 57922
	L1D_total_cache_reservation_fails = 21356319
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 944212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17348378
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 233331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4007941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2506, 2484, 2545, 2515, 2506, 2487, 2990, 2444, 2448, 2934, 2476, 2502, 2515, 2934, 2543, 2487, 2299, 2232, 2256, 2297, 2284, 2312, 2254, 2735, 1764, 1749, 1397, 1313, 1369, 1840, 1814, 1324, 1336, 1755, 1269, 1260, 1327, 1323, 1323, 1278, 1278, 1740, 1757, 1312, 1308, 1338, 1323, 1312, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 22330079
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 944212
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22326668
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36188477	W0_Idle:6204818	W0_Scoreboard:2554921	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7553696 {8:944212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128412832 {136:944212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 113 
maxdqlatency = 0 
maxmflatency = 794 
averagemflatency = 178 
max_icnt2mem_latency = 600 
max_icnt2sh_latency = 1794181 
mrq_lat_table:44841 	2852 	489 	2504 	8773 	405 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1112968 	66416 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	767719 	360639 	40349 	1563 	6872 	2607 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	211791 	391238 	308778 	32407 	13 	0 	0 	1 	6 	22 	360 	3230 	5478 	22162 	42310 	54783 	61226 	45870 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3605 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        16        42        43        32        32        30        29        47        24        22        32        13        21        14        13 
dram[1]:        18        19        57        47        31        31        27        29        46        39        32        40        11        25        17        13 
dram[2]:        16        16        48        38        31        29        27        26        38        50        26        30        23        24        18        18 
dram[3]:        19        16        50        55        34        29        19        19        44        42        43        34        15        22        15        15 
dram[4]:        17        17        40        43        33        28        29        27        30        54        38        49        23        25        16        17 
dram[5]:        17        18        49        58        33        28        30        29        42        32        28        48        26        25        13        18 
maximum service time to same row:
dram[0]:    104625    106718     96250    130639     80375    149478     31322     59309     97618     52079     62522     59116     83722    126026     93611     62503 
dram[1]:    139147    202368     45731    100438     87159     44944     71979     39891     67483     46753     63974     26803     46994    114317     94695     55572 
dram[2]:    157178    113148     86619    166940     75599     95818     71864     50981     41782     57559     40470     49995     59591     89089     78901     49229 
dram[3]:     98281    132839    100515     79118    100177     48956     50619     46421     66006     39581     66281     72664     77813     92510    105383     66357 
dram[4]:    123988    155248     86651     86233     70316     57760     60790     84121     74408     36650     38669    133227    110044     83961     55152     68991 
dram[5]:    121290    132742     98600    121204     89568     58361     64330     44134     56906     51265     69266     37696     79695     69994     94718     62784 
average row accesses per activate:
dram[0]:  2.337778  2.231156  2.142857  2.279352  2.184615  2.329114  2.485714  2.269896  2.355615  2.415873  2.214797  2.098931  2.270992  2.410628  2.598958  2.328205 
dram[1]:  2.305164  2.697675  2.327068  2.311404  2.356589  2.305825  2.279743  2.136364  2.312500  2.412639  2.046316  2.075650  2.172131  2.376344  2.489691  2.075949 
dram[2]:  2.149533  2.472222  2.357430  2.197842  2.275862  2.187726  2.447654  2.287097  2.122078  2.141148  2.161520  2.331002  2.417476  2.666667  2.432990  2.647059 
dram[3]:  2.769841  2.616580  2.364486  2.509960  2.205128  2.318352  2.054878  2.256757  2.300971  2.137592  2.128000  2.188264  2.392265  2.388393  2.139303  2.463917 
dram[4]:  2.430493  2.205742  2.173913  2.256917  2.352941  2.381395  2.395349  2.455197  2.231169  2.211864  2.026966  2.196682  2.666667  2.268518  2.517588  2.683908 
dram[5]:  2.402062  2.323529  2.227586  2.431035  2.423581  2.098039  2.450658  2.100000  2.482540  2.299685  2.042601  2.101449  2.356807  2.477528  2.341121  2.320197 
average row locality = 59940/26209 = 2.287001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       526       444       515       484       577       452       593       548       678       555       688       590       554       471       499       454 
dram[1]:       491       348       510       447       496       406       597       581       651       493       728       659       498       417       483       492 
dram[2]:       460       534       501       532       486       529       560       582       600       686       685       733       472       512       472       495 
dram[3]:       349       505       415       504       439       524       578       558       527       679       610       661       409       523       430       478 
dram[4]:       542       461       527       473       524       452       601       560       659       590       689       669       539       477       501       467 
dram[5]:       466       395       554       442       460       465       610       543       573       560       713       647       470       433       501       471 
total reads: 50987
bank skew: 733/348 = 2.11
chip skew: 8839/8189 = 1.08
number of total write accesses:
dram[0]:         0         0        85        79       133       100       103       108       203       206       240       195        41        28         0         0 
dram[1]:         0         0       109        80       112        69       112       124       200       156       244       219        32        25         0         0 
dram[2]:         0         0        86        79       108        77       118       127       217       209       225       267        26        16         0         0 
dram[3]:         0         0        91       126        77        95        96       110       184       191       188       234        24        12         0         0 
dram[4]:         0         0        73        98       116        60       120       125       200       193       213       258        37        13         0         0 
dram[5]:         0         0        92       122        95        70       135       108       209       169       198       223        32         8         0         0 
total reads: 8953
min_bank_accesses = 0!
chip skew: 1555/1428 = 1.09
average mf latency per bank:
dram[0]:       1554      1843      1506      1533      5313      6895      9254      9822      1948      2134      1809      2138      1702      2006      1797      1905
dram[1]:       1707      2371      1388      1663      6046      8996      9250      9240      2009      2514      1729      1874      1891      2185      1772      1826
dram[2]:       1778      1555      1502      1471      6386      7182      9546      9159      2099      1911      1823      1654      1954      3773      1852      1794
dram[3]:       2239      1684      1738      1429      7290      7012      9651      9822      2342      1963      2122      1857      2235      1835      2042      1794
dram[4]:       1566      1766      1528      1507      5929      8516      9008      9534      1966      2148      1850      1808      1762      1911      1754      1889
dram[5]:       1775      2115      1360      1622      6853      8162      8777      9991      2137      2396      1878      1956      1989      2117      1739      1826
maximum mf latency per bank:
dram[0]:        436       415       574       600       521       607       507       505       392       401       405       408       387       388       384       384
dram[1]:        407       387       682       551       647       563       533       455       403       389       406       396       403       380       402       397
dram[2]:        397       415       564       646       716       730       559       596       395       431       401       432       432       713       388       413
dram[3]:        392       415       716       653       599       662       435       452       393       402       384       385       397       400       388       413
dram[4]:        412       400       794       694       493       488       438       443       401       398       411       400       395       417       381       397
dram[5]:        395       389       551       473       533       497       451       493       393       406       405       406       403       381       410       411

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2396548 n_nop=2368210 n_act=4420 n_pre=4404 n_req=10149 n_rd=17256 n_write=2258 bw_util=0.01629
n_activity=234936 dram_eff=0.1661
bk0: 1052a 2388446i bk1: 888a 2389683i bk2: 1030a 2386356i bk3: 968a 2387366i bk4: 1154a 2384348i bk5: 904a 2387407i bk6: 1186a 2385367i bk7: 1096a 2385471i bk8: 1356a 2381649i bk9: 1110a 2383730i bk10: 1376a 2380249i bk11: 1180a 2382060i bk12: 1108a 2386313i bk13: 942a 2388561i bk14: 998a 2389209i bk15: 908a 2389570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0215351
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2396548 n_nop=2369134 n_act=4337 n_pre=4321 n_req=9779 n_rd=16594 n_write=2162 bw_util=0.01565
n_activity=233202 dram_eff=0.1609
bk0: 982a 2388926i bk1: 696a 2391751i bk2: 1020a 2386502i bk3: 894a 2388081i bk4: 992a 2386890i bk5: 812a 2389028i bk6: 1194a 2385074i bk7: 1162a 2384568i bk8: 1302a 2382069i bk9: 986a 2385748i bk10: 1456a 2378698i bk11: 1318a 2380224i bk12: 996a 2387083i bk13: 834a 2389270i bk14: 966a 2389186i bk15: 984a 2388288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0209731
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2396548 n_nop=2367567 n_act=4520 n_pre=4504 n_req=10394 n_rd=17678 n_write=2279 bw_util=0.01665
n_activity=239930 dram_eff=0.1664
bk0: 920a 2389272i bk1: 1068a 2388836i bk2: 1002a 2387141i bk3: 1064a 2386547i bk4: 972a 2386911i bk5: 1058a 2386235i bk6: 1120a 2385750i bk7: 1164a 2384315i bk8: 1200a 2381861i bk9: 1372a 2380663i bk10: 1370a 2379860i bk11: 1466a 2379088i bk12: 944a 2388187i bk13: 1024a 2388529i bk14: 944a 2389314i bk15: 990a 2389476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0223701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2396548 n_nop=2369660 n_act=4209 n_pre=4193 n_req=9617 n_rd=16378 n_write=2108 bw_util=0.01543
n_activity=227338 dram_eff=0.1626
bk0: 698a 2391818i bk1: 1010a 2389510i bk2: 830a 2388550i bk3: 1008a 2386701i bk4: 878a 2388135i bk5: 1048a 2386420i bk6: 1156a 2384806i bk7: 1116a 2385231i bk8: 1054a 2384767i bk9: 1358a 2381336i bk10: 1220a 2382111i bk11: 1322a 2380368i bk12: 818a 2389193i bk13: 1046a 2387936i bk14: 860a 2389287i bk15: 956a 2389357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0201131
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2396548 n_nop=2368004 n_act=4439 n_pre=4423 n_req=10237 n_rd=17462 n_write=2220 bw_util=0.01643
n_activity=237159 dram_eff=0.166
bk0: 1084a 2388479i bk1: 922a 2389396i bk2: 1054a 2386637i bk3: 946a 2387207i bk4: 1048a 2386141i bk5: 904a 2388275i bk6: 1202a 2384890i bk7: 1120a 2385228i bk8: 1318a 2381870i bk9: 1180a 2382811i bk10: 1378a 2379809i bk11: 1338a 2379846i bk12: 1078a 2387513i bk13: 954a 2388297i bk14: 1002a 2389010i bk15: 934a 2390020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.021977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2396548 n_nop=2369241 n_act=4284 n_pre=4268 n_req=9764 n_rd=16606 n_write=2149 bw_util=0.01565
n_activity=231289 dram_eff=0.1622
bk0: 932a 2389465i bk1: 790a 2390650i bk2: 1108a 2385861i bk3: 884a 2387551i bk4: 920a 2387695i bk5: 930a 2387348i bk6: 1220a 2384809i bk7: 1086a 2385158i bk8: 1146a 2383873i bk9: 1120a 2384148i bk10: 1426a 2380076i bk11: 1294a 2380580i bk12: 940a 2388040i bk13: 866a 2389557i bk14: 1002a 2388643i bk15: 942a 2389255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0208074

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96538, Miss = 4630, Miss_rate = 0.048, Pending_hits = 27, Reservation_fails = 227
L2_cache_bank[1]: Access = 96583, Miss = 3998, Miss_rate = 0.041, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 96531, Miss = 4454, Miss_rate = 0.046, Pending_hits = 52, Reservation_fails = 111
L2_cache_bank[3]: Access = 99449, Miss = 3843, Miss_rate = 0.039, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[4]: Access = 96948, Miss = 4236, Miss_rate = 0.044, Pending_hits = 34, Reservation_fails = 176
L2_cache_bank[5]: Access = 102246, Miss = 4603, Miss_rate = 0.045, Pending_hits = 26, Reservation_fails = 228
L2_cache_bank[6]: Access = 96958, Miss = 3757, Miss_rate = 0.039, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 100019, Miss = 4432, Miss_rate = 0.044, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 96932, Miss = 4582, Miss_rate = 0.047, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 99483, Miss = 4149, Miss_rate = 0.042, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[10]: Access = 97523, Miss = 4347, Miss_rate = 0.045, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 100555, Miss = 3956, Miss_rate = 0.039, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 1179765
L2_total_cache_misses = 50987
L2_total_cache_miss_rate = 0.0432
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 742
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 897580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46623
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.176
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4957003
icnt_total_pkts_simt_to_mem=1415475
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.4666
	minimum = 6
	maximum = 111
Network latency average = 14.9188
	minimum = 6
	maximum = 98
Slowest packet = 2172228
Flit latency average = 14.4505
	minimum = 6
	maximum = 94
Slowest flit = 5811948
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0396515
	minimum = 0.0334517 (at node 10)
	maximum = 0.0466105 (at node 22)
Accepted packet rate average = 0.0396515
	minimum = 0.0334517 (at node 10)
	maximum = 0.0466105 (at node 22)
Injected flit rate average = 0.118532
	minimum = 0.0336927 (at node 10)
	maximum = 0.231706 (at node 22)
Accepted flit rate average= 0.118532
	minimum = 0.0430798 (at node 23)
	maximum = 0.202986 (at node 1)
Injected packet length average = 2.98935
Accepted packet length average = 2.98935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7788 (11 samples)
	minimum = 6 (11 samples)
	maximum = 163.545 (11 samples)
Network latency average = 17.0146 (11 samples)
	minimum = 6 (11 samples)
	maximum = 121.909 (11 samples)
Flit latency average = 17.6655 (11 samples)
	minimum = 6 (11 samples)
	maximum = 119.818 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0424177 (11 samples)
	minimum = 0.0293887 (11 samples)
	maximum = 0.119365 (11 samples)
Accepted packet rate average = 0.0424177 (11 samples)
	minimum = 0.0293887 (11 samples)
	maximum = 0.119365 (11 samples)
Injected flit rate average = 0.0880047 (11 samples)
	minimum = 0.0441746 (11 samples)
	maximum = 0.201307 (11 samples)
Accepted flit rate average = 0.0880047 (11 samples)
	minimum = 0.044858 (11 samples)
	maximum = 0.272863 (11 samples)
Injected packet size average = 2.07472 (11 samples)
Accepted packet size average = 2.07472 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 57 sec (717 sec)
gpgpu_simulation_rate = 18021 (inst/sec)
gpgpu_simulation_rate = 2532 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1815573)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1815573)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1815573)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1815573)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(22,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(23,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(42,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 1816073  inst.: 13180118 (ipc=517.4) sim_rate=18331 (inst/sec) elapsed = 0:0:11:59 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (500,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(501,1815573)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (505,1815573), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(506,1815573)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (511,1815573), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(512,1815573)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (513,1815573), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(514,1815573)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (518,1815573), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(519,1815573)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (527,1815573), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(528,1815573)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (531,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (531,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(532,1815573)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(532,1815573)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (539,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(540,1815573)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (540,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(541,1815573)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (542,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(543,1815573)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (548,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(549,1815573)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (550,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(551,1815573)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (556,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(557,1815573)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (557,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(558,1815573)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (566,1815573), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(567,1815573)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (567,1815573), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(568,1815573)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (568,1815573), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(569,1815573)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (572,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (573,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (573,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (575,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (583,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (591,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (605,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (606,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (622,1815573), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(33,0,0) tid=(295,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (624,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (626,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (645,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (645,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (659,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (659,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (662,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (666,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (667,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (668,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (673,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (674,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (681,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (708,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (713,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (716,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (724,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (726,1815573), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (943,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (948,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (969,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (970,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (974,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (974,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (980,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (984,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (989,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (990,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1010,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1010,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1022,1815573), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1035,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1049,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1062,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1081,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1089,1815573), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1090
gpu_sim_insn = 450048
gpu_ipc =     412.8881
gpu_tot_sim_cycle = 1816663
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =       7.3605
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 807
gpu_stall_icnt2sh    = 2492119
gpu_total_sim_rate=18597

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773291
	L1I_total_cache_misses = 1959
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9374
L1D_cache:
	L1D_cache_core[0]: Access = 89650, Miss = 81882, Miss_rate = 0.913, Pending_hits = 4058, Reservation_fails = 1485810
	L1D_cache_core[1]: Access = 84502, Miss = 76960, Miss_rate = 0.911, Pending_hits = 3845, Reservation_fails = 1401378
	L1D_cache_core[2]: Access = 83462, Miss = 75968, Miss_rate = 0.910, Pending_hits = 3839, Reservation_fails = 1373945
	L1D_cache_core[3]: Access = 82471, Miss = 75272, Miss_rate = 0.913, Pending_hits = 3763, Reservation_fails = 1370838
	L1D_cache_core[4]: Access = 83527, Miss = 76274, Miss_rate = 0.913, Pending_hits = 3793, Reservation_fails = 1388145
	L1D_cache_core[5]: Access = 83403, Miss = 75852, Miss_rate = 0.909, Pending_hits = 3810, Reservation_fails = 1386213
	L1D_cache_core[6]: Access = 84849, Miss = 77350, Miss_rate = 0.912, Pending_hits = 3892, Reservation_fails = 1419367
	L1D_cache_core[7]: Access = 81760, Miss = 74646, Miss_rate = 0.913, Pending_hits = 3765, Reservation_fails = 1367024
	L1D_cache_core[8]: Access = 87274, Miss = 79564, Miss_rate = 0.912, Pending_hits = 3903, Reservation_fails = 1432377
	L1D_cache_core[9]: Access = 81739, Miss = 74778, Miss_rate = 0.915, Pending_hits = 3671, Reservation_fails = 1368855
	L1D_cache_core[10]: Access = 96309, Miss = 88236, Miss_rate = 0.916, Pending_hits = 4284, Reservation_fails = 1576989
	L1D_cache_core[11]: Access = 87628, Miss = 79554, Miss_rate = 0.908, Pending_hits = 4048, Reservation_fails = 1434381
	L1D_cache_core[12]: Access = 83181, Miss = 75575, Miss_rate = 0.909, Pending_hits = 3849, Reservation_fails = 1368661
	L1D_cache_core[13]: Access = 98180, Miss = 89601, Miss_rate = 0.913, Pending_hits = 4333, Reservation_fails = 1594048
	L1D_cache_core[14]: Access = 83991, Miss = 76281, Miss_rate = 0.908, Pending_hits = 3819, Reservation_fails = 1388288
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 1177793
	L1D_total_cache_miss_rate = 0.9117
	L1D_total_cache_pending_hits = 58672
	L1D_total_cache_reservation_fails = 21356319
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 944462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17348378
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 233331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4007941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1959
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2521, 2499, 2560, 2530, 2521, 2502, 3005, 2459, 2463, 2949, 2491, 2517, 2530, 2949, 2558, 2502, 2314, 2247, 2271, 2312, 2299, 2327, 2269, 2750, 1779, 1764, 1412, 1328, 1384, 1855, 1829, 1339, 1351, 1770, 1284, 1275, 1342, 1338, 1338, 1293, 1293, 1755, 1772, 1327, 1323, 1353, 1338, 1327, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 22330079
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 944462
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22326668
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36189011	W0_Idle:6205314	W0_Scoreboard:2567541	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7555696 {8:944462,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128446832 {136:944462,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 113 
maxdqlatency = 0 
maxmflatency = 794 
averagemflatency = 178 
max_icnt2mem_latency = 600 
max_icnt2sh_latency = 1794181 
mrq_lat_table:44939 	2864 	509 	2530 	8806 	429 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1113005 	66629 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	767961 	360647 	40349 	1563 	6872 	2607 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	211951 	391326 	308780 	32407 	13 	0 	0 	1 	6 	22 	360 	3230 	5478 	22162 	42310 	54783 	61226 	45870 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3607 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        16        42        43        32        32        30        29        47        24        22        32        13        21        14        13 
dram[1]:        18        19        57        47        31        31        27        29        46        39        32        40        11        25        17        13 
dram[2]:        16        16        48        38        31        29        27        26        38        50        26        30        23        24        18        18 
dram[3]:        19        16        50        55        34        29        19        19        44        42        43        34        15        22        15        15 
dram[4]:        17        17        40        43        33        28        29        27        30        54        38        49        23        25        16        17 
dram[5]:        17        18        49        58        33        28        30        29        42        32        28        48        26        25        13        18 
maximum service time to same row:
dram[0]:    104625    106718     96250    130639     80375    149478     31322     59309     97618     52079     62522     59116     83722    126026     93611     62503 
dram[1]:    139147    202368     45731    100438     87159     44944     71979     39891     67483     46753     63974     26803     46994    114317     94695     55572 
dram[2]:    157178    113148     86619    166940     75599     95818     71864     50981     41782     57559     40470     49995     59591     89089     78901     49229 
dram[3]:     98281    132839    100515     79118    100177     48956     50619     46421     66006     39581     66281     72664     77813     92510    105383     66357 
dram[4]:    123988    155248     86651     86233     70316     57760     60790     84121     74408     36650     38669    133227    110044     83961     55152     68991 
dram[5]:    121290    132742     98600    121204     89568     58361     64330     44134     56906     51265     69266     37696     79695     69994     94718     62784 
average row accesses per activate:
dram[0]:  2.337778  2.231156  2.142857  2.279352  2.220859  2.409283  2.485714  2.269896  2.355615  2.415873  2.214797  2.098931  2.270992  2.410628  2.598958  2.328205 
dram[1]:  2.305164  2.697675  2.327068  2.311404  2.416988  2.398058  2.279743  2.136364  2.312500  2.412639  2.046316  2.075650  2.172131  2.376344  2.489691  2.075949 
dram[2]:  2.149533  2.472222  2.357430  2.197842  2.356322  2.252707  2.447654  2.287097  2.122078  2.141148  2.161520  2.331002  2.417476  2.666667  2.432990  2.647059 
dram[3]:  2.769841  2.616580  2.364486  2.509960  2.286325  2.389513  2.054878  2.256757  2.300971  2.137592  2.128000  2.188264  2.392265  2.388393  2.139303  2.463917 
dram[4]:  2.430493  2.205742  2.173913  2.256917  2.419118  2.451163  2.395349  2.455197  2.231169  2.211864  2.026966  2.196682  2.666667  2.268518  2.517588  2.683908 
dram[5]:  2.402062  2.323529  2.227586  2.431035  2.497817  2.160784  2.450658  2.100000  2.482540  2.299685  2.042601  2.101449  2.356807  2.477528  2.341121  2.320197 
average row locality = 60153/26211 = 2.294952
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       526       444       515       484       591       471       593       548       678       555       688       590       554       471       499       454 
dram[1]:       491       348       510       447       514       425       597       581       651       493       728       659       498       417       483       492 
dram[2]:       460       534       501       532       507       547       560       582       600       686       685       733       472       512       472       495 
dram[3]:       349       505       415       504       458       543       578       558       527       679       610       661       409       523       430       478 
dram[4]:       542       461       527       473       542       467       601       560       659       590       689       669       539       477       501       467 
dram[5]:       466       395       554       442       477       481       610       543       573       560       713       647       470       433       501       471 
total reads: 51200
bank skew: 733/348 = 2.11
chip skew: 8878/8227 = 1.08
number of total write accesses:
dram[0]:         0         0        85        79       133       100       103       108       203       206       240       195        41        28         0         0 
dram[1]:         0         0       109        80       112        69       112       124       200       156       244       219        32        25         0         0 
dram[2]:         0         0        86        79       108        77       118       127       217       209       225       267        26        16         0         0 
dram[3]:         0         0        91       126        77        95        96       110       184       191       188       234        24        12         0         0 
dram[4]:         0         0        73        98       116        60       120       125       200       193       213       258        37        13         0         0 
dram[5]:         0         0        92       122        95        70       135       108       209       169       198       223        32         8         0         0 
total reads: 8953
min_bank_accesses = 0!
chip skew: 1555/1428 = 1.09
average mf latency per bank:
dram[0]:       1554      1843      1506      1533      5217      6676      9254      9822      1948      2134      1809      2138      1702      2006      1797      1905
dram[1]:       1707      2371      1388      1663      5880      8661      9250      9240      2009      2514      1729      1874      1891      2185      1772      1826
dram[2]:       1778      1555      1502      1471      6177      6984      9546      9159      2099      1911      1823      1654      1954      3773      1852      1794
dram[3]:       2239      1684      1738      1429      7042      6813      9651      9822      2342      1963      2122      1857      2235      1835      2042      1794
dram[4]:       1566      1766      1528      1507      5775      8283      9008      9534      1966      2148      1850      1808      1762      1911      1754      1889
dram[5]:       1775      2115      1360      1622      6659      7934      8777      9991      2137      2396      1878      1956      1989      2117      1739      1826
maximum mf latency per bank:
dram[0]:        436       415       574       600       521       607       507       505       392       401       405       408       387       388       384       384
dram[1]:        407       387       682       551       647       563       533       455       403       389       406       396       403       380       402       397
dram[2]:        397       415       564       646       716       730       559       596       395       431       401       432       432       713       388       413
dram[3]:        392       415       716       653       599       662       435       452       393       402       384       385       397       400       388       413
dram[4]:        412       400       794       694       493       488       438       443       401       398       411       400       395       417       381       397
dram[5]:        395       389       551       473       533       497       451       493       393       406       405       406       403       381       410       411

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2397986 n_nop=2369580 n_act=4421 n_pre=4405 n_req=10182 n_rd=17322 n_write=2258 bw_util=0.01633
n_activity=235184 dram_eff=0.1665
bk0: 1052a 2389884i bk1: 888a 2391121i bk2: 1030a 2387794i bk3: 968a 2388805i bk4: 1182a 2385682i bk5: 942a 2388673i bk6: 1186a 2386804i bk7: 1096a 2386909i bk8: 1356a 2383087i bk9: 1110a 2385168i bk10: 1376a 2381687i bk11: 1180a 2383498i bk12: 1108a 2387751i bk13: 942a 2389999i bk14: 998a 2390647i bk15: 908a 2391008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0216899
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2397986 n_nop=2370496 n_act=4338 n_pre=4322 n_req=9816 n_rd=16668 n_write=2162 bw_util=0.0157
n_activity=233500 dram_eff=0.1613
bk0: 982a 2390364i bk1: 696a 2393189i bk2: 1020a 2387941i bk3: 894a 2389520i bk4: 1028a 2388204i bk5: 850a 2390296i bk6: 1194a 2386511i bk7: 1162a 2386005i bk8: 1302a 2383507i bk9: 986a 2387186i bk10: 1456a 2380136i bk11: 1318a 2381662i bk12: 996a 2388521i bk13: 834a 2390708i bk14: 966a 2390624i bk15: 984a 2389726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0211774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2397986 n_nop=2368927 n_act=4520 n_pre=4504 n_req=10433 n_rd=17756 n_write=2279 bw_util=0.01671
n_activity=240230 dram_eff=0.1668
bk0: 920a 2390710i bk1: 1068a 2390274i bk2: 1002a 2388579i bk3: 1064a 2387985i bk4: 1014a 2388230i bk5: 1094a 2387494i bk6: 1120a 2387188i bk7: 1164a 2385753i bk8: 1200a 2383299i bk9: 1372a 2382101i bk10: 1370a 2381298i bk11: 1466a 2380526i bk12: 944a 2389625i bk13: 1024a 2389967i bk14: 944a 2390752i bk15: 990a 2390914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0225673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2397986 n_nop=2371022 n_act=4209 n_pre=4193 n_req=9655 n_rd=16454 n_write=2108 bw_util=0.01548
n_activity=227630 dram_eff=0.1631
bk0: 698a 2393256i bk1: 1010a 2390948i bk2: 830a 2389988i bk3: 1008a 2388139i bk4: 916a 2389467i bk5: 1086a 2387660i bk6: 1156a 2386244i bk7: 1116a 2386669i bk8: 1054a 2386205i bk9: 1358a 2382774i bk10: 1220a 2383549i bk11: 1322a 2381806i bk12: 818a 2390631i bk13: 1046a 2389374i bk14: 860a 2390725i bk15: 956a 2390795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0203913
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2397986 n_nop=2369376 n_act=4439 n_pre=4423 n_req=10270 n_rd=17528 n_write=2220 bw_util=0.01647
n_activity=237403 dram_eff=0.1664
bk0: 1084a 2389917i bk1: 922a 2390834i bk2: 1054a 2388075i bk3: 946a 2388645i bk4: 1084a 2387482i bk5: 934a 2389560i bk6: 1202a 2386328i bk7: 1120a 2386666i bk8: 1318a 2383308i bk9: 1180a 2384249i bk10: 1378a 2381247i bk11: 1338a 2381284i bk12: 1078a 2388951i bk13: 954a 2389735i bk14: 1002a 2390448i bk15: 934a 2391458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.022104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2397986 n_nop=2370613 n_act=4284 n_pre=4268 n_req=9797 n_rd=16672 n_write=2149 bw_util=0.0157
n_activity=231541 dram_eff=0.1626
bk0: 932a 2390903i bk1: 790a 2392088i bk2: 1108a 2387299i bk3: 884a 2388989i bk4: 954a 2389045i bk5: 962a 2388623i bk6: 1220a 2386247i bk7: 1086a 2386596i bk8: 1146a 2385311i bk9: 1120a 2385586i bk10: 1426a 2381514i bk11: 1294a 2382018i bk12: 940a 2389478i bk13: 866a 2390995i bk14: 1002a 2390081i bk15: 942a 2390693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0209584

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96558, Miss = 4644, Miss_rate = 0.048, Pending_hits = 27, Reservation_fails = 227
L2_cache_bank[1]: Access = 96605, Miss = 4017, Miss_rate = 0.042, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 96551, Miss = 4472, Miss_rate = 0.046, Pending_hits = 52, Reservation_fails = 111
L2_cache_bank[3]: Access = 99469, Miss = 3862, Miss_rate = 0.039, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[4]: Access = 96970, Miss = 4257, Miss_rate = 0.044, Pending_hits = 34, Reservation_fails = 176
L2_cache_bank[5]: Access = 102266, Miss = 4621, Miss_rate = 0.045, Pending_hits = 26, Reservation_fails = 228
L2_cache_bank[6]: Access = 96980, Miss = 3776, Miss_rate = 0.039, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 100039, Miss = 4451, Miss_rate = 0.044, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 96954, Miss = 4600, Miss_rate = 0.047, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 99503, Miss = 4164, Miss_rate = 0.042, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[10]: Access = 97545, Miss = 4364, Miss_rate = 0.045, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 100575, Miss = 3972, Miss_rate = 0.039, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 1180015
L2_total_cache_misses = 51200
L2_total_cache_miss_rate = 0.0434
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 742
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 897617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46836
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.176
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4958253
icnt_total_pkts_simt_to_mem=1415725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.562
	minimum = 6
	maximum = 45
Network latency average = 9.988
	minimum = 6
	maximum = 34
Slowest packet = 2359801
Flit latency average = 8.236
	minimum = 6
	maximum = 30
Slowest flit = 6373113
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0169895
	minimum = 0.0110092 (at node 0)
	maximum = 0.0201835 (at node 16)
Accepted packet rate average = 0.0169895
	minimum = 0.0110092 (at node 0)
	maximum = 0.0201835 (at node 16)
Injected flit rate average = 0.0509684
	minimum = 0.0110092 (at node 0)
	maximum = 0.100917 (at node 16)
Accepted flit rate average= 0.0509684
	minimum = 0.0183486 (at node 15)
	maximum = 0.0917431 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5941 (12 samples)
	minimum = 6 (12 samples)
	maximum = 153.667 (12 samples)
Network latency average = 16.429 (12 samples)
	minimum = 6 (12 samples)
	maximum = 114.583 (12 samples)
Flit latency average = 16.8797 (12 samples)
	minimum = 6 (12 samples)
	maximum = 112.333 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0402987 (12 samples)
	minimum = 0.0278571 (12 samples)
	maximum = 0.111099 (12 samples)
Accepted packet rate average = 0.0402987 (12 samples)
	minimum = 0.0278571 (12 samples)
	maximum = 0.111099 (12 samples)
Injected flit rate average = 0.0849183 (12 samples)
	minimum = 0.0414108 (12 samples)
	maximum = 0.192941 (12 samples)
Accepted flit rate average = 0.0849183 (12 samples)
	minimum = 0.0426489 (12 samples)
	maximum = 0.257769 (12 samples)
Injected packet size average = 2.10722 (12 samples)
Accepted packet size average = 2.10722 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 59 sec (719 sec)
gpgpu_simulation_rate = 18597 (inst/sec)
gpgpu_simulation_rate = 2526 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
