digraph SingleCycleRISCV {
"PC_Input" [shape=oval];
"ProgramCounter_To_InstructionMemory" [shape=oval];
"Control_Input" [shape=oval];
"ALU1" [shape=oval];
"ALU0" [shape=oval];
"Instruction" [shape=oval];
"Read_Register_1" [shape=oval];
"Read_Register_2" [shape=oval];
"WB_Data" [shape=oval];
"WB_RegisterWrite" [shape=oval];
"WB_WriteControl" [shape=oval];
"OperationCode" [shape=oval];
"Reg1_To_ALU" [shape=oval];
"Reg_Mux_Output" [shape=oval];
"Reg2_To_Mux" [shape=oval];
"ALUSrc" [shape=oval];
"ALU_Output" [shape=oval];
"MemtoReg" [shape=oval];
"Incrementer_Output" [shape=oval];
"Write_Register" [shape=oval];
"RegWrite" [shape=oval];
"MemRead" [shape=oval];
"MemWrite" [shape=oval];
"Branch" [shape=oval];
"Zero_out" [shape=oval];
"Write_Data" [shape=oval];
"Mem_Mux_Output" [shape=oval];
"PC" [shape=box];
"Incrementer" [shape=box];
"IM" [shape=box];
"Control" [shape=box];
"ALU_Control" [shape=box];
"Register" [shape=box];
"ALU" [shape=box];
"Reg_mux" [shape=box];
"Mem_mux" [shape=box];
"Inc_mux" [shape=box];
"WriteBuffer" [shape=box];
"SingleCycleRISCV_Simulator" [shape=box];
"PC_Input" -> "PC";
"ProgramCounter_To_InstructionMemory" -> "Incrementer";
"ProgramCounter_To_InstructionMemory" -> "IM";
"Control_Input" -> "Control";
"ALU1" -> "ALU_Control";
"ALU0" -> "ALU_Control";
"Instruction" -> "ALU_Control";
"Read_Register_1" -> "Register";
"Read_Register_2" -> "Register";
"WB_Data" -> "Register";
"WB_RegisterWrite" -> "Register";
"WB_WriteControl" -> "Register";
"OperationCode" -> "ALU";
"Reg1_To_ALU" -> "ALU";
"Reg_Mux_Output" -> "ALU";
"Reg2_To_Mux" -> "Reg_mux";
"ALUSrc" -> "Reg_mux";
"ALU_Output" -> "Mem_mux";
"MemtoReg" -> "Mem_mux";
"PC" -> "ProgramCounter_To_InstructionMemory";
"Incrementer" -> "Incrementer_Output";
"Inc_mux" -> "PC_Input";
"IM" -> "Read_Register_1";
"IM" -> "Read_Register_2";
"IM" -> "Write_Register";
"IM" -> "Control_Input";
"IM" -> "Instruction";
"Control" -> "ALUSrc";
"Control" -> "MemtoReg";
"Control" -> "RegWrite";
"Control" -> "MemRead";
"Control" -> "MemWrite";
"Control" -> "Branch";
"Control" -> "ALU1";
"Control" -> "ALU0";
"ALU_Control" -> "OperationCode";
"Register" -> "Reg1_To_ALU";
"Register" -> "Reg2_To_Mux";
"ALU" -> "ALU_Output";
"ALU" -> "Zero_out";
"Reg_mux" -> "Reg_Mux_Output";
"Mem_mux" -> "Write_Data";
"WriteBuffer" -> "WB_Data";
"WriteBuffer" -> "WB_RegisterWrite";
"WriteBuffer" -> "WB_WriteControl";
"ProgramCounter_To_InstructionMemory" -> "SingleCycleRISCV_Simulator" [style=dotted];
"PC_Input" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Incrementer_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Incrementer_Output" -> "Inc_mux" [style=dotted];
"Read_Register_1" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Read_Register_2" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Write_Register" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Write_Register" -> "WriteBuffer" [style=dotted];
"Write_Data" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Write_Data" -> "WriteBuffer" [style=dotted];
"RegWrite" -> "SingleCycleRISCV_Simulator" [style=dotted];
"RegWrite" -> "WriteBuffer" [style=dotted];
"Reg1_To_ALU" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Reg2_To_Mux" -> "SingleCycleRISCV_Simulator" [style=dotted];
"ALU_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mem_Mux_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Zero_out" -> "Inc_mux" [style=dotted];
"Branch" -> "Inc_mux" [style=dotted];
}
