
*** Running vivado
    with args -log start_memblock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source start_memblock.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source start_memblock.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 311.988 ; gain = 99.605
INFO: [Synth 8-638] synthesizing module 'start_memblock' [d:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_memblock/synth/start_memblock.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'start_memblock' (13#1) [d:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_memblock/synth/start_memblock.vhd:83]
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 497.777 ; gain = 285.395
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 497.777 ; gain = 285.395
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 564.605 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 564.605 ; gain = 352.223
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 564.605 ; gain = 352.223
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 564.605 ; gain = 352.223
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 564.605 ; gain = 352.223
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 564.605 ; gain = 352.223
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:02:57 . Memory (MB): peak = 596.020 ; gain = 383.637
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:02:58 . Memory (MB): peak = 608.250 ; gain = 395.867
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:02:58 . Memory (MB): peak = 617.395 ; gain = 405.012
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 617.395 ; gain = 405.012
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 617.395 ; gain = 405.012
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 617.395 ; gain = 405.012
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 617.395 ; gain = 405.012
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 617.395 ; gain = 405.012
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 617.395 ; gain = 405.012

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |    12|
|4     |LUT5     |     5|
|5     |LUT6     |    11|
|6     |RAMB36E1 |     1|
|7     |FDCE     |    33|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 617.395 ; gain = 405.012
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:01 . Memory (MB): peak = 633.527 ; gain = 415.547
