// Seed: 2737351896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd49
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire _id_1;
  id_14 :
  assert property (@(negedge 1 !=? id_12 - 1) id_14)
  else $unsigned(34);
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_8,
      id_3,
      id_13,
      id_14,
      id_7,
      id_14
  );
endmodule
