[{"DBLP title": "Deploying A Machine Learning Solution As A Surrogate.", "DBLP authors": ["Chuanhe Jay Shan", "Ahmed Wahba", "Li-C. Wang", "Nik Sumikawa"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000109", "OA papers": [{"PaperId": "https://openalex.org/W3007683907", "PaperTitle": "Deploying A Machine Learning Solution As A Surrogate", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 3.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Chuanhe Jay Shan", "Ahmed Wahba", "Li-C. Wang", "Nik Sumikawa"]}]}, {"DBLP title": "Testing of Neuromorphic Circuits: Structural vs Functional.", "DBLP authors": ["Anteneh Gebregiorgis", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000110", "OA papers": [{"PaperId": "https://openalex.org/W3008838787", "PaperTitle": "Testing of Neuromorphic Circuits: Structural vs Functional", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Anteneh Gebregiorgis", "Mehdi B. Tahoori"]}]}, {"DBLP title": "IEEE International Symposium on Hardware Oriented Security and Trust (HOST): Past, Present, and Future.", "DBLP authors": ["Domenic Forte", "Swarup Bhunia", "Ramesh Karri", "Jim Plusquellic", "Mark M. Tehranipoor"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000111", "OA papers": [{"PaperId": "https://openalex.org/W3007997359", "PaperTitle": "IEEE International Symposium on Hardware Oriented Security and Trust (HOST): Past, Present, and Future", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 3.0, "Electrical and Computer Engineering": 1.0, "University of New Mexico": 1.0}, "Authors": ["Domenic Forte", "Swarup Bhunia", "Ramesh Karri", "Jim Plusquellic", "Mark Tehranipoor"]}]}, {"DBLP title": "DARS: An EDA Framework for Reliability and Functional Safety Management of System-on-Chips.", "DBLP authors": ["Ahmed M. Y. Ibrahim", "Hans G. Kerkhoff"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000112", "OA papers": [{"PaperId": "https://openalex.org/W3007195464", "PaperTitle": "DARS: An EDA Framework for Reliability and Functional Safety Management of System-on-Chips", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Ahmed Ibrahim", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Breaking Analog Locking Techniques via Satisfiability Modulo Theories.", "DBLP authors": ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Amr Abuellil", "Edgar S\u00e1nchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000113", "OA papers": [{"PaperId": "https://openalex.org/W3006959628", "PaperTitle": "Breaking Analog Locking Techniques via Satisfiability Modulo Theories", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas A&M University": 6.0}, "Authors": ["Nithyashankari Gummidipoondi Jayasankaran", "A. Sanabria Borbon", "Amr Abuellil", "Edgar Sanchez-Sinencio", "J. F. Hu", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "Security Compliance Analysis of Reconfigurable Scan Networks.", "DBLP authors": ["Natalia Lylina", "Ahmed Atteya", "Pascal Raiola", "Matthias Sauer", "Bernd Becker", "Hans-Joachim Wunderlich"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000114", "OA papers": [{"PaperId": "https://openalex.org/W3008108142", "PaperTitle": "Security Compliance Analysis of Reconfigurable Scan Networks", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Stuttgart": 3.0, "University of Freiburg": 3.0}, "Authors": ["Natalia Lylina", "Ahmed Atteya", "Pascal Raiola", "Matthias Sauer", "Bernd Becker", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Optimized Physical DFT Synthesis of Unified Compression and LBIST for Automotive Applications.", "DBLP authors": ["Christos Papameletis", "Vivek Chickermane", "Brian Foutz", "Sarthak Singhal", "Krishna Chakravadhanula"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000115", "OA papers": [{"PaperId": "https://openalex.org/W3006802860", "PaperTitle": "Optimized Physical DFT Synthesis of Unified Compression and LBIST for Automotive Applications", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cadence Design Systems (United States)": 5.0}, "Authors": ["Christos Papameletis", "Vivek Chickermane", "B. E. Foutz", "Sarthak Singhal", "Krishna Chakravadhanula"]}]}, {"DBLP title": "Overall Strategy for Online Clock System Checking Supporting Heterogeneous Integration.", "DBLP authors": ["Wei Chu", "Shi-Yu Huang"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000116", "OA papers": [{"PaperId": "https://openalex.org/W3006909842", "PaperTitle": "Overall Strategy for Online Clock System Checking Supporting Heterogeneous Integration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Realtek (Taiwan)": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Wei Chu", "Shi-Yu Huang"]}]}, {"DBLP title": "Testing Computation-in-Memory Architectures Based on Emerging Memories.", "DBLP authors": ["Said Hamdioui", "Moritz Fieback", "Surya Nagarajan", "Mottaqiallah Taouil"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000117", "OA papers": [{"PaperId": "https://openalex.org/W3005157299", "PaperTitle": "Testing Computation-in-Memory Architectures Based on Emerging Memories", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["Said Hamdioui", "Moritz Fieback", "Surya Nagarajan", "Mottaqiallah Taouil"]}]}, {"DBLP title": "Recycled Analog and Mixed Signal Chip Detection at Zero Cost Using LDO Degradation.", "DBLP authors": ["Sreeja Chowdhury", "Fatemeh Ganji", "Troy Bryant", "Nima Maghari", "Domenic Forte"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000118", "OA papers": [{"PaperId": "https://openalex.org/W3007510053", "PaperTitle": "Recycled Analog and Mixed Signal Chip Detection at Zero Cost Using LDO Degradation", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Sreeja Chowdhury", "Fatemeh Ganji", "Troy Bryant", "Nima Maghari", "Domenic Forte"]}]}, {"DBLP title": "Methodology of Generating Timing-Slack-Based Cell-Aware Tests.", "DBLP authors": ["Yu-Teng Nien", "Kai-Chiang Wu", "Dong-Zhen Lee", "Ying-Yen Chen", "Po-Lin Chen", "Mason Chern", "Jih-Nung Lee", "Shu-Yi Kao", "Mango Chia-Tso Chao"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000119", "OA papers": [{"PaperId": "https://openalex.org/W3007373691", "PaperTitle": "Methodology of Generating Timing-Slack-Based Cell-Aware Tests", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "Realtek (Taiwan)": 5.0}, "Authors": ["Yu-Teng Nien", "Kai-Chiang Wu", "Dong-Zhen Lee", "Ying-Yen Chen", "Po-Lin Chen", "Mason Chern", "Jih-Nung Lee", "Shu-Yi Kao", "Mango C.-T. Chao"]}]}, {"DBLP title": "Built-in self-test and self-calibration for analog and mixed signal circuits.", "DBLP authors": ["Tao Chen", "Degang Chen"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000120", "OA papers": [{"PaperId": "https://openalex.org/W2966407044", "PaperTitle": "Built-in self-test and self-calibration for analog and mixed signal circuits", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Tao Chen", "Degang Chen"]}]}, {"DBLP title": "China Test Conference (CTC) - Extending the Global Test Forum to China.", "DBLP authors": ["Huawei Li", "Xiaowei Li", "Yinhe Han"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000121", "OA papers": [{"PaperId": "https://openalex.org/W3006835500", "PaperTitle": "China Test Conference (CTC) - Extending the Global Test Forum to China", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peng Cheng Laboratory": 1.0, "University of Chinese Academy of Sciences": 2.0}, "Authors": ["Huawei Li", "Xiaowei Li", "Yinhe Han"]}]}, {"DBLP title": "Applying Vstress and defect activation coverage to produce zero-defect mixed-signal automotive ICs.", "DBLP authors": ["Wim Dobbelaere", "Frederik Colle", "Anthony Coyette", "Ronny Vanhooren", "Nektar Xama", "Jhon Gomez", "Georges G. E. Gielen"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000123", "OA papers": [{"PaperId": "https://openalex.org/W2973197679", "PaperTitle": "Applying Vstress and defect activation coverage to produce zero-defect mixed-signal automotive ICs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ON Semiconductor (Belgium)": 4.0, "KU Leuven": 3.0}, "Authors": ["Wim Dobbelaere", "Frederik Colle", "Anthony Coyette", "Ronny Vanhooren", "Nektar Xama", "Jhon Gomez", "Georges Gielen"]}]}, {"DBLP title": "Iterative Test Generation for Gate-Exhaustive Faults to Cover the Sites of Undetectable Target Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000124", "OA papers": [{"PaperId": "https://openalex.org/W3007870148", "PaperTitle": "Iterative Test Generation for Gate-Exhaustive Faults to Cover the Sites of Undetectable Target Faults", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Efficiency Measurement Method for Fully Integrated Voltage Regulators used in 4th and 5th Generation Intel\u00ae Core\u2122 Microprocessors.", "DBLP authors": ["Gerhard Schrom", "Michael J. Hill", "Sarath Makala", "Ravi Sankar Vunnam", "Arun Krishnamoorthy", "Ryan Ferguson"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000125", "OA papers": [{"PaperId": "https://openalex.org/W3007651823", "PaperTitle": "Efficiency Measurement Method for Fully Integrated Voltage Regulators used in 4th and 5th Generation Intel\u00ae Core\u2122 Microprocessors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Gerhard Schrom", "Michael D. Hill", "Sarath Makala", "Ravi Sankar Vunnam", "Arun Krishnamoorthy", "Ryan Ferguson"]}]}, {"DBLP title": "Is Backside the New Backdoor in Modern SoCs?: Invited Paper.", "DBLP authors": ["Nidish Vashistha", "M. Tanjidur Rahman", "Olivia P. Paradis", "Navid Asadizanjani"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000127", "OA papers": [{"PaperId": "https://openalex.org/W3006913805", "PaperTitle": "Is Backside the New Backdoor in Modern SoCs?: Invited Paper", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Florida Institute for Cybersecurity (FICS) Research, University of Florida,Department of Electrical & Computer Engineering,Gainesville,FL,USA,32611": 4.0}, "Authors": ["Nidish Vashistha", "Md. Mustafizur Rahman", "Olivia P. Paradis", "Navid Asadizanjani"]}]}, {"DBLP title": "A Decentralized Scheduler for On-line Self-test Routines in Multi-core Automotive System-on-Chips.", "DBLP authors": ["Andrea Floridia", "Davide Piumatti", "Annachiara Ruospo", "Ernesto S\u00e1nchez", "Sergio de Luca", "Rosario Martorana"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000129", "OA papers": [{"PaperId": "https://openalex.org/W3006825919", "PaperTitle": "A Decentralized Scheduler for On-line Self-test Routines in Multi-core Automotive System-on-Chips", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0, "STMicroelectronics (Italy)": 2.0}, "Authors": ["Andrea Floridia", "D. Piumatti", "Annachiara Ruospo", "Ernesto Sanchez", "Sergio De Luca", "Rosario Martorana"]}]}, {"DBLP title": "Characterization of Locked Combinational Circuits via ATPG.", "DBLP authors": ["Danielle Duvalsaint", "Xiaoxiao Jin", "Benjamin Niewenhuis", "R. D. (Shawn) Blanton"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000130", "OA papers": [{"PaperId": "https://openalex.org/W3007804631", "PaperTitle": "Characterization of Locked Combinational Circuits via ATPG", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Danielle Duvalsaint", "Xiaoxiao Jin", "Benjamin Niewenhuis", "R.D. Blanton"]}]}, {"DBLP title": "Improving Test Chip Design Efficiency via Machine Learning.", "DBLP authors": ["Zeye Liu", "Qicheng Huang", "Chenlei Fang", "R. D. (Shawn) Blanton"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000131", "OA papers": [{"PaperId": "https://openalex.org/W3006728905", "PaperTitle": "Improving Test Chip Design Efficiency via Machine Learning", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Zeye Liu", "Qicheng Huang", "Chenlei Fang", "R.D. Blanton"]}]}, {"DBLP title": "Multi-cell characterization: Developing robust cells and abstraction for Rapid Single Flux Quantum (RSFQ) Logic.", "DBLP authors": ["Fangzhou Wang", "Sandeep K. Gupta"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000132", "OA papers": [{"PaperId": "https://openalex.org/W3007515335", "PaperTitle": "Multi-cell characterization: Developing robust cells and abstraction for Rapid Single Flux Quantum (RSFQ) Logic", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Fangzhou Wang", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Test Time and Area Optimized BrST Scheme for Automotive ICs.", "DBLP authors": ["Nilanjan Mukherjee", "Jerzy Tyszer", "Daniel Tille", "Mahendar Sapati", "Yingdi Liu", "Jeffrey Mayer", "Sylwester Milewski", "Elham K. Moghaddam", "Janusz Rajski", "Jedrzej Solecki"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000133", "OA papers": [{"PaperId": "https://openalex.org/W3007653016", "PaperTitle": "Test Time and Area Optimized BrST Scheme for Automotive ICs", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Siemens (United States)": 6.0, "Pozna\u0144 University of Technology": 2.0, "Infineon Technologies (Germany)": 2.0}, "Authors": ["Nilanjan Mukherjee", "Jerzy Tyszer", "Daniel Tille", "Mahendar Sapati", "Yingdi Liu", "Jeffrey Mayer", "Sylwester Milewski", "Elham Moghaddam", "Janusz Rajski", "Jedrzej Solecki"]}]}, {"DBLP title": "Device-Aware Test: A New Test Approach Towards DPPB Level.", "DBLP authors": ["Moritz Fieback", "Lizhou Wu", "Guilherme Cardoso Medeiros", "Hassen Aziza", "Siddharth Rao", "Erik Jan Marinissen", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000134", "OA papers": [{"PaperId": "https://openalex.org/W3007474556", "PaperTitle": "Device-Aware Test: A New Test Approach Towards DPPB Level", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Delft University of Technology": 3.0, "Aix-Marseille University": 0.5, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 0.5, "Imec": 2.0, "CognitiveIC,Van der Burghweg 1, Delft,The Netherlands,2628CS": 2.0}, "Authors": ["Moritz Fieback", "Lizhou Wu", "Guilherme Cardoso Medeiros", "Hassen Aziza", "Siddharth Rao", "Erik Jan Marinissen", "Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "IEEE Std. P1687.1: Translator and Protocol.", "DBLP authors": ["Erik Larsson", "Prathamesh Murali", "Gani Kumisbek"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000135", "OA papers": [{"PaperId": "https://openalex.org/W2989256953", "PaperTitle": "IEEE Std. P1687.1: Translator and Protocol", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Lund University": 3.0}, "Authors": ["Erik G. Larsson", "Prathamesh Murali", "Gani Kumisbek"]}]}, {"DBLP title": "Machine Learning-Based DFT Recommendation System for ATPG QOR.", "DBLP authors": ["Apik Zorian", "Basim Shanyour", "Milir Vaseekar"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000136", "OA papers": [{"PaperId": "https://openalex.org/W3008231869", "PaperTitle": "Machine Learning-Based DFT Recommendation System for ATPG QOR", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Design Group, Synopsys Inc., Mountain View, CA, USA": 2.0, "Southern Illinois University Carbondale": 1.0}, "Authors": ["Apik Zorian", "Basim Shanyour", "Milir Vaseekar"]}]}, {"DBLP title": "International Symposium on Design and Diagnostics of Electronic Circuits and Systems.", "DBLP authors": ["Zoran Stamenkovic", "Alberto Bosio", "Gy\u00f6rgy Cserey", "Ondrej Nov\u00e1k", "Witold A. Pleskacz", "Luk\u00e1s Sekanina", "Andreas Steininger", "Goran Stojanovic", "Viera Stopjakov\u00e1"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000137", "OA papers": [{"PaperId": "https://openalex.org/W3008391163", "PaperTitle": "International Symposium on Design and Diagnostics of Electronic Circuits and Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Innovations for High Performance Microelectronics": 1.0, "Institut des Nanotechnologies de Lyon": 0.5, "\u00c9cole Centrale de Lyon": 0.5, "P\u00e1zm\u00e1ny P\u00e9ter Catholic University": 1.0, "Technical University of Liberec": 1.0, "Warsaw University of Technology": 1.0, "Brno University of Technology": 1.0, "TU Wien": 1.0, "University of Novi Sad": 1.0, "Slovak University of Technology in Bratislava": 1.0}, "Authors": ["Zoran Stamenkovic", "Alberto Bosio", "Gy\u00f6rgy Cserey", "Ond\u0159ej Nov\u00e1k", "Witold A. Pleskacz", "Lukas Sekanina", "Andreas Steininger", "Goran Stojanovic", "Viera Stopjakova"]}]}, {"DBLP title": "A Jitter Injection Module for Production Test of 52-Gbps PAM4 Signal Interfaces.", "DBLP authors": ["Kiyotaka Ichiyama", "Takashi Kusaka", "Masahiro Ishida"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000138", "OA papers": [{"PaperId": "https://openalex.org/W3006907251", "PaperTitle": "A Jitter Injection Module for Production Test of 52-Gbps PAM4 Signal Interfaces", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Advantest (Japan)": 3.0}, "Authors": ["Kiyotaka Ichiyama", "Takashi Kusaka", "Masahiro Ishida"]}]}, {"DBLP title": "Structural Test and Functional Test for Digital Acoustofluidic Biochips.", "DBLP authors": ["Zhanwei Zhong", "Haodong Zhu", "Peiran Zhang", "Tony Jun Huang", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000140", "OA papers": [{"PaperId": "https://openalex.org/W3008246973", "PaperTitle": "Structural Test and Functional Test for Digital Acoustofluidic Biochips", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 5.0}, "Authors": ["Zhanwei Zhong", "Hao-Dong Zhu", "Peiran Zhang", "Tony Jun Huang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Efficient Analog Defect Simulation.", "DBLP authors": ["Stephen Sunter"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000141", "OA papers": [{"PaperId": "https://openalex.org/W3007644171", "PaperTitle": "Efficient Analog Defect Simulation", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Siemens (Canada)": 1.0}, "Authors": ["Stephen Sunter"]}]}, {"DBLP title": "A New Test Method for the Large Current Magnetic Sensors.", "DBLP authors": ["Toshiyuki Omuro", "Shigeo Nakamura Surname", "Takashi Kimura", "Kiyokawa Omuro"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000142", "OA papers": [{"PaperId": "https://openalex.org/W3006731190", "PaperTitle": "A New Test Method for the Large Current Magnetic Sensors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Stimulus and Handling Grpup, New Concept Product Initiative Advantest Corporation,Saitama,Japan": 2.0, "Advantest (Japan)": 1.0}, "Authors": ["Toshiyuki Omuro", "Shigeo Nakamura Surname", "Takashi Kimura"]}]}, {"DBLP title": "Variation-Aware Small Delay Fault Diagnosis on Compressed Test Responses.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Michael A. Kochte", "Xiaoqing Wen", "Hans-Joachim Wunderlich"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000143", "OA papers": [{"PaperId": "https://openalex.org/W3006835708", "PaperTitle": "Variation-Aware Small Delay Fault Diagnosis on Compressed Test Responses", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kyushu Institute of Technology": 3.0, "University of Stuttgart": 2.0}, "Authors": ["Stefan Holst", "Eric C. Schneider", "Michael A. Kochte", "Xiaoqing Wen", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR).", "DBLP authors": ["Szil\u00e1rd Enyedi", "Liviu Miclea"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000144", "OA papers": [{"PaperId": "https://openalex.org/W3008832281", "PaperTitle": "IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR)", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Cluj-Napoca": 2.0}, "Authors": ["Szilard Enyedi", "Liviu Miclea"]}]}, {"DBLP title": "FPGA Bitstream Security: A Day in the Life.", "DBLP authors": ["Adam Duncan", "Fahim Rahman", "Andrew Lukefahr", "Farimah Farahmandi", "Mark M. Tehranipoor"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000145", "OA papers": [{"PaperId": "https://openalex.org/W3008388281", "PaperTitle": "FPGA Bitstream Security: A Day in the Life", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indiana University Bloomington": 2.0, "University of Florida": 3.0}, "Authors": ["Adam R. Duncan", "Fahim Rahman", "Andrew Lukefahr", "Farimah Farahmandi", "Mark Tehranipoor"]}]}, {"DBLP title": "Fault-Tolerant Neuromorphic Computing Systems.", "DBLP authors": ["Arjun Chaudhuri", "Mengyun Liu", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000146", "OA papers": [{"PaperId": "https://openalex.org/W3007880417", "PaperTitle": "Fault-Tolerant Neuromorphic Computing Systems", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 3.0}, "Authors": ["Arjun Chaudhuri", "Mengyun Liu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Advanced Burn-In - An Optimized Product Stress and Test Flow for Automotive Microcontrollers.", "DBLP authors": ["Chen He"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000147", "OA papers": [{"PaperId": "https://openalex.org/W3007848906", "PaperTitle": "Advanced Burn-In - An Optimized Product Stress and Test Flow for Automotive Microcontrollers", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"NXP Semiconductor,Austin,Texas,USA": 1.0}, "Authors": ["Chen He"]}]}, {"DBLP title": "IEEE European Test Symposium (ETS).", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Said Hamdioui", "Artur Jutman", "Maria K. Michael", "Jaan Raik", "Matteo Sonza Reorda", "Mehdi Baradaran Tahoori", "Elena Ioana Vatajelu"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000148", "OA papers": [{"PaperId": "https://openalex.org/W3007999571", "PaperTitle": "IEEE European Test Symposium (ETS)", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens (Germany)": 1.0, "Delft University of Technology": 1.0, "Testonica Lab, Tallin University of Technology,Tallin,Estonia": 1.0, "University of Cyprus": 1.0, "East Tallinn Central Hospital": 1.0, "Polytechnic University of Turin": 1.0, "Karlsruhe Institute of Technology": 1.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Stephan Eggersgluss", "Said Hamdioui", "Artur Jutman", "Maria K. Michael", "Jaan Raik", "Matteo Sonza Reorda", "Mehdi B. Tahoori", "Elena I. Vatajelu"]}]}, {"DBLP title": "Safety Design of a Convolutional Neural Network Accelerator with Error Localization and Correction.", "DBLP authors": ["Zheng Xu", "Jacob Abraham"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000149", "OA papers": [{"PaperId": "https://openalex.org/W3006692106", "PaperTitle": "Safety Design of a Convolutional Neural Network Accelerator with Error Localization and Correction", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Zheng Xu", "Jacob A. Abraham"]}]}, {"DBLP title": "Resiliency of automotive object detection networks on GPU architectures.", "DBLP authors": ["Atieh Lotfi", "Saurabh Hukerikar", "Keshav Balasubramanian", "Paul Racunas", "Nirmal R. Saxena", "Richard Bramley", "Yanxiang Huang"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000150", "OA papers": [{"PaperId": "https://openalex.org/W3006951979", "PaperTitle": "Resiliency of automotive object detection networks on GPU architectures", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Nvidia (United Kingdom)": 7.0}, "Authors": ["Atieh Lotfi", "Saurabh Hukerikar", "Keshav Balasubramanian", "Paul Racunas", "Nirmal Saxena", "Richard Bramley", "Yanxiang Huang"]}]}, {"DBLP title": "Asian Test Symposium - Past, Present and Future -.", "DBLP authors": ["Michiko Inoue", "Xiaowei Li", "Cheng-Wen Wu"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000151", "OA papers": [{"PaperId": "https://openalex.org/W3008573772", "PaperTitle": "Asian Test Symposium - Past, Present and Future -", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nara Institute of Science and Technology": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "National Tsing Hua University": 1.0}, "Authors": ["Michiko Inoue", "Xiaowei Li", "Cheng-Wen Wu"]}]}, {"DBLP title": "Towards Complete Fault Coverage by Test Point Insertion using Optimization-SAT Techniques.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000152", "OA papers": [{"PaperId": "https://openalex.org/W2980614276", "PaperTitle": "Towards Complete Fault Coverage by Test Point Insertion using Optimization-SAT Techniques", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens (Germany)": 1.0}, "Authors": ["Stephan Eggersgluss"]}]}, {"DBLP title": "Characterization of Library Cells for Open-circuit Defect Exposure: A Systematic Methodology.", "DBLP authors": ["Sujay Pandey", "Sanya Gupta", "Madhu Sudhan L.", "Suriya Natarajan", "Arani Sinha", "Abhijit Chatterjee"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000154", "OA papers": [{"PaperId": "https://openalex.org/W3008582674", "PaperTitle": "Characterization of Library Cells for Open-circuit Defect Exposure: A Systematic Methodology", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 4.0, "Intel (United States)": 2.0}, "Authors": ["Sujay Pandey", "Sanya Gupta", "L Madhu Sudhan", "Suriya Natarajan", "Arani Sinha", "Abhijit Chatterjee"]}]}, {"DBLP title": "A Framework for Design of Self-Repairing Digital Systems.", "DBLP authors": ["Jingchi Yang", "David C. Keezer"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000155", "OA papers": [{"PaperId": "https://openalex.org/W3008099986", "PaperTitle": "A Framework for Design of Self-Repairing Digital Systems", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jingchi Yang", "David Keezer"]}]}, {"DBLP title": "Applications of Hierarchical Test.", "DBLP authors": ["Kelly Ockunzzi", "Richard Grupp", "Brion Keller", "Mark Taylor", "Sreekanth Pai", "Greeshma Jayakumar"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000156", "OA papers": [{"PaperId": "https://openalex.org/W3008534367", "PaperTitle": "Applications of Hierarchical Test", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"GlobalFoundries (United States)": 4.0, "GLOBALFOUNDRIES Engineering Pvt. Ltd, Bangalore, India": 2.0}, "Authors": ["Kelly Ockunzzi", "Richard Grupp", "Brion Keller", "Mark R. Taylor", "Sreekanth Pai", "Greeshma Jayakumar"]}]}, {"DBLP title": "The Challenges of Implementing an MBIST Interface: A Practical Application.", "DBLP authors": ["Teresa McLaurin", "Rob Knoth"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000157", "OA papers": [{"PaperId": "https://openalex.org/W3007104287", "PaperTitle": "The Challenges of Implementing an MBIST Interface: A Practical Application", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"American Rock Mechanics Association": 1.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Teresa McLaurin", "Rob Knoth"]}]}, {"DBLP title": "Memory FIT Rate Mitigation Technique for Automotive SoCs.", "DBLP authors": ["Gabriele Boschi", "Donato Luongo", "Duccio Lazzarotti", "Hanna Shaheen", "Hayk T. Grigoryan", "Gurgen Harutyunyan", "Samvel K. Shoukourian", "Yervant Zorian"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000158", "OA papers": [{"PaperId": "https://openalex.org/W3008780171", "PaperTitle": "Memory FIT Rate Mitigation Technique for Automotive SoCs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel Inc.,Pisa,Italy": 3.0, "Intel (Israel)": 1.0, "Synopsys Inc., Yerevan, Armenia": 3.0, "Synopsys (United States)": 1.0}, "Authors": ["Gabriele Boschi", "D. Luongo", "D. Lazzarotti", "Hanna Shaheen", "Hayk Grigoryan", "G. Harutyunyan", "Samvel Shoukourian", "Yervant Zorian"]}]}, {"DBLP title": "A Hybrid Space Compactor for Adaptive X-Handling.", "DBLP authors": ["Mohammad Urf Maaz", "Alexander Sprenger", "Sybille Hellebrand"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000159", "OA papers": [{"PaperId": "https://openalex.org/W2984310215", "PaperTitle": "A Hybrid Space Compactor for Adaptive X-Handling", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Mohammad Urf Maaz", "Alexander Sprenger", "Sybille Hellebrand"]}]}, {"DBLP title": "On Freedom from Interference in Mixed-Criticality Systems: A Causal Learning Approach.", "DBLP authors": ["Fei Su", "Prashant Goteti", "Min Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000160", "OA papers": [{"PaperId": "https://openalex.org/W3008801493", "PaperTitle": "On Freedom from Interference in Mixed-Criticality Systems: A Causal Learning Approach", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"INTEL Corporation#TAB#": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Fei Su", "Prashant Goteti", "Min Zhang"]}]}, {"DBLP title": "Compaction of a Functional Broadside Test Set through the Compaction of a Functional Test Sequence without Sequential Fault Simulation.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000161", "OA papers": [{"PaperId": "https://openalex.org/W3007941244", "PaperTitle": "Compaction of a Functional Broadside Test Set through the Compaction of a Functional Test Sequence without Sequential Fault Simulation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Machine Learning-Based Automatic Generation of eFuse Configuration in NAND Flash Chip.", "DBLP authors": ["Jisuk Kim", "Jinyub Lee", "Sungjoo Yoo"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000162", "OA papers": [{"PaperId": "https://openalex.org/W3007335796", "PaperTitle": "Machine Learning-Based Automatic Generation of eFuse Configuration in NAND Flash Chip", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Ji-Suk Kim", "Jin-Yub Lee", "Sungjoo Yoo"]}]}, {"DBLP title": "Effectively Using Machine Learning to Expedite System Level Test Failure Debug.", "DBLP authors": ["Luis D. Rojas", "Kevin Hess", "Christina Carter-Brown"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000163", "OA papers": [{"PaperId": "https://openalex.org/W3008351930", "PaperTitle": "Effectively Using Machine Learning to Expedite System Level Test Failure Debug", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel Corporation,Calle 129. La Ribera., Belen,Heredia,Costa Rica": 1.0, "Intel (United States)": 2.0}, "Authors": ["Luis D. Rojas", "Kevin Hess", "Christina Carter-Brown"]}]}, {"DBLP title": "Application of Cell-Aware Test on an Advanced 3nm CMOS Technology Library.", "DBLP authors": ["Zhan Gao", "Santosh Malagi", "Min-Chun Hu", "Joe Swenton", "Rogier Baert", "Jos Huisken", "Bilal Chehab", "Kees Goossens", "Erik Jan Marinissen"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000164", "OA papers": [{"PaperId": "https://openalex.org/W3007016697", "PaperTitle": "Application of Cell-Aware Test on an Advanced 3nm CMOS Technology Library", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Eindhoven University of Technology": 4.0, "Cadence Design Systems (United States)": 2.0, "National Tsing Hua University": 1.0, "Imec": 2.0}, "Authors": ["Zhan Gao", "Santosh Malagi", "Min-Chun Hu", "Joe Swenton", "Rogier Baert", "Jos Huisken", "Bilal Chehab", "Kees Goossen", "Erik Jan Marinissen"]}]}, {"DBLP title": "TestDNA: Novel Wafer Defect Signature for Diagnosis and Yield Learning.", "DBLP authors": ["Andrew Yi-Ann Huang", "Katherine Shu-Min Li", "Cheng-Yen Tsai", "Ken Chau-Cheung Cheng", "Sying-Jyan Wang", "Xu-Hao Jiang", "Leon Chou", "Chen-Shiun Lee"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000166", "OA papers": [{"PaperId": "https://openalex.org/W3007400697", "PaperTitle": "TestDNA: Novel Wafer Defect Signature for Diagnosis and Yield Learning", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP Semiconductors Taiwan Ltd.,Dept. of Wafer Testing,Kaohsiung,Taiwan": 5.0, "National Sun Yat-sen University": 3.0}, "Authors": ["Andrew T. Huang", "Katherine Shu-Min Li", "Cheng-Yen Tsai", "Ken Cheng", "Sying-Jyan Wang", "Xuhao Jiang", "Leon Chou", "Chen-Shiun Lee"]}]}, {"DBLP title": "Programmable Daisychaining of Microelectrodes for IP Protection in MEDA Biochips.", "DBLP authors": ["Tung-Che Liang", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000167", "OA papers": [{"PaperId": "https://openalex.org/W3008880067", "PaperTitle": "Programmable Daisychaining of Microelectrodes for IP Protection in MEDA Biochips", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0, "New York University": 1.0}, "Authors": ["Tung-Che Liang", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "17th IEEE East-West Design and Test Symposium.", "DBLP authors": ["Yervant Zorian", "Vladimir Hahanov", "Svetlana Chumachenko", "Eugenia Litvinova"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000168", "OA papers": [{"PaperId": "https://openalex.org/W3008400960", "PaperTitle": "17th IEEE East-West Design and Test Symposium", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 1.0, "Kharkiv National University of Radio Electronics": 3.0}, "Authors": ["Yervant Zorian", "Vladimir Hahanov", "Svetlana Chumachenko", "Eugenia Litvinova"]}]}, {"DBLP title": "VIPER: A Versatile and Intuitive Pattern GenERator for Early Design Space Exploration.", "DBLP authors": ["Gaurav Rajavendra Reddy", "Mohammad-Mahdi Bidmeshki", "Yiorgos Makris"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000169", "OA papers": [{"PaperId": "https://openalex.org/W3007628184", "PaperTitle": "VIPER: A Versatile and Intuitive Pattern GenERator for Early Design Space Exploration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Gaurav Rajavendra Reddy", "Mohammad-Mahdi Bidmeshki", "Yiorgos Makris"]}]}, {"DBLP title": "SoC Security Verification using Property Checking.", "DBLP authors": ["Nusrat Farzana", "Fahim Rahman", "Mark M. Tehranipoor", "Farimah Farahmandi"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000170", "OA papers": [{"PaperId": "https://openalex.org/W2989579477", "PaperTitle": "SoC Security Verification using Property Checking", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Nusrat Farzana", "Fahim Rahman", "Mark Tehranipoor", "Farimah Farahmandi"]}]}, {"DBLP title": "An Efficient Supervised Learning Method to Predict Power Supply Noise During At-speed Test.", "DBLP authors": ["Seyed Nima Mozaffari", "Bonita Bhaskaran", "Kaushik Narayanun", "Ayub Abdollahian", "Vinod Pagalone", "Shantanu Sarangi", "Jonathon E. Colburn"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000171", "OA papers": [{"PaperId": "https://openalex.org/W3008774611", "PaperTitle": "An Efficient Supervised Learning Method to Predict Power Supply Noise During At-speed Test", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nvidia (United States)": 7.0}, "Authors": ["Seyed Nima Mozaffari", "Bonita Bhaskaran", "Kaushik Narayanun", "Ayub Abdollahian", "Vinod Pagalone", "Shantanu Sarangi", "Jonathon E. Colburn"]}]}, {"DBLP title": "Knowledge Transfer in Board-Level Functional Fault Identification using Domain Adaptation.", "DBLP authors": ["Mengyun Liu", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000172", "OA papers": [{"PaperId": "https://openalex.org/W3008494238", "PaperTitle": "Knowledge Transfer in Board-Level Functional Fault Identification using Domain Adaptation", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 3.0, "Huawei Technologies (United States)": 1.0}, "Authors": ["Mengyun Liu", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "An Adaptive Approach to Minimize System Level Tests Targeting Low Voltage DVFS Failures.", "DBLP authors": ["Adit D. Singh"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000173", "OA papers": [{"PaperId": "https://openalex.org/W3007007025", "PaperTitle": "An Adaptive Approach to Minimize System Level Tests Targeting Low Voltage DVFS Failures", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Auburn University": 1.0}, "Authors": ["Adit D. Singh"]}]}, {"DBLP title": "High Quality Test Methodology for Highly Reliable Devices.", "DBLP authors": ["Hao Chen", "Mincent Lee", "Liang-Yen Chen", "Min-Jer Wang"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000174", "OA papers": [{"PaperId": "https://openalex.org/W3006979109", "PaperTitle": "High Quality Test Methodology for Highly Reliable Devices", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 4.0}, "Authors": ["Hao Chen", "Mincent Lee", "Liang-Yen Chen", "Min-Jer Wang"]}]}, {"DBLP title": "Reliability Modeling and Mitigation for Embedded Memories.", "DBLP authors": ["Innocent Okwudili Agbo", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000175", "OA papers": [{"PaperId": "https://openalex.org/W2811152459", "PaperTitle": "Reliability Modeling and Mitigation for Embedded Memories", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "Fault Recovery in Micro-Electrode-Dot-Array Digital Microfluidic Biochips Using an IJTAG NetworkBehaviors.", "DBLP authors": ["Zhanwei Zhong", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000176", "OA papers": [{"PaperId": "https://openalex.org/W3008852446", "PaperTitle": "Fault Recovery in Micro-Electrode-Dot-Array Digital Microfluidic Biochips Using an IJTAG NetworkBehaviors", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0}, "Authors": ["Zhanwei Zhong", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "International Test Conference in Asia (ITC-Asia) - Bridging ITC and Test Community in Asia.", "DBLP authors": ["Kuen-Jong Lee", "Shi-Yu Huang", "Huawei Li", "Tomoo Inoue", "Yervant Zorian"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000177", "OA papers": [{"PaperId": "https://openalex.org/W3007689782", "PaperTitle": "International Test Conference in Asia (ITC-Asia) - Bridging ITC and Test Community in Asia", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 1.0, "National Tsing Hua University": 1.0, "Chinese Academic of Science,China": 1.0, "Hiroshima City University": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Kuen-Jong Lee", "Shi-Yu Huang", "Huawei Li", "Tomoo Inoue", "Yervant Zorian"]}]}, {"DBLP title": "FAE: Autoencoder-Based Failure Binning of RTL Designs for Verification and Debugging.", "DBLP authors": ["Cheng-Hsien Shen", "Aaron C.-W. Liang", "Charles C.-H. Hsu", "Charles H.-P. Wen"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000178", "OA papers": [{"PaperId": "https://openalex.org/W3008941419", "PaperTitle": "FAE: Autoencoder-Based Failure Binning of RTL Designs for Verification and Debugging", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Cheng-Hsien Shen", "Aaron C.-W. Liang", "Charles Hsu", "Charles H.-P. Wen"]}]}, {"DBLP title": "Hardware Fault Tolerance for Binary RRAM Crossbars.", "DBLP authors": ["Arjun Chaudhuri", "Bonan Yan", "Yiran Chen", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000179", "OA papers": [{"PaperId": "https://openalex.org/W3007412543", "PaperTitle": "Hardware Fault Tolerance for Binary RRAM Crossbars", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 4.0}, "Authors": ["Arjun Chaudhuri", "Bonan Yan", "Yi Chen", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Time-Slicing Soft Error Resilience in Microprocessors for Reliable and Energy-Efficient Execution.", "DBLP authors": ["Yi He", "Yanjing Li"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000180", "OA papers": [{"PaperId": "https://openalex.org/W3008928377", "PaperTitle": "Time-Slicing Soft Error Resilience in Microprocessors for Reliable and Energy-Efficient Execution", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Chicago": 2.0}, "Authors": ["Yi He", "Yanjing Li"]}]}, {"DBLP title": "Simulation-based Equivalence Checking between IEEE 1687 ICL and RTL.", "DBLP authors": ["Aleksa Damljanovic", "Artur Jutman", "Michele Portolan", "Ernesto S\u00e1nchez", "Giovanni Squillero", "Anton Tsertov"], "year": 2019, "doi": "https://doi.org/10.1109/ITC44170.2019.9000181", "OA papers": [{"PaperId": "https://openalex.org/W4285780758", "PaperTitle": "Simulation-based Equivalence Checking between IEEE 1687 ICL and RTL", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Aleksa Damljanovic", "Artur Jutman", "Michele Portolan", "Ernesto Sanchez", "Giovanni Squillero", "Anton Tsertov"]}]}]