.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global effRotHammerFailDisp
effRotHammerFailDisp:
/* 801DECA0 001DBCA0  94 21 FE D0 */	stwu r1, -0x130(r1)
/* 801DECA4 001DBCA4  7C 08 02 A6 */	mflr r0
/* 801DECA8 001DBCA8  90 01 01 34 */	stw r0, 0x134(r1)
/* 801DECAC 001DBCAC  BF 41 01 18 */	stmw r26, 0x118(r1)
/* 801DECB0 001DBCB0  7C 9E 23 78 */	mr r30, r4
/* 801DECB4 001DBCB4  4B E3 04 9D */	bl camGetPtr
/* 801DECB8 001DBCB8  83 FE 00 0C */	lwz r31, 0xc(r30)
/* 801DECBC 001DBCBC  3C 80 80 30 */	lis r4, lbl_802FB558@ha
/* 801DECC0 001DBCC0  3C 00 43 30 */	lis r0, 0x4330
/* 801DECC4 001DBCC4  7C 7D 1B 78 */	mr r29, r3
/* 801DECC8 001DBCC8  C0 7F 00 30 */	lfs f3, 0x30(r31)
/* 801DECCC 001DBCCC  38 60 00 00 */	li r3, 0
/* 801DECD0 001DBCD0  C8 24 B5 58 */	lfd f1, lbl_802FB558@l(r4)
/* 801DECD4 001DBCD4  FC 00 18 1E */	fctiwz f0, f3
/* 801DECD8 001DBCD8  90 01 01 00 */	stw r0, 0x100(r1)
/* 801DECDC 001DBCDC  C0 42 E8 4C */	lfs f2, lbl_8041FBCC@sda21(r2)
/* 801DECE0 001DBCE0  D8 01 00 F8 */	stfd f0, 0xf8(r1)
/* 801DECE4 001DBCE4  83 61 00 FC */	lwz r27, 0xfc(r1)
/* 801DECE8 001DBCE8  6F 64 80 00 */	xoris r4, r27, 0x8000
/* 801DECEC 001DBCEC  20 1B 00 06 */	subfic r0, r27, 6
/* 801DECF0 001DBCF0  90 81 01 04 */	stw r4, 0x104(r1)
/* 801DECF4 001DBCF4  7C 00 00 34 */	cntlzw r0, r0
/* 801DECF8 001DBCF8  54 1C D9 7E */	srwi r28, r0, 5
/* 801DECFC 001DBCFC  C8 01 01 00 */	lfd f0, 0x100(r1)
/* 801DED00 001DBD00  EC 00 08 28 */	fsubs f0, f0, f1
/* 801DED04 001DBD04  EC 03 00 28 */	fsubs f0, f3, f0
/* 801DED08 001DBD08  EC 02 00 32 */	fmuls f0, f2, f0
/* 801DED0C 001DBD0C  FC 00 00 1E */	fctiwz f0, f0
/* 801DED10 001DBD10  D8 01 01 08 */	stfd f0, 0x108(r1)
/* 801DED14 001DBD14  83 41 01 0C */	lwz r26, 0x10c(r1)
/* 801DED18 001DBD18  48 0D 24 21 */	bl GXSetNumChans
/* 801DED1C 001DBD1C  38 60 00 02 */	li r3, 2
/* 801DED20 001DBD20  48 0D 05 61 */	bl GXSetNumTexGens
/* 801DED24 001DBD24  38 60 00 00 */	li r3, 0
/* 801DED28 001DBD28  38 80 00 01 */	li r4, 1
/* 801DED2C 001DBD2C  38 A0 00 04 */	li r5, 4
/* 801DED30 001DBD30  38 C0 00 1E */	li r6, 0x1e
/* 801DED34 001DBD34  38 E0 00 00 */	li r7, 0
/* 801DED38 001DBD38  39 00 00 7D */	li r8, 0x7d
/* 801DED3C 001DBD3C  48 0D 02 C5 */	bl GXSetTexCoordGen2
/* 801DED40 001DBD40  38 60 00 01 */	li r3, 1
/* 801DED44 001DBD44  38 80 00 01 */	li r4, 1
/* 801DED48 001DBD48  38 A0 00 04 */	li r5, 4
/* 801DED4C 001DBD4C  38 C0 00 21 */	li r6, 0x21
/* 801DED50 001DBD50  38 E0 00 00 */	li r7, 0
/* 801DED54 001DBD54  39 00 00 7D */	li r8, 0x7d
/* 801DED58 001DBD58  48 0D 02 A9 */	bl GXSetTexCoordGen2
/* 801DED5C 001DBD5C  38 81 00 14 */	addi r4, r1, 0x14
/* 801DED60 001DBD60  38 60 00 0D */	li r3, 0xd
/* 801DED64 001DBD64  4B FF 2A E1 */	bl effGetTexObjN64
/* 801DED68 001DBD68  38 61 00 14 */	addi r3, r1, 0x14
/* 801DED6C 001DBD6C  38 80 00 00 */	li r4, 0
/* 801DED70 001DBD70  48 0D 2D 0D */	bl GXLoadTexObj
/* 801DED74 001DBD74  38 61 00 14 */	addi r3, r1, 0x14
/* 801DED78 001DBD78  38 80 00 01 */	li r4, 1
/* 801DED7C 001DBD7C  48 0D 2D 01 */	bl GXLoadTexObj
/* 801DED80 001DBD80  38 60 00 03 */	li r3, 3
/* 801DED84 001DBD84  48 0D 44 45 */	bl GXSetNumTevStages
/* 801DED88 001DBD88  38 60 00 00 */	li r3, 0
/* 801DED8C 001DBD8C  38 80 00 00 */	li r4, 0
/* 801DED90 001DBD90  38 A0 00 00 */	li r5, 0
/* 801DED94 001DBD94  38 C0 00 FF */	li r6, 0xff
/* 801DED98 001DBD98  48 0D 42 95 */	bl GXSetTevOrder
/* 801DED9C 001DBD9C  38 60 00 00 */	li r3, 0
/* 801DEDA0 001DBDA0  38 80 00 00 */	li r4, 0
/* 801DEDA4 001DBDA4  38 A0 00 00 */	li r5, 0
/* 801DEDA8 001DBDA8  38 C0 00 00 */	li r6, 0
/* 801DEDAC 001DBDAC  38 E0 00 01 */	li r7, 1
/* 801DEDB0 001DBDB0  39 00 00 00 */	li r8, 0
/* 801DEDB4 001DBDB4  48 0D 3E 31 */	bl GXSetTevColorOp
/* 801DEDB8 001DBDB8  38 60 00 00 */	li r3, 0
/* 801DEDBC 001DBDBC  38 80 00 00 */	li r4, 0
/* 801DEDC0 001DBDC0  38 A0 00 00 */	li r5, 0
/* 801DEDC4 001DBDC4  38 C0 00 00 */	li r6, 0
/* 801DEDC8 001DBDC8  38 E0 00 01 */	li r7, 1
/* 801DEDCC 001DBDCC  39 00 00 00 */	li r8, 0
/* 801DEDD0 001DBDD0  48 0D 3E 7D */	bl GXSetTevAlphaOp
/* 801DEDD4 001DBDD4  38 60 00 00 */	li r3, 0
/* 801DEDD8 001DBDD8  38 80 00 0F */	li r4, 0xf
/* 801DEDDC 001DBDDC  38 A0 00 0F */	li r5, 0xf
/* 801DEDE0 001DBDE0  38 C0 00 0F */	li r6, 0xf
/* 801DEDE4 001DBDE4  38 E0 00 0F */	li r7, 0xf
/* 801DEDE8 001DBDE8  48 0D 3D 75 */	bl GXSetTevColorIn
/* 801DEDEC 001DBDEC  38 60 00 00 */	li r3, 0
/* 801DEDF0 001DBDF0  38 80 00 07 */	li r4, 7
/* 801DEDF4 001DBDF4  38 A0 00 07 */	li r5, 7
/* 801DEDF8 001DBDF8  38 C0 00 07 */	li r6, 7
/* 801DEDFC 001DBDFC  38 E0 00 04 */	li r7, 4
/* 801DEE00 001DBE00  48 0D 3D A1 */	bl GXSetTevAlphaIn
/* 801DEE04 001DBE04  38 60 00 01 */	li r3, 1
/* 801DEE08 001DBE08  38 80 00 01 */	li r4, 1
/* 801DEE0C 001DBE0C  38 A0 00 01 */	li r5, 1
/* 801DEE10 001DBE10  38 C0 00 FF */	li r6, 0xff
/* 801DEE14 001DBE14  48 0D 42 19 */	bl GXSetTevOrder
/* 801DEE18 001DBE18  38 60 00 01 */	li r3, 1
/* 801DEE1C 001DBE1C  38 80 00 00 */	li r4, 0
/* 801DEE20 001DBE20  38 A0 00 00 */	li r5, 0
/* 801DEE24 001DBE24  38 C0 00 00 */	li r6, 0
/* 801DEE28 001DBE28  38 E0 00 01 */	li r7, 1
/* 801DEE2C 001DBE2C  39 00 00 00 */	li r8, 0
/* 801DEE30 001DBE30  48 0D 3D B5 */	bl GXSetTevColorOp
/* 801DEE34 001DBE34  38 60 00 01 */	li r3, 1
/* 801DEE38 001DBE38  38 80 00 00 */	li r4, 0
/* 801DEE3C 001DBE3C  38 A0 00 00 */	li r5, 0
/* 801DEE40 001DBE40  38 C0 00 00 */	li r6, 0
/* 801DEE44 001DBE44  38 E0 00 01 */	li r7, 1
/* 801DEE48 001DBE48  39 00 00 00 */	li r8, 0
/* 801DEE4C 001DBE4C  48 0D 3E 01 */	bl GXSetTevAlphaOp
/* 801DEE50 001DBE50  38 60 00 01 */	li r3, 1
/* 801DEE54 001DBE54  38 80 00 0F */	li r4, 0xf
/* 801DEE58 001DBE58  38 A0 00 0F */	li r5, 0xf
/* 801DEE5C 001DBE5C  38 C0 00 0F */	li r6, 0xf
/* 801DEE60 001DBE60  38 E0 00 0F */	li r7, 0xf
/* 801DEE64 001DBE64  48 0D 3C F9 */	bl GXSetTevColorIn
/* 801DEE68 001DBE68  38 60 00 01 */	li r3, 1
/* 801DEE6C 001DBE6C  38 80 00 00 */	li r4, 0
/* 801DEE70 001DBE70  38 A0 00 04 */	li r5, 4
/* 801DEE74 001DBE74  38 C0 00 02 */	li r6, 2
/* 801DEE78 001DBE78  38 E0 00 07 */	li r7, 7
/* 801DEE7C 001DBE7C  48 0D 3D 25 */	bl GXSetTevAlphaIn
/* 801DEE80 001DBE80  38 60 00 02 */	li r3, 2
/* 801DEE84 001DBE84  38 80 00 FF */	li r4, 0xff
/* 801DEE88 001DBE88  38 A0 00 FF */	li r5, 0xff
/* 801DEE8C 001DBE8C  38 C0 00 FF */	li r6, 0xff
/* 801DEE90 001DBE90  48 0D 41 9D */	bl GXSetTevOrder
/* 801DEE94 001DBE94  38 60 00 02 */	li r3, 2
/* 801DEE98 001DBE98  38 80 00 00 */	li r4, 0
/* 801DEE9C 001DBE9C  38 A0 00 00 */	li r5, 0
/* 801DEEA0 001DBEA0  38 C0 00 00 */	li r6, 0
/* 801DEEA4 001DBEA4  38 E0 00 01 */	li r7, 1
/* 801DEEA8 001DBEA8  39 00 00 00 */	li r8, 0
/* 801DEEAC 001DBEAC  48 0D 3D 39 */	bl GXSetTevColorOp
/* 801DEEB0 001DBEB0  38 60 00 02 */	li r3, 2
/* 801DEEB4 001DBEB4  38 80 00 00 */	li r4, 0
/* 801DEEB8 001DBEB8  38 A0 00 00 */	li r5, 0
/* 801DEEBC 001DBEBC  38 C0 00 00 */	li r6, 0
/* 801DEEC0 001DBEC0  38 E0 00 01 */	li r7, 1
/* 801DEEC4 001DBEC4  39 00 00 00 */	li r8, 0
/* 801DEEC8 001DBEC8  48 0D 3D 85 */	bl GXSetTevAlphaOp
/* 801DEECC 001DBECC  38 60 00 02 */	li r3, 2
/* 801DEED0 001DBED0  38 80 00 0F */	li r4, 0xf
/* 801DEED4 001DBED4  38 A0 00 0F */	li r5, 0xf
/* 801DEED8 001DBED8  38 C0 00 0F */	li r6, 0xf
/* 801DEEDC 001DBEDC  38 E0 00 02 */	li r7, 2
/* 801DEEE0 001DBEE0  48 0D 3C 7D */	bl GXSetTevColorIn
/* 801DEEE4 001DBEE4  38 60 00 02 */	li r3, 2
/* 801DEEE8 001DBEE8  38 80 00 07 */	li r4, 7
/* 801DEEEC 001DBEEC  38 A0 00 00 */	li r5, 0
/* 801DEEF0 001DBEF0  38 C0 00 01 */	li r6, 1
/* 801DEEF4 001DBEF4  38 E0 00 07 */	li r7, 7
/* 801DEEF8 001DBEF8  48 0D 3C A9 */	bl GXSetTevAlphaIn
/* 801DEEFC 001DBEFC  38 60 00 00 */	li r3, 0
/* 801DEF00 001DBF00  48 0D 0F 89 */	bl GXSetCullMode
/* 801DEF04 001DBF04  3C 60 80 3A */	lis r3, lbl_803A5120@ha
/* 801DEF08 001DBF08  38 63 51 20 */	addi r3, r3, lbl_803A5120@l
/* 801DEF0C 001DBF0C  4B FF 27 A5 */	bl effSetVtxDescN64
/* 801DEF10 001DBF10  C0 3F 00 04 */	lfs f1, 4(r31)
/* 801DEF14 001DBF14  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DEF18 001DBF18  C0 5F 00 08 */	lfs f2, 8(r31)
/* 801DEF1C 001DBF1C  C0 7F 00 0C */	lfs f3, 0xc(r31)
/* 801DEF20 001DBF20  48 0B 95 0D */	bl PSMTXTrans
/* 801DEF24 001DBF24  38 60 00 04 */	li r3, 4
/* 801DEF28 001DBF28  4B E3 02 29 */	bl camGetPtr
/* 801DEF2C 001DBF2C  C0 23 01 14 */	lfs f1, 0x114(r3)
/* 801DEF30 001DBF30  38 61 00 64 */	addi r3, r1, 0x64
/* 801DEF34 001DBF34  C0 02 E8 50 */	lfs f0, lbl_8041FBD0@sda21(r2)
/* 801DEF38 001DBF38  38 80 00 79 */	li r4, 0x79
/* 801DEF3C 001DBF3C  FC 20 08 50 */	fneg f1, f1
/* 801DEF40 001DBF40  EC 20 00 72 */	fmuls f1, f0, f1
/* 801DEF44 001DBF44  48 0B 92 A9 */	bl PSMTXRotRad
/* 801DEF48 001DBF48  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DEF4C 001DBF4C  38 81 00 64 */	addi r4, r1, 0x64
/* 801DEF50 001DBF50  7C 65 1B 78 */	mr r5, r3
/* 801DEF54 001DBF54  48 0B 90 0D */	bl PSMTXConcat
/* 801DEF58 001DBF58  38 7D 01 1C */	addi r3, r29, 0x11c
/* 801DEF5C 001DBF5C  38 81 00 C4 */	addi r4, r1, 0xc4
/* 801DEF60 001DBF60  38 A1 00 34 */	addi r5, r1, 0x34
/* 801DEF64 001DBF64  48 0B 8F FD */	bl PSMTXConcat
/* 801DEF68 001DBF68  80 02 E8 48 */	lwz r0, lbl_8041FBC8@sda21(r2)
/* 801DEF6C 001DBF6C  38 81 00 10 */	addi r4, r1, 0x10
/* 801DEF70 001DBF70  38 60 00 01 */	li r3, 1
/* 801DEF74 001DBF74  90 01 00 10 */	stw r0, 0x10(r1)
/* 801DEF78 001DBF78  48 0D 3D 3D */	bl GXSetTevColor
/* 801DEF7C 001DBF7C  80 02 1E D0 */	lwz r0, lbl_80423250@sda21(r2)
/* 801DEF80 001DBF80  38 81 00 0C */	addi r4, r1, 0xc
/* 801DEF84 001DBF84  38 60 00 02 */	li r3, 2
/* 801DEF88 001DBF88  90 01 00 08 */	stw r0, 8(r1)
/* 801DEF8C 001DBF8C  9B 41 00 0B */	stb r26, 0xb(r1)
/* 801DEF90 001DBF90  80 01 00 08 */	lwz r0, 8(r1)
/* 801DEF94 001DBF94  90 01 00 0C */	stw r0, 0xc(r1)
/* 801DEF98 001DBF98  48 0D 3D 1D */	bl GXSetTevColor
/* 801DEF9C 001DBF9C  C0 22 E8 54 */	lfs f1, lbl_8041FBD4@sda21(r2)
/* 801DEFA0 001DBFA0  57 7B 28 34 */	slwi r27, r27, 5
/* 801DEFA4 001DBFA4  C0 42 E8 58 */	lfs f2, lbl_8041FBD8@sda21(r2)
/* 801DEFA8 001DBFA8  38 61 00 94 */	addi r3, r1, 0x94
/* 801DEFAC 001DBFAC  C0 62 E8 5C */	lfs f3, lbl_8041FBDC@sda21(r2)
/* 801DEFB0 001DBFB0  48 0B 94 FD */	bl PSMTXScale
/* 801DEFB4 001DBFB4  6F 63 80 00 */	xoris r3, r27, 0x8000
/* 801DEFB8 001DBFB8  3C 00 43 30 */	lis r0, 0x4330
/* 801DEFBC 001DBFBC  90 61 01 14 */	stw r3, 0x114(r1)
/* 801DEFC0 001DBFC0  3C 80 80 30 */	lis r4, lbl_802FB558@ha
/* 801DEFC4 001DBFC4  C0 42 E8 5C */	lfs f2, lbl_8041FBDC@sda21(r2)
/* 801DEFC8 001DBFC8  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DEFCC 001DBFCC  90 01 01 10 */	stw r0, 0x110(r1)
/* 801DEFD0 001DBFD0  C8 24 B5 58 */	lfd f1, lbl_802FB558@l(r4)
/* 801DEFD4 001DBFD4  FC 60 10 90 */	fmr f3, f2
/* 801DEFD8 001DBFD8  C8 01 01 10 */	lfd f0, 0x110(r1)
/* 801DEFDC 001DBFDC  EC 20 08 28 */	fsubs f1, f0, f1
/* 801DEFE0 001DBFE0  48 0B 94 4D */	bl PSMTXTrans
/* 801DEFE4 001DBFE4  38 81 00 C4 */	addi r4, r1, 0xc4
/* 801DEFE8 001DBFE8  38 61 00 94 */	addi r3, r1, 0x94
/* 801DEFEC 001DBFEC  7C 85 23 78 */	mr r5, r4
/* 801DEFF0 001DBFF0  48 0B 8F 71 */	bl PSMTXConcat
/* 801DEFF4 001DBFF4  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DEFF8 001DBFF8  38 80 00 1E */	li r4, 0x1e
/* 801DEFFC 001DBFFC  38 A0 00 01 */	li r5, 1
/* 801DF000 001DC000  48 0D 55 CD */	bl GXLoadTexMtxImm
/* 801DF004 001DC004  2C 1C 00 00 */	cmpwi r28, 0
/* 801DF008 001DC008  41 82 00 70 */	beq .L_801DF078
/* 801DF00C 001DC00C  C0 22 E8 54 */	lfs f1, lbl_8041FBD4@sda21(r2)
/* 801DF010 001DC010  38 61 00 94 */	addi r3, r1, 0x94
/* 801DF014 001DC014  C0 42 E8 58 */	lfs f2, lbl_8041FBD8@sda21(r2)
/* 801DF018 001DC018  C0 62 E8 5C */	lfs f3, lbl_8041FBDC@sda21(r2)
/* 801DF01C 001DC01C  48 0B 94 91 */	bl PSMTXScale
/* 801DF020 001DC020  38 7B 00 20 */	addi r3, r27, 0x20
/* 801DF024 001DC024  3C 00 43 30 */	lis r0, 0x4330
/* 801DF028 001DC028  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 801DF02C 001DC02C  3C 80 80 30 */	lis r4, lbl_802FB558@ha
/* 801DF030 001DC030  90 61 01 14 */	stw r3, 0x114(r1)
/* 801DF034 001DC034  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DF038 001DC038  C8 24 B5 58 */	lfd f1, lbl_802FB558@l(r4)
/* 801DF03C 001DC03C  90 01 01 10 */	stw r0, 0x110(r1)
/* 801DF040 001DC040  C0 42 E8 60 */	lfs f2, lbl_8041FBE0@sda21(r2)
/* 801DF044 001DC044  C8 01 01 10 */	lfd f0, 0x110(r1)
/* 801DF048 001DC048  C0 62 E8 5C */	lfs f3, lbl_8041FBDC@sda21(r2)
/* 801DF04C 001DC04C  EC 20 08 28 */	fsubs f1, f0, f1
/* 801DF050 001DC050  48 0B 93 DD */	bl PSMTXTrans
/* 801DF054 001DC054  38 81 00 C4 */	addi r4, r1, 0xc4
/* 801DF058 001DC058  38 61 00 94 */	addi r3, r1, 0x94
/* 801DF05C 001DC05C  7C 85 23 78 */	mr r5, r4
/* 801DF060 001DC060  48 0B 8F 01 */	bl PSMTXConcat
/* 801DF064 001DC064  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DF068 001DC068  38 80 00 21 */	li r4, 0x21
/* 801DF06C 001DC06C  38 A0 00 01 */	li r5, 1
/* 801DF070 001DC070  48 0D 55 5D */	bl GXLoadTexMtxImm
/* 801DF074 001DC074  48 00 00 6C */	b .L_801DF0E0
.L_801DF078:
/* 801DF078 001DC078  C0 22 E8 54 */	lfs f1, lbl_8041FBD4@sda21(r2)
/* 801DF07C 001DC07C  38 61 00 94 */	addi r3, r1, 0x94
/* 801DF080 001DC080  C0 42 E8 58 */	lfs f2, lbl_8041FBD8@sda21(r2)
/* 801DF084 001DC084  C0 62 E8 5C */	lfs f3, lbl_8041FBDC@sda21(r2)
/* 801DF088 001DC088  48 0B 94 25 */	bl PSMTXScale
/* 801DF08C 001DC08C  38 7B 00 20 */	addi r3, r27, 0x20
/* 801DF090 001DC090  3C 00 43 30 */	lis r0, 0x4330
/* 801DF094 001DC094  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 801DF098 001DC098  3C 80 80 30 */	lis r4, lbl_802FB558@ha
/* 801DF09C 001DC09C  90 61 01 14 */	stw r3, 0x114(r1)
/* 801DF0A0 001DC0A0  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DF0A4 001DC0A4  C0 42 E8 5C */	lfs f2, lbl_8041FBDC@sda21(r2)
/* 801DF0A8 001DC0A8  90 01 01 10 */	stw r0, 0x110(r1)
/* 801DF0AC 001DC0AC  C8 24 B5 58 */	lfd f1, lbl_802FB558@l(r4)
/* 801DF0B0 001DC0B0  FC 60 10 90 */	fmr f3, f2
/* 801DF0B4 001DC0B4  C8 01 01 10 */	lfd f0, 0x110(r1)
/* 801DF0B8 001DC0B8  EC 20 08 28 */	fsubs f1, f0, f1
/* 801DF0BC 001DC0BC  48 0B 93 71 */	bl PSMTXTrans
/* 801DF0C0 001DC0C0  38 81 00 C4 */	addi r4, r1, 0xc4
/* 801DF0C4 001DC0C4  38 61 00 94 */	addi r3, r1, 0x94
/* 801DF0C8 001DC0C8  7C 85 23 78 */	mr r5, r4
/* 801DF0CC 001DC0CC  48 0B 8E 95 */	bl PSMTXConcat
/* 801DF0D0 001DC0D0  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DF0D4 001DC0D4  38 80 00 21 */	li r4, 0x21
/* 801DF0D8 001DC0D8  38 A0 00 01 */	li r5, 1
/* 801DF0DC 001DC0DC  48 0D 54 F1 */	bl GXLoadTexMtxImm
.L_801DF0E0:
/* 801DF0E0 001DC0E0  3B 80 00 01 */	li r28, 1
/* 801DF0E4 001DC0E4  3B FF 00 34 */	addi r31, r31, 0x34
/* 801DF0E8 001DC0E8  48 00 00 78 */	b .L_801DF160
.L_801DF0EC:
/* 801DF0EC 001DC0EC  C0 3F 00 04 */	lfs f1, 4(r31)
/* 801DF0F0 001DC0F0  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DF0F4 001DC0F4  C0 5F 00 08 */	lfs f2, 8(r31)
/* 801DF0F8 001DC0F8  C0 7F 00 0C */	lfs f3, 0xc(r31)
/* 801DF0FC 001DC0FC  48 0B 93 31 */	bl PSMTXTrans
/* 801DF100 001DC100  38 81 00 C4 */	addi r4, r1, 0xc4
/* 801DF104 001DC104  38 61 00 34 */	addi r3, r1, 0x34
/* 801DF108 001DC108  7C 85 23 78 */	mr r5, r4
/* 801DF10C 001DC10C  48 0B 8E 55 */	bl PSMTXConcat
/* 801DF110 001DC110  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801DF114 001DC114  38 80 00 00 */	li r4, 0
/* 801DF118 001DC118  48 0D 53 E1 */	bl GXLoadPosMtxImm
/* 801DF11C 001DC11C  38 60 00 00 */	li r3, 0
/* 801DF120 001DC120  48 0D 54 79 */	bl GXSetCurrentMtx
/* 801DF124 001DC124  38 60 00 90 */	li r3, 0x90
/* 801DF128 001DC128  38 80 00 00 */	li r4, 0
/* 801DF12C 001DC12C  38 A0 00 06 */	li r5, 6
/* 801DF130 001DC130  48 0D 0B 39 */	bl GXBegin
/* 801DF134 001DC134  38 60 00 00 */	li r3, 0
/* 801DF138 001DC138  38 80 00 01 */	li r4, 1
/* 801DF13C 001DC13C  38 A0 00 02 */	li r5, 2
/* 801DF140 001DC140  38 C0 00 00 */	li r6, 0
/* 801DF144 001DC144  38 E0 00 00 */	li r7, 0
/* 801DF148 001DC148  39 00 00 02 */	li r8, 2
/* 801DF14C 001DC14C  39 20 00 03 */	li r9, 3
/* 801DF150 001DC150  39 40 00 00 */	li r10, 0
/* 801DF154 001DC154  4B FF 24 E1 */	bl tri2
/* 801DF158 001DC158  3B 9C 00 01 */	addi r28, r28, 1
/* 801DF15C 001DC15C  3B FF 00 34 */	addi r31, r31, 0x34
.L_801DF160:
/* 801DF160 001DC160  80 1E 00 08 */	lwz r0, 8(r30)
/* 801DF164 001DC164  7C 1C 00 00 */	cmpw r28, r0
/* 801DF168 001DC168  41 80 FF 84 */	blt .L_801DF0EC
/* 801DF16C 001DC16C  BB 41 01 18 */	lmw r26, 0x118(r1)
/* 801DF170 001DC170  80 01 01 34 */	lwz r0, 0x134(r1)
/* 801DF174 001DC174  7C 08 03 A6 */	mtlr r0
/* 801DF178 001DC178  38 21 01 30 */	addi r1, r1, 0x130
/* 801DF17C 001DC17C  4E 80 00 20 */	blr 
effRotHammerFailMain:
/* 801DF180 001DC180  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801DF184 001DC184  7C 08 02 A6 */	mflr r0
/* 801DF188 001DC188  3C 80 43 30 */	lis r4, 0x4330
/* 801DF18C 001DC18C  3C A0 80 30 */	lis r5, lbl_802FB548@ha
/* 801DF190 001DC190  90 01 00 44 */	stw r0, 0x44(r1)
/* 801DF194 001DC194  39 05 B5 48 */	addi r8, r5, lbl_802FB548@l
/* 801DF198 001DC198  3C A0 80 30 */	lis r5, lbl_802FB558@ha
/* 801DF19C 001DC19C  C0 62 E8 64 */	lfs f3, lbl_8041FBE4@sda21(r2)
/* 801DF1A0 001DC1A0  93 E1 00 3C */	stw r31, 0x3c(r1)
/* 801DF1A4 001DC1A4  7C 7F 1B 78 */	mr r31, r3
/* 801DF1A8 001DC1A8  C8 45 B5 58 */	lfd f2, lbl_802FB558@l(r5)
/* 801DF1AC 001DC1AC  81 23 00 0C */	lwz r9, 0xc(r3)
/* 801DF1B0 001DC1B0  80 E8 00 00 */	lwz r7, 0(r8)
/* 801DF1B4 001DC1B4  80 C8 00 04 */	lwz r6, 4(r8)
/* 801DF1B8 001DC1B8  80 08 00 08 */	lwz r0, 8(r8)
/* 801DF1BC 001DC1BC  90 E1 00 08 */	stw r7, 8(r1)
/* 801DF1C0 001DC1C0  C0 09 00 04 */	lfs f0, 4(r9)
/* 801DF1C4 001DC1C4  90 C1 00 0C */	stw r6, 0xc(r1)
/* 801DF1C8 001DC1C8  C0 29 00 08 */	lfs f1, 8(r9)
/* 801DF1CC 001DC1CC  D0 01 00 08 */	stfs f0, 8(r1)
/* 801DF1D0 001DC1D0  C0 09 00 0C */	lfs f0, 0xc(r9)
/* 801DF1D4 001DC1D4  90 01 00 10 */	stw r0, 0x10(r1)
/* 801DF1D8 001DC1D8  80 C1 00 08 */	lwz r6, 8(r1)
/* 801DF1DC 001DC1DC  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 801DF1E0 001DC1E0  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 801DF1E4 001DC1E4  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801DF1E8 001DC1E8  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801DF1EC 001DC1EC  90 C1 00 14 */	stw r6, 0x14(r1)
/* 801DF1F0 001DC1F0  90 A1 00 18 */	stw r5, 0x18(r1)
/* 801DF1F4 001DC1F4  90 01 00 1C */	stw r0, 0x1c(r1)
/* 801DF1F8 001DC1F8  80 A9 00 28 */	lwz r5, 0x28(r9)
/* 801DF1FC 001DC1FC  80 09 00 2C */	lwz r0, 0x2c(r9)
/* 801DF200 001DC200  6C A5 80 00 */	xoris r5, r5, 0x8000
/* 801DF204 001DC204  90 81 00 20 */	stw r4, 0x20(r1)
/* 801DF208 001DC208  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801DF20C 001DC20C  90 A1 00 24 */	stw r5, 0x24(r1)
/* 801DF210 001DC210  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 801DF214 001DC214  90 01 00 2C */	stw r0, 0x2c(r1)
/* 801DF218 001DC218  EC 20 10 28 */	fsubs f1, f0, f2
/* 801DF21C 001DC21C  90 81 00 28 */	stw r4, 0x28(r1)
/* 801DF220 001DC220  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 801DF224 001DC224  EC 23 00 72 */	fmuls f1, f3, f1
/* 801DF228 001DC228  EC 00 10 28 */	fsubs f0, f0, f2
/* 801DF22C 001DC22C  EC 01 00 24 */	fdivs f0, f1, f0
/* 801DF230 001DC230  D0 09 00 30 */	stfs f0, 0x30(r9)
/* 801DF234 001DC234  80 89 00 28 */	lwz r4, 0x28(r9)
/* 801DF238 001DC238  38 04 00 01 */	addi r0, r4, 1
/* 801DF23C 001DC23C  90 09 00 28 */	stw r0, 0x28(r9)
/* 801DF240 001DC240  80 89 00 24 */	lwz r4, 0x24(r9)
/* 801DF244 001DC244  38 04 FF FF */	addi r0, r4, -1
/* 801DF248 001DC248  90 09 00 24 */	stw r0, 0x24(r9)
/* 801DF24C 001DC24C  80 09 00 24 */	lwz r0, 0x24(r9)
/* 801DF250 001DC250  2C 00 00 00 */	cmpwi r0, 0
/* 801DF254 001DC254  40 80 00 0C */	bge .L_801DF260
/* 801DF258 001DC258  4B E7 E9 2D */	bl effDelete
/* 801DF25C 001DC25C  48 00 00 A8 */	b .L_801DF304
.L_801DF260:
/* 801DF260 001DC260  C0 09 00 20 */	lfs f0, 0x20(r9)
/* 801DF264 001DC264  38 60 00 01 */	li r3, 1
/* 801DF268 001DC268  C0 29 00 1C */	lfs f1, 0x1c(r9)
/* 801DF26C 001DC26C  C0 82 E8 68 */	lfs f4, lbl_8041FBE8@sda21(r2)
/* 801DF270 001DC270  EC 00 08 28 */	fsubs f0, f0, f1
/* 801DF274 001DC274  C0 62 E8 6C */	lfs f3, lbl_8041FBEC@sda21(r2)
/* 801DF278 001DC278  C0 42 E8 70 */	lfs f2, lbl_8041FBF0@sda21(r2)
/* 801DF27C 001DC27C  EC 04 08 3A */	fmadds f0, f4, f0, f1
/* 801DF280 001DC280  D0 09 00 1C */	stfs f0, 0x1c(r9)
/* 801DF284 001DC284  C0 89 00 1C */	lfs f4, 0x1c(r9)
/* 801DF288 001DC288  39 29 00 34 */	addi r9, r9, 0x34
/* 801DF28C 001DC28C  48 00 00 4C */	b .L_801DF2D8
.L_801DF290:
/* 801DF290 001DC290  C0 09 00 14 */	lfs f0, 0x14(r9)
/* 801DF294 001DC294  38 63 00 01 */	addi r3, r3, 1
/* 801DF298 001DC298  EC 00 18 2A */	fadds f0, f0, f3
/* 801DF29C 001DC29C  D0 09 00 14 */	stfs f0, 0x14(r9)
/* 801DF2A0 001DC2A0  C0 09 00 14 */	lfs f0, 0x14(r9)
/* 801DF2A4 001DC2A4  EC 00 00 B2 */	fmuls f0, f0, f2
/* 801DF2A8 001DC2A8  D0 09 00 14 */	stfs f0, 0x14(r9)
/* 801DF2AC 001DC2AC  C0 09 00 10 */	lfs f0, 0x10(r9)
/* 801DF2B0 001DC2B0  EC 04 00 32 */	fmuls f0, f4, f0
/* 801DF2B4 001DC2B4  D0 09 00 04 */	stfs f0, 4(r9)
/* 801DF2B8 001DC2B8  C0 29 00 08 */	lfs f1, 8(r9)
/* 801DF2BC 001DC2BC  C0 09 00 14 */	lfs f0, 0x14(r9)
/* 801DF2C0 001DC2C0  EC 01 00 2A */	fadds f0, f1, f0
/* 801DF2C4 001DC2C4  D0 09 00 08 */	stfs f0, 8(r9)
/* 801DF2C8 001DC2C8  C0 09 00 18 */	lfs f0, 0x18(r9)
/* 801DF2CC 001DC2CC  EC 04 00 32 */	fmuls f0, f4, f0
/* 801DF2D0 001DC2D0  D0 09 00 0C */	stfs f0, 0xc(r9)
/* 801DF2D4 001DC2D4  39 29 00 34 */	addi r9, r9, 0x34
.L_801DF2D8:
/* 801DF2D8 001DC2D8  80 1F 00 08 */	lwz r0, 8(r31)
/* 801DF2DC 001DC2DC  7C 03 00 00 */	cmpw r3, r0
/* 801DF2E0 001DC2E0  41 80 FF B0 */	blt .L_801DF290
/* 801DF2E4 001DC2E4  38 61 00 14 */	addi r3, r1, 0x14
/* 801DF2E8 001DC2E8  4B E3 13 D9 */	bl dispCalcZ
/* 801DF2EC 001DC2EC  3C 60 80 1E */	lis r3, effRotHammerFailDisp@ha
/* 801DF2F0 001DC2F0  7F E6 FB 78 */	mr r6, r31
/* 801DF2F4 001DC2F4  38 A3 EC A0 */	addi r5, r3, effRotHammerFailDisp@l
/* 801DF2F8 001DC2F8  38 80 00 02 */	li r4, 2
/* 801DF2FC 001DC2FC  38 60 00 04 */	li r3, 4
/* 801DF300 001DC300  4B E3 17 19 */	bl dispEntry
.L_801DF304:
/* 801DF304 001DC304  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801DF308 001DC308  83 E1 00 3C */	lwz r31, 0x3c(r1)
/* 801DF30C 001DC30C  7C 08 03 A6 */	mtlr r0
/* 801DF310 001DC310  38 21 00 40 */	addi r1, r1, 0x40
/* 801DF314 001DC314  4E 80 00 20 */	blr 

.global effRotHammerFailN64Entry
effRotHammerFailN64Entry:
/* 801DF318 001DC318  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 801DF31C 001DC31C  7C 08 02 A6 */	mflr r0
/* 801DF320 001DC320  90 01 00 64 */	stw r0, 0x64(r1)
/* 801DF324 001DC324  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 801DF328 001DC328  F3 E1 00 58 */	psq_st f31, 88(r1), 0, qr0
/* 801DF32C 001DC32C  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 801DF330 001DC330  F3 C1 00 48 */	psq_st f30, 72(r1), 0, qr0
/* 801DF334 001DC334  DB A1 00 30 */	stfd f29, 0x30(r1)
/* 801DF338 001DC338  F3 A1 00 38 */	psq_st f29, 56(r1), 0, qr0
/* 801DF33C 001DC33C  DB 81 00 20 */	stfd f28, 0x20(r1)
/* 801DF340 001DC340  F3 81 00 28 */	psq_st f28, 40(r1), 0, qr0
/* 801DF344 001DC344  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801DF348 001DC348  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801DF34C 001DC34C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801DF350 001DC350  93 81 00 10 */	stw r28, 0x10(r1)
/* 801DF354 001DC354  FF 80 08 90 */	fmr f28, f1
/* 801DF358 001DC358  7C 7C 1B 78 */	mr r28, r3
/* 801DF35C 001DC35C  FF A0 10 90 */	fmr f29, f2
/* 801DF360 001DC360  7C 9D 23 78 */	mr r29, r4
/* 801DF364 001DC364  FF C0 18 90 */	fmr f30, f3
/* 801DF368 001DC368  4B E7 EA 55 */	bl effEntry
/* 801DF36C 001DC36C  3C 80 80 30 */	lis r4, lbl_802FB560@ha
/* 801DF370 001DC370  7C 7F 1B 78 */	mr r31, r3
/* 801DF374 001DC374  38 84 B5 60 */	addi r4, r4, lbl_802FB560@l
/* 801DF378 001DC378  38 00 00 02 */	li r0, 2
/* 801DF37C 001DC37C  90 9F 00 14 */	stw r4, 0x14(r31)
/* 801DF380 001DC380  38 60 00 03 */	li r3, 3
/* 801DF384 001DC384  38 80 00 68 */	li r4, 0x68
/* 801DF388 001DC388  90 1F 00 08 */	stw r0, 8(r31)
/* 801DF38C 001DC38C  4B E5 07 01 */	bl __memAlloc
/* 801DF390 001DC390  3C 80 80 1E */	lis r4, effRotHammerFailMain@ha
/* 801DF394 001DC394  90 7F 00 0C */	stw r3, 0xc(r31)
/* 801DF398 001DC398  38 04 F1 80 */	addi r0, r4, effRotHammerFailMain@l
/* 801DF39C 001DC39C  C3 E2 E8 5C */	lfs f31, lbl_8041FBDC@sda21(r2)
/* 801DF3A0 001DC3A0  90 1F 00 10 */	stw r0, 0x10(r31)
/* 801DF3A4 001DC3A4  38 00 00 00 */	li r0, 0
/* 801DF3A8 001DC3A8  C0 42 E8 74 */	lfs f2, lbl_8041FBF4@sda21(r2)
/* 801DF3AC 001DC3AC  FC 20 F8 90 */	fmr f1, f31
/* 801DF3B0 001DC3B0  93 A3 00 24 */	stw r29, 0x24(r3)
/* 801DF3B4 001DC3B4  3B C3 00 34 */	addi r30, r3, 0x34
/* 801DF3B8 001DC3B8  C0 02 E8 78 */	lfs f0, lbl_8041FBF8@sda21(r2)
/* 801DF3BC 001DC3BC  90 03 00 28 */	stw r0, 0x28(r3)
/* 801DF3C0 001DC3C0  93 A3 00 2C */	stw r29, 0x2c(r3)
/* 801DF3C4 001DC3C4  D3 E3 00 30 */	stfs f31, 0x30(r3)
/* 801DF3C8 001DC3C8  B3 83 00 00 */	sth r28, 0(r3)
/* 801DF3CC 001DC3CC  D3 83 00 04 */	stfs f28, 4(r3)
/* 801DF3D0 001DC3D0  D3 A3 00 08 */	stfs f29, 8(r3)
/* 801DF3D4 001DC3D4  D3 C3 00 0C */	stfs f30, 0xc(r3)
/* 801DF3D8 001DC3D8  D0 43 00 1C */	stfs f2, 0x1c(r3)
/* 801DF3DC 001DC3DC  D0 03 00 20 */	stfs f0, 0x20(r3)
/* 801DF3E0 001DC3E0  D3 E3 00 38 */	stfs f31, 0x38(r3)
/* 801DF3E4 001DC3E4  D3 E3 00 3C */	stfs f31, 0x3c(r3)
/* 801DF3E8 001DC3E8  D3 E3 00 40 */	stfs f31, 0x40(r3)
/* 801DF3EC 001DC3EC  48 08 D0 0D */	bl sin
/* 801DF3F0 001DC3F0  FC 00 08 18 */	frsp f0, f1
/* 801DF3F4 001DC3F4  FC 20 F8 90 */	fmr f1, f31
/* 801DF3F8 001DC3F8  D0 1E 00 10 */	stfs f0, 0x10(r30)
/* 801DF3FC 001DC3FC  D3 FE 00 14 */	stfs f31, 0x14(r30)
/* 801DF400 001DC400  48 08 CA 91 */	bl cos
/* 801DF404 001DC404  FC 00 08 18 */	frsp f0, f1
/* 801DF408 001DC408  7F E3 FB 78 */	mr r3, r31
/* 801DF40C 001DC40C  D0 1E 00 18 */	stfs f0, 0x18(r30)
/* 801DF410 001DC410  E3 E1 00 58 */	psq_l f31, 88(r1), 0, qr0
/* 801DF414 001DC414  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 801DF418 001DC418  E3 C1 00 48 */	psq_l f30, 72(r1), 0, qr0
/* 801DF41C 001DC41C  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 801DF420 001DC420  E3 A1 00 38 */	psq_l f29, 56(r1), 0, qr0
/* 801DF424 001DC424  CB A1 00 30 */	lfd f29, 0x30(r1)
/* 801DF428 001DC428  E3 81 00 28 */	psq_l f28, 40(r1), 0, qr0
/* 801DF42C 001DC42C  CB 81 00 20 */	lfd f28, 0x20(r1)
/* 801DF430 001DC430  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801DF434 001DC434  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801DF438 001DC438  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801DF43C 001DC43C  80 01 00 64 */	lwz r0, 0x64(r1)
/* 801DF440 001DC440  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801DF444 001DC444  7C 08 03 A6 */	mtlr r0
/* 801DF448 001DC448  38 21 00 60 */	addi r1, r1, 0x60
/* 801DF44C 001DC44C  4E 80 00 20 */	blr 
