

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Feb 17 15:34:28 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fft32
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.779|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  673|  673|  673|  673|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_FFT0_fu_262  |FFT0   |   81|   81|   81|   81|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1              |   64|   64|         2|          -|          -|    32|    no    |
        |- bitreversal_label1  |   96|   96|         3|          -|          -|    32|    no    |
        |- Loop 3              |   96|   96|         3|          -|          -|    32|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond_i)
	7  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond)
17 --> 
	18  / true
18 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_OUT), !map !85"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_IN), !map !94"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_OUT, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_IN, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %0" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %codeRepl ], [ %i_2, %1 ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %i, -32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 28 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%data_IN_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_IN)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 30 'read' 'data_IN_read' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 31 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %i to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 32 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%data_IN_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_IN)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 33 'read' 'data_IN_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_IN_read to i16" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 34 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%xin_M_real_V_addr = getelementptr [32 x i16]* @xin_M_real_V, i64 0, i64 %tmp_s" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 35 'getelementptr' 'xin_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.32ns)   --->   "store i16 %tmp, i16* %xin_M_real_V_addr, align 4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_IN_M_imag_V_lo = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_IN_read, i32 16, i32 31)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 37 'partselect' 'data_IN_M_imag_V_lo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%xin_M_imag_V_addr = getelementptr [32 x i16]* @xin_M_imag_V, i64 0, i64 %tmp_s" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 38 'getelementptr' 'xin_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.32ns)   --->   "store i16 %data_IN_M_imag_V_lo, i16* %xin_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.83>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ %i_3, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %i_i, -32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 43 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.82ns)   --->   "%i_3 = add i6 %i_i, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 44 'add' 'i_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %bitreverse.exit, label %2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i = zext i6 %i_i to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 46 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%rev_32_addr = getelementptr [32 x i5]* @rev_32, i64 0, i64 %tmp_i" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 47 'getelementptr' 'rev_32_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 48 'load' 'index' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_4 : Operation 49 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x i16]* @data_OUT0_M_real_V, [32 x i16]* @data_OUT0_M_imag_V, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:62]   --->   Operation 49 'call' <Predicate = (exitcond_i)> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 5.57>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 50 'load' 'index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i_13 = zext i5 %index to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 51 'zext' 'tmp_i_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%xin_M_real_V_addr_1 = getelementptr [32 x i16]* @xin_M_real_V, i64 0, i64 %tmp_i_13" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 52 'getelementptr' 'xin_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.32ns)   --->   "%xin_M_real_V_load = load i16* %xin_M_real_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 53 'load' 'xin_M_real_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%xin_M_imag_V_addr_1 = getelementptr [32 x i16]* @xin_M_imag_V, i64 0, i64 %tmp_i_13" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 54 'getelementptr' 'xin_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (2.32ns)   --->   "%xin_M_imag_V_load = load i16* %xin_M_imag_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 55 'load' 'xin_M_imag_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 6 <SV = 4> <Delay = 4.64>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 56 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (2.32ns)   --->   "%xin_M_real_V_load = load i16* %xin_M_real_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 57 'load' 'xin_M_real_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%data_OUT0_M_real_V_s = getelementptr [32 x i16]* @data_OUT0_M_real_V, i64 0, i64 %tmp_i" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 58 'getelementptr' 'data_OUT0_M_real_V_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.32ns)   --->   "store i16 %xin_M_real_V_load, i16* %data_OUT0_M_real_V_s, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 60 [1/2] (2.32ns)   --->   "%xin_M_imag_V_load = load i16* %xin_M_imag_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 60 'load' 'xin_M_imag_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%data_OUT0_M_imag_V_s = getelementptr [32 x i16]* @data_OUT0_M_imag_V, i64 0, i64 %tmp_i" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 61 'getelementptr' 'data_OUT0_M_imag_V_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (2.32ns)   --->   "store i16 %xin_M_imag_V_load, i16* %data_OUT0_M_imag_V_s, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x i16]* @data_OUT0_M_real_V, [32 x i16]* @data_OUT0_M_imag_V, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:62]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 4.83>
ST_8 : Operation 65 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 65 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 4.83>
ST_10 : Operation 67 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:64]   --->   Operation 67 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:64]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 4.83>
ST_12 : Operation 69 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:65]   --->   Operation 69 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:65]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 4.83>
ST_14 : Operation 71 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V, [32 x i16]* @xout_M_real_V, [32 x i16]* @xout_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:66]   --->   Operation 71 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 1.76>
ST_15 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V, [32 x i16]* @xout_M_real_V, [32 x i16]* @xout_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:66]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 73 [1/1] (1.76ns)   --->   "br label %3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 12> <Delay = 2.32>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ 0, %bitreverse.exit ], [ %i_4, %4 ]"   --->   Operation 74 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i1, -32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 75 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 76 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (1.82ns)   --->   "%i_4 = add i6 %i1, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 77 'add' 'i_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = zext i6 %i1 to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 79 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%xout_M_real_V_addr = getelementptr [32 x i16]* @xout_M_real_V, i64 0, i64 %tmp_8" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 80 'getelementptr' 'xout_M_real_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 81 [2/2] (2.32ns)   --->   "%xout_M_real_V_load = load i16* %xout_M_real_V_addr, align 4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 81 'load' 'xout_M_real_V_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%xout_M_imag_V_addr = getelementptr [32 x i16]* @xout_M_imag_V, i64 0, i64 %tmp_8" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 82 'getelementptr' 'xout_M_imag_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 83 [2/2] (2.32ns)   --->   "%xout_M_imag_V_load = load i16* %xout_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 83 'load' 'xout_M_imag_V_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:69]   --->   Operation 84 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.32>
ST_17 : Operation 85 [1/2] (2.32ns)   --->   "%xout_M_real_V_load = load i16* %xout_M_real_V_addr, align 4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 85 'load' 'xout_M_real_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 86 [1/2] (2.32ns)   --->   "%xout_M_imag_V_load = load i16* %xout_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 86 'load' 'xout_M_imag_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_V_a = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %xout_M_imag_V_load, i16 %xout_M_real_V_load)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 87 'bitconcatenate' 'data_OUT_M_imag_V_a' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %data_OUT, i32 %data_OUT_M_imag_V_a)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 89 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %data_OUT, i32 %data_OUT_M_imag_V_a)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 89 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "br label %3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_IN]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_OUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ xin_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xin_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ rev_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_M_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xout_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xout_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19          (specbitsmap      ) [ 0000000000000000000]
StgValue_20          (specbitsmap      ) [ 0000000000000000000]
StgValue_21          (spectopmodule    ) [ 0000000000000000000]
StgValue_22          (specinterface    ) [ 0000000000000000000]
StgValue_23          (specinterface    ) [ 0000000000000000000]
StgValue_24          (br               ) [ 0111000000000000000]
i                    (phi              ) [ 0011000000000000000]
exitcond1            (icmp             ) [ 0011000000000000000]
empty                (speclooptripcount) [ 0000000000000000000]
i_2                  (add              ) [ 0111000000000000000]
StgValue_29          (br               ) [ 0000000000000000000]
StgValue_31          (br               ) [ 0011111000000000000]
tmp_s                (zext             ) [ 0000000000000000000]
data_IN_read         (read             ) [ 0000000000000000000]
tmp                  (trunc            ) [ 0000000000000000000]
xin_M_real_V_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_36          (store            ) [ 0000000000000000000]
data_IN_M_imag_V_lo  (partselect       ) [ 0000000000000000000]
xin_M_imag_V_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_39          (store            ) [ 0000000000000000000]
StgValue_40          (br               ) [ 0111000000000000000]
i_i                  (phi              ) [ 0000100000000000000]
exitcond_i           (icmp             ) [ 0000111000000000000]
empty_12             (speclooptripcount) [ 0000000000000000000]
i_3                  (add              ) [ 0010111000000000000]
StgValue_45          (br               ) [ 0000000000000000000]
tmp_i                (zext             ) [ 0000011000000000000]
rev_32_addr          (getelementptr    ) [ 0000010000000000000]
index                (load             ) [ 0000000000000000000]
tmp_i_13             (zext             ) [ 0000000000000000000]
xin_M_real_V_addr_1  (getelementptr    ) [ 0000001000000000000]
xin_M_imag_V_addr_1  (getelementptr    ) [ 0000001000000000000]
StgValue_56          (specloopname     ) [ 0000000000000000000]
xin_M_real_V_load    (load             ) [ 0000000000000000000]
data_OUT0_M_real_V_s (getelementptr    ) [ 0000000000000000000]
StgValue_59          (store            ) [ 0000000000000000000]
xin_M_imag_V_load    (load             ) [ 0000000000000000000]
data_OUT0_M_imag_V_s (getelementptr    ) [ 0000000000000000000]
StgValue_62          (store            ) [ 0000000000000000000]
StgValue_63          (br               ) [ 0010111000000000000]
StgValue_64          (call             ) [ 0000000000000000000]
StgValue_66          (call             ) [ 0000000000000000000]
StgValue_68          (call             ) [ 0000000000000000000]
StgValue_70          (call             ) [ 0000000000000000000]
StgValue_72          (call             ) [ 0000000000000000000]
StgValue_73          (br               ) [ 0000000000000001111]
i1                   (phi              ) [ 0000000000000000100]
exitcond             (icmp             ) [ 0000000000000000111]
empty_14             (speclooptripcount) [ 0000000000000000000]
i_4                  (add              ) [ 0000000000000001111]
StgValue_78          (br               ) [ 0000000000000000000]
tmp_8                (zext             ) [ 0000000000000000000]
xout_M_real_V_addr   (getelementptr    ) [ 0000000000000000010]
xout_M_imag_V_addr   (getelementptr    ) [ 0000000000000000010]
StgValue_84          (ret              ) [ 0000000000000000000]
xout_M_real_V_load   (load             ) [ 0000000000000000000]
xout_M_imag_V_load   (load             ) [ 0000000000000000000]
data_OUT_M_imag_V_a  (bitconcatenate   ) [ 0000000000000000001]
StgValue_89          (write            ) [ 0000000000000000000]
StgValue_90          (br               ) [ 0000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_OUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xin_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xin_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rev_32">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_OUT0_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT0_M_imag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_M_real_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_M_imag_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_OUT1_M_real_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_OUT1_M_imag_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_OUT2_M_real_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_OUT2_M_imag_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_OUT3_M_real_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_OUT3_M_imag_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_OUT4_M_real_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_OUT4_M_imag_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xout_M_real_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xout_M_imag_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_IN_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/17 "/>
</bind>
</comp>

<comp id="119" class="1004" name="xin_M_real_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_V_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_36/3 xin_M_real_V_load/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xin_M_imag_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_V_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_39/3 xin_M_imag_V_load/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="rev_32_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rev_32_addr/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xin_M_real_V_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_V_addr_1/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xin_M_imag_V_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_V_addr_1/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_OUT0_M_real_V_s_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="2"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_real_V_s/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_59_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_OUT0_M_imag_V_s_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="2"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_imag_V_s/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="StgValue_62_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xout_M_real_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_real_V_addr/16 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_M_real_V_load/16 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xout_M_imag_V_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_imag_V_addr/16 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_M_imag_V_load/16 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="1"/>
<pin id="230" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="1"/>
<pin id="253" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/16 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_FFT0_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="0" index="3" bw="4" slack="0"/>
<pin id="267" dir="0" index="4" bw="4" slack="0"/>
<pin id="268" dir="0" index="5" bw="16" slack="0"/>
<pin id="269" dir="0" index="6" bw="16" slack="0"/>
<pin id="270" dir="0" index="7" bw="16" slack="0"/>
<pin id="271" dir="0" index="8" bw="16" slack="0"/>
<pin id="272" dir="0" index="9" bw="10" slack="0"/>
<pin id="273" dir="0" index="10" bw="9" slack="0"/>
<pin id="274" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_49/4 StgValue_65/8 StgValue_67/10 StgValue_69/12 StgValue_71/14 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exitcond1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="data_IN_M_imag_V_lo_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_IN_M_imag_V_lo/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="exitcond_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="i_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_i_13_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_13/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/16 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/16 "/>
</bind>
</comp>

<comp id="393" class="1004" name="data_OUT_M_imag_V_a_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="0" index="2" bw="16" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="data_OUT_M_imag_V_a/17 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_3_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="2"/>
<pin id="420" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="424" class="1005" name="rev_32_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="1"/>
<pin id="426" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rev_32_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="xin_M_real_V_addr_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_V_addr_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="xin_M_imag_V_addr_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="1"/>
<pin id="436" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="i_4_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="447" class="1005" name="xout_M_real_V_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="1"/>
<pin id="449" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xout_M_real_V_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="xout_M_imag_V_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xout_M_imag_V_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="data_OUT_M_imag_V_a_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_OUT_M_imag_V_a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="104" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="126" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="139" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="279"><net_src comp="82" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="262" pin=8"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="262" pin=9"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="262" pin=10"/></net>

<net id="286"><net_src comp="88" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="288"><net_src comp="92" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="289"><net_src comp="94" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="262" pin=8"/></net>

<net id="294"><net_src comp="96" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="296"><net_src comp="94" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="297"><net_src comp="92" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="262" pin=8"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="303"><net_src comp="88" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="304"><net_src comp="82" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="305"><net_src comp="80" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="262" pin=8"/></net>

<net id="310"><net_src comp="78" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="312"><net_src comp="98" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="313"><net_src comp="100" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="262" pin=8"/></net>

<net id="322"><net_src comp="232" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="232" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="228" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="339"><net_src comp="106" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="106" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="351"><net_src comp="341" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="356"><net_src comp="244" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="244" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="244" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="372"><net_src comp="152" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="379"><net_src comp="255" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="255" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="255" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="398"><net_src comp="102" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="222" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="209" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="408"><net_src comp="324" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="416"><net_src comp="358" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="421"><net_src comp="364" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="427"><net_src comp="145" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="432"><net_src comp="158" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="437"><net_src comp="166" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="445"><net_src comp="381" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="450"><net_src comp="202" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="455"><net_src comp="215" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="460"><net_src comp="393" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT | {18 }
	Port: xin_M_real_V | {3 }
	Port: xin_M_imag_V | {3 }
	Port: data_OUT0_M_real_V | {6 }
	Port: data_OUT0_M_imag_V | {6 }
	Port: data_OUT1_M_real_V | {4 7 }
	Port: data_OUT1_M_imag_V | {4 7 }
	Port: data_OUT2_M_real_V | {8 9 }
	Port: data_OUT2_M_imag_V | {8 9 }
	Port: data_OUT3_M_real_V | {10 11 }
	Port: data_OUT3_M_imag_V | {10 11 }
	Port: data_OUT4_M_real_V | {12 13 }
	Port: data_OUT4_M_imag_V | {12 13 }
	Port: xout_M_real_V | {14 15 }
	Port: xout_M_imag_V | {14 15 }
 - Input state : 
	Port: FFT : data_IN | {2 }
	Port: FFT : xin_M_real_V | {5 6 }
	Port: FFT : xin_M_imag_V | {5 6 }
	Port: FFT : rev_32 | {4 5 }
	Port: FFT : data_OUT0_M_real_V | {4 7 }
	Port: FFT : data_OUT0_M_imag_V | {4 7 }
	Port: FFT : W_M_real_V | {4 7 8 9 10 11 12 13 14 15 }
	Port: FFT : W_M_imag_V | {4 7 8 9 10 11 12 13 14 15 }
	Port: FFT : data_OUT1_M_real_V | {8 9 }
	Port: FFT : data_OUT1_M_imag_V | {8 9 }
	Port: FFT : data_OUT2_M_real_V | {10 11 }
	Port: FFT : data_OUT2_M_imag_V | {10 11 }
	Port: FFT : data_OUT3_M_real_V | {12 13 }
	Port: FFT : data_OUT3_M_imag_V | {12 13 }
	Port: FFT : data_OUT4_M_real_V | {14 15 }
	Port: FFT : data_OUT4_M_imag_V | {14 15 }
	Port: FFT : xout_M_real_V | {16 17 }
	Port: FFT : xout_M_imag_V | {16 17 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		StgValue_29 : 2
	State 3
		xin_M_real_V_addr : 1
		StgValue_36 : 1
		xin_M_imag_V_addr : 1
		StgValue_39 : 1
	State 4
		exitcond_i : 1
		i_3 : 1
		StgValue_45 : 2
		tmp_i : 1
		rev_32_addr : 2
		index : 3
	State 5
		tmp_i_13 : 1
		xin_M_real_V_addr_1 : 2
		xin_M_real_V_load : 3
		xin_M_imag_V_addr_1 : 2
		xin_M_imag_V_load : 3
	State 6
		StgValue_59 : 1
		StgValue_62 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		exitcond : 1
		i_4 : 1
		StgValue_78 : 2
		tmp_8 : 1
		xout_M_real_V_addr : 2
		xout_M_real_V_load : 3
		xout_M_imag_V_addr : 2
		xout_M_imag_V_load : 3
	State 17
		data_OUT_M_imag_V_a : 1
		StgValue_88 : 2
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |       grp_FFT0_fu_262      |    4    |  17.873 |   633   |   752   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         i_2_fu_324         |    0    |    0    |    0    |    15   |
|    add   |         i_3_fu_358         |    0    |    0    |    0    |    15   |
|          |         i_4_fu_381         |    0    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      exitcond1_fu_318      |    0    |    0    |    0    |    11   |
|   icmp   |      exitcond_i_fu_352     |    0    |    0    |    0    |    11   |
|          |       exitcond_fu_375      |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |       grp_read_fu_106      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |      grp_write_fu_112      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        tmp_s_fu_330        |    0    |    0    |    0    |    0    |
|   zext   |        tmp_i_fu_364        |    0    |    0    |    0    |    0    |
|          |       tmp_i_13_fu_369      |    0    |    0    |    0    |    0    |
|          |        tmp_8_fu_387        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |         tmp_fu_336         |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect| data_IN_M_imag_V_lo_fu_341 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate| data_OUT_M_imag_V_a_fu_393 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    4    |  17.873 |   633   |   830   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    W_M_imag_V    |    0   |    9   |    3   |
|    W_M_real_V    |    0   |   10   |    3   |
|data_OUT0_M_imag_V|    0   |   32   |    8   |
|data_OUT0_M_real_V|    0   |   32   |    8   |
|data_OUT1_M_imag_V|    0   |   32   |    8   |
|data_OUT1_M_real_V|    0   |   32   |    8   |
|data_OUT2_M_imag_V|    0   |   32   |    8   |
|data_OUT2_M_real_V|    0   |   32   |    8   |
|data_OUT3_M_imag_V|    0   |   32   |    8   |
|data_OUT3_M_real_V|    0   |   32   |    8   |
|data_OUT4_M_imag_V|    0   |   32   |    8   |
|data_OUT4_M_real_V|    0   |   32   |    8   |
|      rev_32      |    0   |    5   |    3   |
|   xin_M_imag_V   |    0   |   32   |    8   |
|   xin_M_real_V   |    0   |   32   |    8   |
|   xout_M_imag_V  |    0   |   32   |    8   |
|   xout_M_real_V  |    0   |   32   |    8   |
+------------------+--------+--------+--------+
|       Total      |    0   |   472  |   121  |
+------------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|data_OUT_M_imag_V_a_reg_457|   32   |
|         i1_reg_251        |    6   |
|        i_2_reg_405        |    6   |
|        i_3_reg_413        |    6   |
|        i_4_reg_442        |    6   |
|        i_i_reg_240        |    6   |
|         i_reg_228         |    6   |
|    rev_32_addr_reg_424    |    5   |
|       tmp_i_reg_418       |   64   |
|xin_M_imag_V_addr_1_reg_434|    5   |
|xin_M_real_V_addr_1_reg_429|    5   |
| xout_M_imag_V_addr_reg_452|    5   |
| xout_M_real_V_addr_reg_447|    5   |
+---------------------------+--------+
|           Total           |   157  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_112 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_126 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_139 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_152 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_228     |  p0  |   2  |   6  |   12   ||    9    |
|  grp_FFT0_fu_262  |  p1  |   5  |   6  |   30   ||    9    |
|  grp_FFT0_fu_262  |  p2  |   5  |   6  |   30   ||    9    |
|  grp_FFT0_fu_262  |  p3  |   5  |   4  |   20   ||    9    |
|  grp_FFT0_fu_262  |  p4  |   5  |   4  |   20   ||    9    |
|  grp_FFT0_fu_262  |  p5  |   5  |  16  |   80   ||    27   |
|  grp_FFT0_fu_262  |  p6  |   5  |  16  |   80   ||    27   |
|  grp_FFT0_fu_262  |  p7  |   5  |  16  |   80   ||    27   |
|  grp_FFT0_fu_262  |  p8  |   5  |  16  |   80   ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   556  || 27.7245 ||   219   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   17   |   633  |   830  |
|   Memory  |    0   |    -   |    -   |   472  |   121  |
|Multiplexer|    -   |    -   |   27   |    -   |   219  |
|  Register |    -   |    -   |    -   |   157  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   45   |  1262  |  1170  |
+-----------+--------+--------+--------+--------+--------+
