# amic5n hd
set platform "amic5n"
set tech_lef "amic5n/amic5n.tlef"
set std_cell_lef "amic5n/amic5n_std_cell.lef"
set extra_lef {}
set liberty_file "amic5n/amic5n_tt.lib"
# corner/filename
# set liberty_files {
#   "fast" "amic5n/amic5n_fd_sc_hd__ff_n40C_1v95.lib"
#   "slow" "amic5n/amic5n_fd_sc_hd__ss_n40C_1v40.lib"
# }
set liberty_files {}
set extra_liberty {}
set site "core"
set pdn_cfg "amic5n/amic5n.pdn"
set tracks_file "amic5n/amic5n.tracks"

set io_placer_hor_layer metal2
set io_placer_ver_layer metal3

# set tapcell_args "-endcap_cpp 2 \
#     -distance 14 \
#     -tapcell_master amic5n_fd_sc_hd__tap_1 \
#     -endcap_master amic5n_fd_sc_hd__decap_4"

set tapcell_args "-distance 48 -tapcell_master nwsx"



# set global_place_density 0.3
set global_place_density 0.81
# default value
set global_place_density_penalty 8e-5
# placement padding in SITE widths applied to both sides
# set global_place_pad 4
set global_place_pad 2
set detail_place_pad 2

# set macro_place_halo {1 1}
# set macro_place_channel {80 80}

set layer_rc_file "amic5n/amic5n.rc"
set wire_rc_layer "metal2"
set wire_rc_layer_clk "metal2"
# set tielo_port "amic5n_fd_sc_hd__conb_1/LO"
# set tiehi_port "amic5n_fd_sc_hd__conb_1/HI"
set tielo_port "tie0_b/z"
set tiehi_port "tie1_b/z"
# tie hi/low instance to load separation (microns)
set tie_separation 5
set cts_buffer "buf_b"
set filler_cells {fill2 fill1}

# no access points for these cells
set dont_use {amic5n_fd_sc_hd__probe_p_* amic5n_fd_sc_hd__probec_p_*}

# fastroute
set global_routing_layers metal1-metal3
set global_routing_clock_layers metal2-metal3
# set global_routing_layer_adjustments {{met1 0.5} {met2 0.5} {met3 0.5} {met4 0.5} {met5 0.5}}
set global_routing_layer_adjustments {}

set rcx_rules_file "amic5n/amic5n.rcx_rules"

# Local Variables:
# mode:tcl
# End:
