0.7
2020.2
May 21 2025
22:59:56
/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_02/4bit_adder/4bit_adder.sim/sim_1/synth/func/xsim/FullAdder_func_synth.v,1758359712,verilog,,,,FullAdder;glbl,,,../../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef,,,,,
