[{"DBLP title": "CATERPILLAR: Coarse Grain Reconfigurable Architecture for accelerating the training of Deep Neural Networks.", "DBLP authors": ["Yuanfang Li", "Ardavan Pedram"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995252", "OA papers": [{"PaperId": "https://openalex.org/W2964194679", "PaperTitle": "CATERPILLAR: Coarse Grain Reconfigurable Architecture for accelerating the training of Deep Neural Networks", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Yuanfang Li", "Ardavan Pedram"]}]}, {"DBLP title": "Fast and efficient implementation of Convolutional Neural Networks on FPGA.", "DBLP authors": ["Abhinav Podili", "Chi Zhang", "Viktor K. Prasanna"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995253", "OA papers": [{"PaperId": "https://openalex.org/W2742152118", "PaperTitle": "Fast and efficient implementation of Convolutional Neural Networks on FPGA", "Year": 2017, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Abhinav Podili", "Chi Zhang", "Viktor K. Prasanna"]}]}, {"DBLP title": "Parallel Multi Channel convolution using General Matrix Multiplication.", "DBLP authors": ["Aravind Vasudevan", "Andrew Anderson", "David Gregg"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995254", "OA papers": [{"PaperId": "https://openalex.org/W2605739168", "PaperTitle": "Parallel Multi Channel convolution using General Matrix Multiplication", "Year": 2017, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Trinity College": 3.0}, "Authors": ["Aravind Vasudevan", "Andrew E. Anderson", "David Gregg"]}]}, {"DBLP title": "High-performance FPGA implementation of equivariant adaptive separation via independence algorithm for Independent Component Analysis.", "DBLP authors": ["Mahdi Nazemi", "Shahin Nazarian", "Massoud Pedram"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995255", "OA papers": [{"PaperId": "https://openalex.org/W2962676816", "PaperTitle": "High-performance FPGA implementation of equivariant adaptive separation via independence algorithm for Independent Component Analysis", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Mahdi Nazemi", "Shahin Nazarian", "Massoud Pedram"]}]}, {"DBLP title": "Design and comparative evaluation of GPGPU- and FPGA-based MPSoC ECU architectures for secure, dependable, and real-time automotive CPS.", "DBLP authors": ["Bikash Poudel", "Naresh Kumar Giri", "Arslan Munir"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995256", "OA papers": [{"PaperId": "https://openalex.org/W2741022416", "PaperTitle": "Design and comparative evaluation of GPGPU- and FPGA-based MPSoC ECU architectures for secure, dependable, and real-time automotive CPS", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Nevada Reno": 1.0, "Kansas State University": 2.0}, "Authors": ["Bikash Poudel", "Naresh Kumar Giri", "Arslan Munir"]}]}, {"DBLP title": "High-Level Synthesis for side-channel defense.", "DBLP authors": ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995257", "OA papers": [{"PaperId": "https://openalex.org/W2741455831", "PaperTitle": "High-Level Synthesis for side-channel defense", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["S. T. Choden Konigsmark", "Deming Chen", "Martin C.S. Wong"]}]}, {"DBLP title": "DoSGuard: Protecting pipelined MPSoCs against hardware Trojan based DoS attacks.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995258", "OA papers": [{"PaperId": "https://openalex.org/W2741404989", "PaperTitle": "DoSGuard: Protecting pipelined MPSoCs against hardware Trojan based DoS attacks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"UNSW Sydney": 3.0, "University of Peradeniya": 1.0}, "Authors": ["Amin Malekpour", "Roshan Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"]}]}, {"DBLP title": "Hardwiring the OS kernel into a Java application processor.", "DBLP authors": ["Chun-Jen Tsai", "Cheng-Ju Lin", "Cheng-Yang Chen", "Yan-Hung Lin", "Wei-Jhong Ji", "Sheng-Di Hong"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995259", "OA papers": [{"PaperId": "https://openalex.org/W2740279829", "PaperTitle": "Hardwiring the OS kernel into a Java application processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 6.0}, "Authors": ["Chun-Jen Tsai", "Cheng-Ju Lin", "Chengyang Chen", "Yan-Hung Lin", "Wei-Jhong Ji", "Sheng Hong"]}]}, {"DBLP title": "Hardware support for embedded operating system security.", "DBLP authors": ["Arman Pouraghily", "Tilman Wolf", "Russell Tessier"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995260", "OA papers": [{"PaperId": "https://openalex.org/W2739804234", "PaperTitle": "Hardware support for embedded operating system security", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Arman Pouraghily", "Tilman Wolf", "Russell Tessier"]}]}, {"DBLP title": "Hardware-accelerated CCD readout smear correction for Fast Solar Polarimeter.", "DBLP authors": ["Stefan Tabel", "Korbinian Weikl", "Walter Stechele"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995261", "OA papers": [{"PaperId": "https://openalex.org/W2740050725", "PaperTitle": "Hardware-accelerated CCD readout smear correction for Fast Solar Polarimeter", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Max Planck Society": 2.0, "Technical University of Munich": 1.0}, "Authors": ["Stefan Tabel", "Korbinian Weikl", "Walter Stechele"]}]}, {"DBLP title": "Real-time object detection in software with custom vector instructions and algorithm changes.", "DBLP authors": ["Joe Edwards", "Guy G. F. Lemieux"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995262", "OA papers": [{"PaperId": "https://openalex.org/W2740088230", "PaperTitle": "Real-time object detection in software with custom vector instructions and algorithm changes", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Vector Institute": 1.0, "University of British Columbia": 1.0}, "Authors": ["Joe Edwards", "Guy G.F. Lemieux"]}]}, {"DBLP title": "An efficient embedded multi-ported memory architecture for next-generation FPGAs.", "DBLP authors": ["S. Navid Shahrouzi", "Darshika G. Perera"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995263", "OA papers": [{"PaperId": "https://openalex.org/W2739962869", "PaperTitle": "An efficient embedded multi-ported memory architecture for next-generation FPGAs", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Colorado Colorado Springs": 2.0}, "Authors": ["S. Navid Shahrouzi", "Darshika G. Perera"]}]}, {"DBLP title": "A Staged Memory Resource Management Method for CMP systems.", "DBLP authors": ["Yangguo Liu", "Junlin Lu", "Dong Tong", "Xu Cheng"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995264", "OA papers": [{"PaperId": "https://openalex.org/W2740362576", "PaperTitle": "A Staged Memory Resource Management Method for CMP systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 4.0}, "Authors": ["Liu Yangguo", "Junlin Lu", "Dong Tong", "Xu Cheng"]}]}, {"DBLP title": "CFStore: Boosting Hybrid storage performance by device crossfire.", "DBLP authors": ["Wei Zhou", "Dan Feng", "Zhipeng Tan"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995265", "OA papers": [{"PaperId": "https://openalex.org/W2741301904", "PaperTitle": "CFStore: Boosting Hybrid storage performance by device crossfire", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 1.5, "Huazhong University of Science and Technology": 1.5}, "Authors": ["Wei Zhou", "Dan Feng", "Zhipeng Tan"]}]}, {"DBLP title": "RVNet: A fast and high energy efficiency network packet processing system on RISC-V.", "DBLP authors": ["Yanpeng Wang", "Mei Wen", "Chunyuan Zhang", "Jie Lin"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995266", "OA papers": [{"PaperId": "https://openalex.org/W2739791233", "PaperTitle": "RVNet: A fast and high energy efficiency network packet processing system on RISC-V", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 4.0}, "Authors": ["Yanpeng Wang", "Mei Wen", "Chunyuan Zhang", "James C. Lin"]}]}, {"DBLP title": "Massive spatial query on the Kepler architecture.", "DBLP authors": ["Yili Gong", "Jia Tang", "Wenhai Li", "Zihui Ye"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995267", "OA papers": [{"PaperId": "https://openalex.org/W2740711480", "PaperTitle": "Massive spatial query on the Kepler architecture", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Wuhan University": 4.0}, "Authors": ["Yili Gong", "Jia Tang", "Wenhai Li", "Zihui Ye"]}]}, {"DBLP title": "PFSI.sw: A programming framework for sea ice model algorithms based on Sunway many-core processor.", "DBLP authors": ["Binyang Li", "Bo Li", "Depei Qian"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995268", "OA papers": [{"PaperId": "https://openalex.org/W2740340738", "PaperTitle": "PFSI.sw: A programming framework for sea ice model algorithms based on Sunway many-core processor", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Software": 1.5, "Beihang University": 1.5}, "Authors": ["Binyang Li", "Bo Li", "Depei Qian"]}]}, {"DBLP title": "MicRun: A framework for scale-free graph algorithms on SIMD architecture of the Xeon Phi.", "DBLP authors": ["Jie Lin", "Qingbo Wu", "Yusong Tan", "Jie Yu", "Qi Zhang", "Xiaoling Li", "Lei Luo"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995269", "OA papers": [{"PaperId": "https://openalex.org/W2741392386", "PaperTitle": "MicRun: A framework for scale-free graph algorithms on SIMD architecture of the Xeon Phi", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Defense Technology": 7.0}, "Authors": ["Jun Lin", "Qingbo Wu", "Yusong Tan", "Jie Yu", "Qi Zhang", "Xiaoling Li", "Lei Luo"]}]}, {"DBLP title": "Hierarchical Dataflow Model for efficient programming of clustered manycore processors.", "DBLP authors": ["Julien Hascoet", "Karol Desnos", "Jean-Fran\u00e7ois Nezan", "Beno\u00eet Dupont de Dinechin"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995270", "OA papers": [{"PaperId": "https://openalex.org/W2740883034", "PaperTitle": "Hierarchical Dataflow Model for efficient programming of clustered manycore processors", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Rennes": 2.5, "Kalray, France": 1.5}, "Authors": ["Julien Hascoet", "Karol Desnos", "Jean-Francois Nezan", "Benoit Dupont de Dinechin"]}]}, {"DBLP title": "Modeling and evaluation for gather/scatter operations in Vector-SIMD architectures.", "DBLP authors": ["Hongbing Tan", "Haiyan Chen", "Sheng Liu", "Jianguo Wu"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995271", "OA papers": [{"PaperId": "https://openalex.org/W2741643470", "PaperTitle": "Modeling and evaluation for gather/scatter operations in Vector-SIMD architectures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Defense Technology": 4.0}, "Authors": ["Hongbing Tan", "Haiyan Chen", "Sheng Liu", "Jianguo Wu"]}]}, {"DBLP title": "reMinMin: A novel static energy-centric list scheduling approach based on real measurements.", "DBLP authors": ["Achim L\u00f6sch", "Marco Platzner"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995272", "OA papers": [{"PaperId": "https://openalex.org/W2740826172", "PaperTitle": "reMinMin: A novel static energy-centric list scheduling approach based on real measurements", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Achim Losch", "Marco Platzner"]}]}, {"DBLP title": "Hardware design and analysis of efficient loop coarsening and border handling for image processing.", "DBLP authors": ["M. Akif Ozkan", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995273", "OA papers": [{"PaperId": "https://openalex.org/W2740250250", "PaperTitle": "Hardware design and analysis of efficient loop coarsening and border handling for image processing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["M. Akif Ozkan", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension.", "DBLP authors": ["Rishan Senanayake", "Namitha Liyanage", "Sasindu Wijeratne", "Sachille Atapattu", "Kasun Athukorala", "P. M. K. Tharaka", "Geethan Karunaratne", "R. M. A. U. Senarath", "Ishantha Perera", "Ashen Ekanayake", "Ajith Pasqual"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995274", "OA papers": [{"PaperId": "https://openalex.org/W2742163243", "PaperTitle": "High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Paraqum Technologies, Dehiwala, Sri Lanka": 10.0, "University of Moratuwa": 1.0}, "Authors": ["Rishan Senanayake", "Namitha Liyanage", "Sasindu Wijeratne", "Sachille Atapattu", "Kasun Athukorala", "P. M. K. Tharaka", "Geethan Karunaratne", "R.M.A.U. Senarath", "Ishantha Perera", "Ashen Ekanayake", "Ajith Pasqual"]}]}, {"DBLP title": "Design and implementation of adaptive signal processing systems using Markov decision processes.", "DBLP authors": ["Lin Li", "Adrian E. Sapio", "Jiahao Wu", "Yanzhou Liu", "Kyunghun Lee", "Marilyn Wolf", "Shuvra S. Bhattacharyya"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995275", "OA papers": [{"PaperId": "https://openalex.org/W2741844421", "PaperTitle": "Design and implementation of adaptive signal processing systems using Markov decision processes", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park, ECE Department, 20742, USA": 6.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Lin Li", "Adrian Sapio", "Jiahao Wu", "Yanzhou Liu", "Kyung-Hun Lee", "Marilyn Wolf", "Shuvra S. Bhattacharyya"]}]}, {"DBLP title": "An embedded scalable linear model predictive hardware-based controller using ADMM.", "DBLP authors": ["Pei Zhang", "Joseph Zambreno", "Phillip H. Jones"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995276", "OA papers": [{"PaperId": "https://openalex.org/W2739592510", "PaperTitle": "An embedded scalable linear model predictive hardware-based controller using ADMM", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Pei Zhang", "Joseph Zambreno", "Phillip John Jones"]}]}, {"DBLP title": "CGRA-ME: A unified framework for CGRA modelling and exploration.", "DBLP authors": ["S. Alexander Chin", "Noriaki Sakamoto", "Allan Rui", "Jim Zhao", "Jin Hee Kim", "Yuko Hara-Azumi", "Jason Helge Anderson"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995277", "OA papers": [{"PaperId": "https://openalex.org/W2741661236", "PaperTitle": "CGRA-ME: A unified framework for CGRA modelling and exploration", "Year": 2017, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Toronto": 5.0, "National Institute of Information and Communications Technology": 1.0, "Tokyo Institute of Technology": 1.0}, "Authors": ["S. Alexander Chin", "Noriaki Sakamoto", "Allan Rui", "Jim Zhao", "Jin-Soo Kim", "Yuko Hara-Azumi", "Jason H. Anderson"]}]}, {"DBLP title": "OpenCL-based design pattern for line rate packet processing.", "DBLP authors": ["Jehandad Khan", "Peter Athanas", "Skip Booth", "John Marshall"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995278", "OA papers": [{"PaperId": "https://openalex.org/W2739845695", "PaperTitle": "OpenCL-based design pattern for line rate packet processing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 2.0, "Cisco Systems Inc., RTP, North Carolina, United States of America": 2.0}, "Authors": ["Jehandad Khan", "Peter Athanas", "Skip Booth", "John Marshall"]}]}, {"DBLP title": "Acceleration of Frequent Itemset Mining on FPGA using SDAccel and Vivado HLS.", "DBLP authors": ["Vinh Dang", "Kevin Skadron"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995279", "OA papers": [{"PaperId": "https://openalex.org/W2740087560", "PaperTitle": "Acceleration of Frequent Itemset Mining on FPGA using SDAccel and Vivado HLS", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Virginia": 2.0}, "Authors": ["Vinh N. Dang", "Kevin Skadron"]}]}, {"DBLP title": "OpenMP device offloading to FPGA accelerators.", "DBLP authors": ["Lukas Sommer", "Jens Korinth", "Andreas Koch"], "year": 2017, "doi": "https://doi.org/10.1109/ASAP.2017.7995280", "OA papers": [{"PaperId": "https://openalex.org/W2741997154", "PaperTitle": "OpenMP device offloading to FPGA accelerators", "Year": 2017, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Embedded Systems and Applications Group,TU Darmstadt,Germany": 2.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Lukas Sommer", "Jens Korinth", "Andreas Koch"]}]}]