<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/sonic_blocksync_testbench.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/sonic_blocksync_sim_tb_sonic_blocksync_sim_inst.v"
   type="VERILOG" />
 <file
   path="sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/sonic_blocksync_sim_tb.v"
   type="VERILOG" />
 <topLevel name="sonic_blocksync_sim_tb" />
 <deviceFamily name="Stratix IV" />
</simPackage>
