<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>XY-GalvoScanner: system_stm32f4xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xyConfCrop.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">XY-GalvoScanner
   &#160;<span id="projectnumber">1.4</span>
   </div>
   <div id="projectbrief">Galvanometer based, hybrid compensator controlled effect-laser system.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00467_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">system_stm32f4xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00467.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00463.html">stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/************************* Miscellaneous Configuration ************************/</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* #define DATA_IN_ExtSRAM */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/* #define DATA_IN_ExtSDRAM */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437x || STM32F429_439xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#if defined (STM32F411xE)    </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* #define USE_HSE_BYPASS */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#if defined (USE_HSE_BYPASS)     </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define HSE_BYPASS_INPUT_FREQUENCY   8000000</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_HSE_BYPASS */</span><span class="preprocessor">    </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* #define VECT_TAB_SRAM */</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="a00666.html#ga40e1495541cbb4acbe3f1819bd87a9fe">  309</a></span>&#160;<span class="preprocessor">#define VECT_TAB_OFFSET  0x00 </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/************************* PLL Parameters *************************************/</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define PLL_M      8</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#if defined (USE_HSE_BYPASS)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define PLL_M      8    </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor">   </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define PLL_M      16</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_HSE_BYPASS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define PLL_Q      7</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define PLL_N      336</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define PLL_P      2</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define PLL_N      360</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define PLL_P      2</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437x || STM32F429_439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#if defined (STM32F401xx)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define PLL_N      336</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define PLL_P      4</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#if defined (STM32F411xE)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define PLL_N      400</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define PLL_P      4   </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  uint32_t <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 168000000;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  uint32_t <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 180000000;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437x || STM32F429_439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#if defined (STM32F401xx)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  uint32_t <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 84000000;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#if defined (STM32F411xE)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  uint32_t <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 100000000;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<a class="code" href="a00405.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a00670.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>); </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="keywordtype">void</span> <a class="code" href="a00670.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="a00670.html#ga93f514700ccf00d08dbdcff7f1224eb2">  418</a></span>&#160;{</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="a00516.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; 10*2)|(3UL &lt;&lt; 11*2));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  RCC-&gt;CR |= (uint32_t)0x00000001;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">/* Reset CFGR register */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  RCC-&gt;CFGR = 0x00000000;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  RCC-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">/* Reset PLLCFGR register */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  RCC-&gt;PLLCFGR = 0x24003010;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  RCC-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="comment">/* Disable all interrupts */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  RCC-&gt;CIR = 0x00000000;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  SystemInit_ExtMemCtl(); </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;         </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">/* Configure the System clock source, PLL Multiplier and Divider factors, </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">     AHB/APBx prescalers and Flash settings ----------------------------------*/</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="a00670.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="a00516.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = SRAM_BASE | <a class="code" href="a00666.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="a00516.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="a00675.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | <a class="code" href="a00666.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keywordtype">void</span> <a class="code" href="a00670.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="a00670.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  495</a></span>&#160;{</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  tmp = RCC-&gt;CFGR &amp; <a class="code" href="a00678.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a00672.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock source */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = HSE_VALUE;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock source */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;       <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">         SYSCLK = PLL_VCO / PLL_P</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">         */</span>    </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      pllsource = (RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC) &gt;&gt; 22;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      pllm = RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLM;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      {</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        pllvco = (HSE_VALUE / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        pllvco = (<a class="code" href="a00672.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);      </div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      }</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#elif defined (STM32F411xE)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#if defined (USE_HSE_BYPASS)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        pllvco = (HSE_BYPASS_INPUT_FREQUENCY / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      }  </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#else  </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="keywordflow">if</span> (pllsource == 0)</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        pllvco = (<a class="code" href="a00672.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      }  </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_HSE_BYPASS */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      pllp = (((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLP) &gt;&gt;16) + 1 ) *2;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = pllvco/pllp;      </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a00672.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  }</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">/* Compute HCLK frequency --------------------------------------------------*/</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  tmp = AHBPrescTable[((RCC-&gt;CFGR &amp; <a class="code" href="a00678.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; 4)];</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">/* HCLK frequency */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;}</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a00670.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="a00670.html#ga1ee14ac28e60198cc998586807b51e4c">  565</a></span>&#160;{</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/*            PLL (clocked by HSE) used as System clock source                */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="a00405.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  </div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">/* Enable HSE */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  RCC-&gt;CR |= ((uint32_t)RCC_CR_HSEON);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    HSEStatus = RCC-&gt;CR &amp; RCC_CR_HSERDY;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    StartUpCounter++;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="a00672.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">if</span> ((RCC-&gt;CR &amp; RCC_CR_HSERDY) != RESET)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  }</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  {</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="comment">/* Select regulator voltage output Scale 1 mode */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    RCC-&gt;APB1ENR |= RCC_APB1ENR_PWREN;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    PWR-&gt;CR |= <a class="code" href="a00678.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="comment">/* HCLK = SYSCLK / 1*/</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">/* PCLK2 = HCLK / 2*/</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">/* PCLK1 = HCLK / 4*/</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#if defined (STM32F401xx)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">/* PCLK2 = HCLK / 2*/</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="comment">/* PCLK1 = HCLK / 4*/</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;   </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="comment">/* Configure the main PLL */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    RCC-&gt;PLLCFGR = PLL_M | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) |</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q &lt;&lt; 24);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">/* Enable the main PLL */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    RCC-&gt;CR |= RCC_CR_PLLON;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="comment">/* Wait till the main PLL is ready */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">while</span>((RCC-&gt;CR &amp; RCC_CR_PLLRDY) == 0)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    }</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;   </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="comment">/* Enable the Over-drive to extend the clock frequency to 180 Mhz */</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    PWR-&gt;CR |= <a class="code" href="a00678.html#gadbb849c6c4908d6f08f4fdc28d702522">PWR_CR_ODEN</a>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">while</span>((PWR-&gt;CSR &amp; <a class="code" href="a00678.html#gae35dfabd53bc335d95d330442cdfac6d">PWR_CSR_ODRDY</a>) == 0)</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    PWR-&gt;CR |= <a class="code" href="a00678.html#gaf1e865d13e084ed53bded37c3cdea173">PWR_CR_ODSWEN</a>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">while</span>((PWR-&gt;CSR &amp; <a class="code" href="a00678.html#gabb55eb15d71248b59e36a158039f9b54">PWR_CSR_ODSWRDY</a>) == 0)</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    {</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    }      </div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    FLASH-&gt;ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437x || STM32F429_439xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)     </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    FLASH-&gt;ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#if defined (STM32F401xx)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    FLASH-&gt;ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="comment">/* Select the main PLL as system clock source */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    RCC-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="a00678.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; (uint32_t)<a class="code" href="a00678.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a> ) != <a class="code" href="a00678.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    {</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  }</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#elif defined (STM32F411xE)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#if defined (USE_HSE_BYPASS) </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/*            PLL (clocked by HSE) used as System clock source                */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="a00405.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  </div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">/* Enable HSE and HSE BYPASS */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  RCC-&gt;CR |= ((uint32_t)RCC_CR_HSEON | RCC_CR_HSEBYP);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  {</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    HSEStatus = RCC-&gt;CR &amp; RCC_CR_HSERDY;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    StartUpCounter++;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="a00672.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">if</span> ((RCC-&gt;CR &amp; RCC_CR_HSERDY) != RESET)</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  }</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  {</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  }</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  {</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="comment">/* Select regulator voltage output Scale 1 mode */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    RCC-&gt;APB1ENR |= RCC_APB1ENR_PWREN;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    PWR-&gt;CR |= <a class="code" href="a00678.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="comment">/* HCLK = SYSCLK / 1*/</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">/* PCLK2 = HCLK / 2*/</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    </div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">/* PCLK1 = HCLK / 4*/</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="comment">/* Configure the main PLL */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    RCC-&gt;PLLCFGR = PLL_M | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) |</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q &lt;&lt; 24);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    </div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">/* Enable the main PLL */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    RCC-&gt;CR |= RCC_CR_PLLON;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">/* Wait till the main PLL is ready */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">while</span>((RCC-&gt;CR &amp; RCC_CR_PLLRDY) == 0)</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    {</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    }</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    FLASH-&gt;ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">/* Select the main PLL as system clock source */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    RCC-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="a00678.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; (uint32_t)<a class="code" href="a00678.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a> ) != <a class="code" href="a00678.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  }</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* HSI will be used as PLL clock source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="comment">/* Select regulator voltage output Scale 1 mode */</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  RCC-&gt;APB1ENR |= RCC_APB1ENR_PWREN;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  PWR-&gt;CR |= <a class="code" href="a00678.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  </div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="comment">/* HCLK = SYSCLK / 1*/</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  </div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="comment">/* PCLK2 = HCLK / 2*/</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">/* PCLK1 = HCLK / 4*/</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="a00678.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="comment">/* Configure the main PLL */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  RCC-&gt;PLLCFGR = PLL_M | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) | (PLL_Q &lt;&lt; 24); </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  </div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">/* Enable the main PLL */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  RCC-&gt;CR |= RCC_CR_PLLON;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  </div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">/* Wait till the main PLL is ready */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">while</span>((RCC-&gt;CR &amp; RCC_CR_PLLRDY) == 0)</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  }</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  </div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  FLASH-&gt;ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  </div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">/* Select the main PLL as system clock source */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  RCC-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="a00678.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="a00678.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  </div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; (uint32_t)<a class="code" href="a00678.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a> ) != <a class="code" href="a00678.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  }</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_HSE_BYPASS */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;}</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;{</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/*-- GPIOs Configuration -----------------------------------------------------*/</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+--------------+</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> +                       SRAM pins assignment                               +</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+--------------+</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> | PD0  &lt;-&gt; FMC_D2  | PE0  &lt;-&gt; FMC_NBL0 | PF0  &lt;-&gt; FMC_A0 | PG0 &lt;-&gt; FMC_A10 | </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> | PD1  &lt;-&gt; FMC_D3  | PE1  &lt;-&gt; FMC_NBL1 | PF1  &lt;-&gt; FMC_A1 | PG1 &lt;-&gt; FMC_A11 | </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> | PD4  &lt;-&gt; FMC_NOE | PE3  &lt;-&gt; FMC_A19  | PF2  &lt;-&gt; FMC_A2 | PG2 &lt;-&gt; FMC_A12 | </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> | PD5  &lt;-&gt; FMC_NWE | PE4  &lt;-&gt; FMC_A20  | PF3  &lt;-&gt; FMC_A3 | PG3 &lt;-&gt; FMC_A13 | </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"> | PD8  &lt;-&gt; FMC_D13 | PE7  &lt;-&gt; FMC_D4   | PF4  &lt;-&gt; FMC_A4 | PG4 &lt;-&gt; FMC_A14 | </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"> | PD9  &lt;-&gt; FMC_D14 | PE8  &lt;-&gt; FMC_D5   | PF5  &lt;-&gt; FMC_A5 | PG5 &lt;-&gt; FMC_A15 | </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> | PD10 &lt;-&gt; FMC_D15 | PE9  &lt;-&gt; FMC_D6   | PF12 &lt;-&gt; FMC_A6 | PG9 &lt;-&gt; FMC_NE2 | </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> | PD11 &lt;-&gt; FMC_A16 | PE10 &lt;-&gt; FMC_D7   | PF13 &lt;-&gt; FMC_A7 |-----------------+</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> | PD12 &lt;-&gt; FMC_A17 | PE11 &lt;-&gt; FMC_D8   | PF14 &lt;-&gt; FMC_A8 | </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> | PD13 &lt;-&gt; FMC_A18 | PE12 &lt;-&gt; FMC_D9   | PF15 &lt;-&gt; FMC_A9 | </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> | PD14 &lt;-&gt; FMC_D0  | PE13 &lt;-&gt; FMC_D10  |-----------------+</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> | PD15 &lt;-&gt; FMC_D1  | PE14 &lt;-&gt; FMC_D11  |</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> |                  | PE15 &lt;-&gt; FMC_D12  |</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> +------------------+------------------+</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;   <span class="comment">/* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  RCC-&gt;AHB1ENR   |= 0x00000078;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  </div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="comment">/* Connect PDx pins to FMC Alternate function */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  GPIOD-&gt;AFR[0]  = 0x00cc00cc;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  GPIOD-&gt;AFR[1]  = 0xcccccccc;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="comment">/* Configure PDx pins in Alternate function mode */</span>  </div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  GPIOD-&gt;MODER   = 0xaaaa0a0a;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="comment">/* Configure PDx pins speed to 100 MHz */</span>  </div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  GPIOD-&gt;OSPEEDR = 0xffff0f0f;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="comment">/* Configure PDx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  GPIOD-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  GPIOD-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">/* Connect PEx pins to FMC Alternate function */</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  GPIOE-&gt;AFR[0]  = 0xcccccccc;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  GPIOE-&gt;AFR[1]  = 0xcccccccc;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  GPIOE-&gt;MODER   = 0xaaaaaaaa;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">/* Configure PEx pins speed to 100 MHz */</span> </div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  GPIOE-&gt;OSPEEDR = 0xffffffff;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">/* Configure PEx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  GPIOE-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  GPIOE-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="comment">/* Connect PFx pins to FMC Alternate function */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  GPIOF-&gt;AFR[0]  = 0x00cccccc;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  GPIOF-&gt;AFR[1]  = 0xcccc0000;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="comment">/* Configure PFx pins in Alternate function mode */</span>   </div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  GPIOF-&gt;MODER   = 0xaa000aaa;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="comment">/* Configure PFx pins speed to 100 MHz */</span> </div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  GPIOF-&gt;OSPEEDR = 0xff000fff;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="comment">/* Configure PFx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  GPIOF-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  GPIOF-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="comment">/* Connect PGx pins to FMC Alternate function */</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  GPIOG-&gt;AFR[0]  = 0x00cccccc;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  GPIOG-&gt;AFR[1]  = 0x000000c0;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  GPIOG-&gt;MODER   = 0x00080aaa;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="comment">/* Configure PGx pins speed to 100 MHz */</span> </div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  GPIOG-&gt;OSPEEDR = 0x000c0fff;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="comment">/* Configure PGx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  GPIOG-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  GPIOG-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  </div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/*-- FMC Configuration ------------------------------------------------------*/</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="comment">/* Enable the FMC/FSMC interface clock */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  RCC-&gt;AHB3ENR         |= 0x00000001;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  </div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  FMC_Bank1-&gt;BTCR[2]  = 0x00001011;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  FMC_Bank1-&gt;BTCR[3]  = 0x00000201;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  FMC_Bank1E-&gt;BWTR[2] = 0x0fffffff;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx || STM32F429_439xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  FSMC_Bank1-&gt;BTCR[2]  = 0x00001011;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  FSMC_Bank1-&gt;BTCR[3]  = 0x00000201;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  FSMC_Bank1E-&gt;BWTR[2] = 0x0fffffff;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">  Bank1_SRAM2 is configured as follow:</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">  In case of FSMC configuration </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">  NORSRAMTimingStructure.FSMC_AddressSetupTime = 1;</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">  NORSRAMTimingStructure.FSMC_AddressHoldTime = 0;</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  NORSRAMTimingStructure.FSMC_DataSetupTime = 2;</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">  NORSRAMTimingStructure.FSMC_BusTurnAroundDuration = 0;</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  NORSRAMTimingStructure.FSMC_CLKDivision = 0;</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">  NORSRAMTimingStructure.FSMC_DataLatency = 0;</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">  NORSRAMTimingStructure.FSMC_AccessMode = FMC_AccessMode_A;</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM2;</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;  </span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">  In case of FMC configuration   </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">  NORSRAMTimingStructure.FMC_AddressSetupTime = 1;</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  NORSRAMTimingStructure.FMC_AddressHoldTime = 0;</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  NORSRAMTimingStructure.FMC_DataSetupTime = 2;</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  NORSRAMTimingStructure.FMC_BusTurnAroundDuration = 0;</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">  NORSRAMTimingStructure.FMC_CLKDivision = 0;</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">  NORSRAMTimingStructure.FMC_DataLatency = 0;</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">  NORSRAMTimingStructure.FMC_AccessMode = FMC_AccessMode_A;</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_Bank = FMC_Bank1_NORSRAM2;</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_DataAddressMux = FMC_DataAddressMux_Disable;</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_MemoryType = FMC_MemoryType_SRAM;</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_MemoryDataWidth = FMC_MemoryDataWidth_16b;</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;  </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_WrapMode = FMC_WrapMode_Disable;</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_WriteOperation = FMC_WriteOperation_Enable;</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_WaitSignal = FMC_WaitSignal_Disable;</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_ExtendedMode = FMC_ExtendedMode_Disable;</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_WriteBurst = FMC_WriteBurst_Disable;</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_ContinousClock = FMC_CClock_SyncOnly;</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_ReadWriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">  FMC_NORSRAMInitStructure.FMC_WriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  </div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;}</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  </div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSDRAM</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;{</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keyword">register</span> uint32_t tmpreg = 0, timeout = 0xFFFF;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="keyword">register</span> uint32_t index;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="comment">/* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">      clock */</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  RCC-&gt;AHB1ENR |= 0x000001FC;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  </div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="comment">/* Connect PCx pins to FMC Alternate function */</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  GPIOC-&gt;AFR[0]  = 0x0000000c;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  GPIOC-&gt;AFR[1]  = 0x00007700;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="comment">/* Configure PCx pins in Alternate function mode */</span>  </div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  GPIOC-&gt;MODER   = 0x00a00002;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="comment">/* Configure PCx pins speed to 50 MHz */</span>  </div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  GPIOC-&gt;OSPEEDR = 0x00a00002;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="comment">/* Configure PCx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  GPIOC-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="comment">/* No pull-up, pull-down for PCx pins */</span> </div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  GPIOC-&gt;PUPDR   = 0x00500000;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  </div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="comment">/* Connect PDx pins to FMC Alternate function */</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  GPIOD-&gt;AFR[0]  = 0x000000CC;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  GPIOD-&gt;AFR[1]  = 0xCC000CCC;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="comment">/* Configure PDx pins in Alternate function mode */</span>  </div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  GPIOD-&gt;MODER   = 0xA02A000A;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="comment">/* Configure PDx pins speed to 50 MHz */</span>  </div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  GPIOD-&gt;OSPEEDR = 0xA02A000A;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="comment">/* Configure PDx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  GPIOD-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  GPIOD-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="comment">/* Connect PEx pins to FMC Alternate function */</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  GPIOE-&gt;AFR[0]  = 0xC00000CC;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  GPIOE-&gt;AFR[1]  = 0xCCCCCCCC;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  GPIOE-&gt;MODER   = 0xAAAA800A;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">/* Configure PEx pins speed to 50 MHz */</span> </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  GPIOE-&gt;OSPEEDR = 0xAAAA800A;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="comment">/* Configure PEx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  GPIOE-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  GPIOE-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">/* Connect PFx pins to FMC Alternate function */</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  GPIOF-&gt;AFR[0]  = 0xcccccccc;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  GPIOF-&gt;AFR[1]  = 0xcccccccc;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="comment">/* Configure PFx pins in Alternate function mode */</span>   </div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  GPIOF-&gt;MODER   = 0xAA800AAA;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="comment">/* Configure PFx pins speed to 50 MHz */</span> </div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  GPIOF-&gt;OSPEEDR = 0xAA800AAA;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="comment">/* Configure PFx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  GPIOF-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  GPIOF-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="comment">/* Connect PGx pins to FMC Alternate function */</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  GPIOG-&gt;AFR[0]  = 0xcccccccc;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  GPIOG-&gt;AFR[1]  = 0xcccccccc;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  GPIOG-&gt;MODER   = 0xaaaaaaaa;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="comment">/* Configure PGx pins speed to 50 MHz */</span> </div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  GPIOG-&gt;OSPEEDR = 0xaaaaaaaa;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="comment">/* Configure PGx pins Output type to push-pull */</span>  </div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  GPIOG-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  GPIOG-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  </div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="comment">/* Connect PHx pins to FMC Alternate function */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  GPIOH-&gt;AFR[0]  = 0x00C0CC00;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  GPIOH-&gt;AFR[1]  = 0xCCCCCCCC;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="comment">/* Configure PHx pins in Alternate function mode */</span> </div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  GPIOH-&gt;MODER   = 0xAAAA08A0;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="comment">/* Configure PHx pins speed to 50 MHz */</span> </div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  GPIOH-&gt;OSPEEDR = 0xAAAA08A0;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="comment">/* Configure PHx pins Output type to push-pull */</span>  </div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  GPIOH-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="comment">/* No pull-up, pull-down for PHx pins */</span> </div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  GPIOH-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  </div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="comment">/* Connect PIx pins to FMC Alternate function */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  GPIOI-&gt;AFR[0]  = 0xCCCCCCCC;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  GPIOI-&gt;AFR[1]  = 0x00000CC0;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="comment">/* Configure PIx pins in Alternate function mode */</span> </div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  GPIOI-&gt;MODER   = 0x0028AAAA;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="comment">/* Configure PIx pins speed to 50 MHz */</span> </div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  GPIOI-&gt;OSPEEDR = 0x0028AAAA;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="comment">/* Configure PIx pins Output type to push-pull */</span>  </div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  GPIOI-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="comment">/* No pull-up, pull-down for PIx pins */</span> </div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  GPIOI-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  </div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/*-- FMC Configuration ------------------------------------------------------*/</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="comment">/* Enable the FMC interface clock */</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  RCC-&gt;AHB3ENR |= 0x00000001;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  </div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="comment">/* Configure and enable SDRAM bank1 */</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  FMC_Bank5_6-&gt;SDCR[0] = 0x000039D0;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  FMC_Bank5_6-&gt;SDTR[0] = 0x01115351;      </div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  </div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="comment">/* SDRAM initialization sequence */</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="comment">/* Clock enable command */</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x00000011; </div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  {</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  }</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  </div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="comment">/* Delay */</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">for</span> (index = 0; index&lt;1000; index++);</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  </div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="comment">/* PALL command */</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x00000012;           </div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  timeout = 0xFFFF;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  }</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  </div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="comment">/* Auto refresh command */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x00000073;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  timeout = 0xFFFF;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  }</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="comment">/* MRD register program */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x00046014;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  timeout = 0xFFFF;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  {</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  } </div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  </div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="comment">/* Set refresh count */</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDRTR;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  FMC_Bank5_6-&gt;SDRTR = (tmpreg | (0x0000027C&lt;&lt;1));</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  </div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="comment">/* Disable write protection */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDCR[0]; </div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  FMC_Bank5_6-&gt;SDCR[0] = (tmpreg &amp; 0xFFFFFDFF);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  </div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">  Bank1_SDRAM is configured as follow:</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">  FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay = 2;      </span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">  FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay = 6;  </span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">  FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime = 4;        </span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">  FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay = 6;         </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">  FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime = 2;      </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">  FMC_SDRAMTimingInitStructure.FMC_RPDelay = 2;                </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">  FMC_SDRAMTimingInitStructure.FMC_RCDDelay = 2;               </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_Bank = SDRAM_BANK;</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_RowBitsNumber = FMC_RowBits_Number_11b;</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_InternalBankNumber = FMC_InternalBank_Number_4;</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_CASLatency = FMC_CAS_Latency_3; </span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_WriteProtection = FMC_Write_Protection_Disable;</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_SDClockPeriod = FMC_SDClock_Period_2;</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_ReadBurst = FMC_Read_Burst_disable;</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_ReadPipeDelay = FMC_ReadPipe_Delay_1;</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">  FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct = &amp;FMC_SDRAMTimingInitStructure;</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  </div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;}</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="a00670_html_ga1ee14ac28e60198cc998586807b51e4c"><div class="ttname"><a href="a00670.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a></div><div class="ttdeci">static void SetSysClock(void)</div><div class="ttdoc">Configures the System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash...</div><div class="ttdef"><b>Definition:</b> <a href="a00467_source.html#l00565">system_stm32f4xx.c:565</a></div></div>
<div class="ttc" id="a00678_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="a00678.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08632">stm32f4xx.h:8632</a></div></div>
<div class="ttc" id="a00672_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="a00672.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l00150">stm32f4xx.h:150</a></div></div>
<div class="ttc" id="a00678_html_ga0e340725f46e9462d9b02a079b9fa8ae"><div class="ttname"><a href="a00678.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV4</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08686">stm32f4xx.h:8686</a></div></div>
<div class="ttc" id="a00678_html_gadbb849c6c4908d6f08f4fdc28d702522"><div class="ttname"><a href="a00678.html#gadbb849c6c4908d6f08f4fdc28d702522">PWR_CR_ODEN</a></div><div class="ttdeci">#define PWR_CR_ODEN</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08387">stm32f4xx.h:8387</a></div></div>
<div class="ttc" id="a00463_html"><div class="ttname"><a href="a00463.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="a00678_html_gaf832ad6844c907d9bb37c1536defcb0d"><div class="ttname"><a href="a00678.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08685">stm32f4xx.h:8685</a></div></div>
<div class="ttc" id="a00678_html_gaccc33f1ba4e374e116ffa50f3a503030"><div class="ttname"><a href="a00678.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a></div><div class="ttdeci">#define PWR_CR_VOS</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08383">stm32f4xx.h:8383</a></div></div>
<div class="ttc" id="a00678_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="a00678.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08656">stm32f4xx.h:8656</a></div></div>
<div class="ttc" id="a00678_html_ga99d9c91eaad122460d324a71cc939d1b"><div class="ttname"><a href="a00678.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08697">stm32f4xx.h:8697</a></div></div>
<div class="ttc" id="a00405_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="a00405.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="a00405_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="a00666_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="a00666.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="a00467_source.html#l00309">system_stm32f4xx.c:309</a></div></div>
<div class="ttc" id="a00678_html_ga2b7d7f29b09a49c31404fc0d44645c84"><div class="ttname"><a href="a00678.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08662">stm32f4xx.h:8662</a></div></div>
<div class="ttc" id="a00405_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="a00405.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="a00405_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="a00678_html_gae35dfabd53bc335d95d330442cdfac6d"><div class="ttname"><a href="a00678.html#gae35dfabd53bc335d95d330442cdfac6d">PWR_CSR_ODRDY</a></div><div class="ttdeci">#define PWR_CSR_ODRDY</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08408">stm32f4xx.h:8408</a></div></div>
<div class="ttc" id="a00670_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="a00670.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="a00467_source.html#l00495">system_stm32f4xx.c:495</a></div></div>
<div class="ttc" id="a00678_html_gabb55eb15d71248b59e36a158039f9b54"><div class="ttname"><a href="a00678.html#gabb55eb15d71248b59e36a158039f9b54">PWR_CSR_ODSWRDY</a></div><div class="ttdeci">#define PWR_CSR_ODSWRDY</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08409">stm32f4xx.h:8409</a></div></div>
<div class="ttc" id="a00678_html_gaf1e865d13e084ed53bded37c3cdea173"><div class="ttname"><a href="a00678.html#gaf1e865d13e084ed53bded37c3cdea173">PWR_CR_ODSWEN</a></div><div class="ttdeci">#define PWR_CR_ODSWEN</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08388">stm32f4xx.h:8388</a></div></div>
<div class="ttc" id="a00516_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="a00516.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="a00405_source.html#l00587">core_cm0.h:587</a></div></div>
<div class="ttc" id="a00678_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="a00678.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08644">stm32f4xx.h:8644</a></div></div>
<div class="ttc" id="a00672_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="a00672.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l00146">stm32f4xx.h:146</a></div></div>
<div class="ttc" id="a00678_html_ga247aebf1999a38ea07785558d277bb1a"><div class="ttname"><a href="a00678.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08696">stm32f4xx.h:8696</a></div></div>
<div class="ttc" id="a00678_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="a00678.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08650">stm32f4xx.h:8650</a></div></div>
<div class="ttc" id="a00670_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="a00670.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...</div><div class="ttdef"><b>Definition:</b> <a href="a00467_source.html#l00418">system_stm32f4xx.c:418</a></div></div>
<div class="ttc" id="a00675_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="a00675.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l01843">stm32f4xx.h:1843</a></div></div>
<div class="ttc" id="a00678_html_ga87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="a00678.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdef"><b>Definition:</b> <a href="a00463_source.html#l08638">stm32f4xx.h:8638</a></div></div>
<div class="ttc" id="a00658_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="a00658.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a3f96fa416555f870f8f9424777b7b97.html">src</a></li><li class="navelem"><a class="el" href="a00467.html">system_stm32f4xx.c</a></li>
    <li class="footer">Generated on Fri Feb 10 2017 03:16:56 for XY-GalvoScanner by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
