module mult4x
#(parameter width=32)
(
	input [31:0] in,
	input [31:0] out,
	vdd,
	gnd
);
	assign s = a + b + cin;
endmodule

// Quartus II Verilog Template
// Unsigned multiply

module unsigned_multiply
#(parameter WIDTH=8)
(
	input [WIDTH-1:0] dataa,
	input [WIDTH-1:0] datab,
	output [2*WIDTH-1:0] dataout
);

	assign dataout = dataa * datab;

endmodule
