<map id="lib/Target/AMDGPU/AMDGPUFrameLowering.h" name="lib/Target/AMDGPU/AMDGPUFrameLowering.h">
<area shape="rect" id="node1" title="Interface to describe a layout of a stack frame on an AMDGPU target." alt="" coords="2109,5,2359,47"/>
<area shape="rect" id="node2" href="$AMDGPUFrameLowering_8cpp.html" title=" " alt="" coords="1947,95,2196,136"/>
<area shape="rect" id="node3" href="$R600FrameLowering_8h.html" title=" " alt="" coords="2064,184,2287,225"/>
<area shape="rect" id="node24" href="$SIFrameLowering_8h.html" title=" " alt="" coords="2329,95,2531,136"/>
<area shape="rect" id="node4" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="5,363,228,404"/>
<area shape="rect" id="node5" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="2047,281,2304,307"/>
<area shape="rect" id="node6" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="5251,370,5550,397"/>
<area shape="rect" id="node7" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="1109,370,1428,397"/>
<area shape="rect" id="node8" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="1453,363,1663,404"/>
<area shape="rect" id="node9" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="1687,363,1914,404"/>
<area shape="rect" id="node10" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="1938,363,2167,404"/>
<area shape="rect" id="node11" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="2192,363,2404,404"/>
<area shape="rect" id="node12" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="2428,363,2659,404"/>
<area shape="rect" id="node13" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="2683,363,2894,404"/>
<area shape="rect" id="node14" href="$R600ISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the R600 subtarget." alt="" coords="3928,363,4135,404"/>
<area shape="rect" id="node15" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="2919,363,3125,404"/>
<area shape="rect" id="node16" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="3150,363,3387,404"/>
<area shape="rect" id="node17" href="$R600MCInstLower_8cpp.html" title="Code to lower R600 MachineInstrs to their corresponding MCInst." alt="" coords="3411,363,3638,404"/>
<area shape="rect" id="node18" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="3663,363,3904,404"/>
<area shape="rect" id="node19" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="253,370,527,397"/>
<area shape="rect" id="node20" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="552,363,788,404"/>
<area shape="rect" id="node21" href="$R600Subtarget_8cpp.html" title="Implements the R600 specific subclass of TargetSubtarget." alt="" coords="813,370,1085,397"/>
<area shape="rect" id="node22" href="$R600TargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="6121,363,6344,404"/>
<area shape="rect" id="node23" href="$R600TargetTransformInfo_8cpp.html" title=" " alt="" coords="6641,363,6864,404"/>
<area shape="rect" id="node25" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="5430,191,5683,218"/>
<area shape="rect" id="node50" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="2329,273,2531,315"/>
<area shape="rect" id="node26" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="7297,273,7563,315"/>
<area shape="rect" id="node27" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="7587,273,7825,315"/>
<area shape="rect" id="node28" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="7849,273,8104,315"/>
<area shape="rect" id="node29" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="8129,281,8425,307"/>
<area shape="rect" id="node30" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="8449,273,8720,315"/>
<area shape="rect" id="node31" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="8745,273,9043,315"/>
<area shape="rect" id="node32" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="9067,273,9299,315"/>
<area shape="rect" id="node33" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="2555,273,2787,315"/>
<area shape="rect" id="node34" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="2811,273,3043,315"/>
<area shape="rect" id="node35" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="3067,273,3294,315"/>
<area shape="rect" id="node36" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="3319,273,3565,315"/>
<area shape="rect" id="node37" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="3589,273,3852,315"/>
<area shape="rect" id="node38" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="3877,281,4199,307"/>
<area shape="rect" id="node39" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="4224,273,4460,315"/>
<area shape="rect" id="node40" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="4485,273,4714,315"/>
<area shape="rect" id="node41" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="4739,273,5001,315"/>
<area shape="rect" id="node42" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="5025,273,5259,315"/>
<area shape="rect" id="node43" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="5283,273,5545,315"/>
<area shape="rect" id="node44" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="5569,273,5829,315"/>
<area shape="rect" id="node45" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="5853,273,6121,315"/>
<area shape="rect" id="node46" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="7025,273,7273,315"/>
<area shape="rect" id="node47" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="6145,281,6435,307"/>
<area shape="rect" id="node48" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="6459,273,6683,315"/>
<area shape="rect" id="node49" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6708,281,7000,307"/>
</map>
