[{"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T22:02:33+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1fwb3p1/meet_akeana_at_the_riscv_summit_fpga_demo_of_high/\"> <img src=\"https://external-preview.redd.it/MCcbBErw900w7lO_Ns2C0jI9qk_-6-sPe3q96YjvK1g.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=84a699698638b83d3bf405d5f79f3d32d47cc55e\" alt=\"Meet Akeana at the RISC-V Summit; FPGA demo of high performance out-of-order core from the 5000-series\" title=\"Meet Akeana at the RISC-V Summit; FPGA demo of high performance out-of-order core from the 5000-series\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/camel-cdr-\"> /u/camel-cdr- </a> <br/> <span><a href=\"https://www.akeana.com/meet-akeana-at-the-risc-v-summit-north-america/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fwb3p1/meet_akeana_at_the_riscv_summit_fpga_demo_of_high/\">[comments]</a></span> </td></tr></table>", "id": 1269135, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fwb3p1/meet_akeana_at_the_riscv_summit_fpga_demo_of_high", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": "https://external-preview.redd.it/MCcbBErw900w7lO_Ns2C0jI9qk_-6-sPe3q96YjvK1g.jpg?width=640&crop=smart&auto=webp&s=84a699698638b83d3bf405d5f79f3d32d47cc55e", "title": "Meet Akeana at the RISC-V Summit; FPGA demo of high performance out-of-order core from the 5000-series", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T21:14:37+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I built a simple router on my VF2 using StarFive&#39;s Debian image and systemd-networkd as a configuration manager. I haven&#39;t put this thing through any real stress testing but it is handling my 400mbps home connection plenty fine. </p> <p>What&#39;s more I am currently compiling the latest kernel from Starfive&#39;s public repos, because I want to include the 8021q module for VLAN support. All four cores are at 100% load and network performance has not degraded at all. I know the JH7110 isn&#39;t the best SoC <em>on paper</em> but in this case it&#39;s soldiering on. </p> <p>So, yeah. This thing rocks and I&#39;m happy I found a real use for it. Thank you for reading.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/flmontpetit\"> /u/flmontpetit </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fwa0sd/visionfive_2_router/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/", "id": 1269134, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fwa0sd/visionfive_2_router", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "VisionFive 2 router", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T20:05:27+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m working on a RISC-V implementation and am a bit confused about how the <code>amoadd.w</code> instruction works when using <code>.aq</code>, <code>.rl</code>, and <code>.aqrl</code> bits. From what I understand, <code>amoadd.w</code> first reads the value from the memory address pointed to by <code>rs1</code>, loads that into <code>rd</code>, adds <code>rs2</code> to it, and then writes the result back to the same memory address.</p> <p>Could someone clarify the differences between:</p> <ul> <li><code>amoadd.w.aq</code> (acquire bit set)</li> <li><code>amoadd.w.rl</code> (release bit set)</li> <li><code>amoadd.w.aqrl</code> (both acquire and release bits set)</li> </ul> <p>I understand these bits affect memory ordering, but I&#39;m not sure how to properly implement them in hardware. How does each variant ensure proper synchronization and memory access in a multicore environment?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https:", "id": 1268882, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fw8g5l/confusion_about_implementing_aq_rl_and_aqrl_in", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "Confusion about Implementing .aq, .rl, and .aqrl in RISC-V AMO Instructions", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T13:17:03+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I flashed Bianbu OS 2.0 rc2 to a SD card, and put it into my Banana Pi BPI-F3.</p> <ul> <li>smooth initial boot process</li> <li>smooth desktop GUI</li> <li>Linux 6.6.36 #2.0~rc7.2. Whereas Bianbu OS 1.0.12 uses linux 6.1.15</li> <li>default shell is zsh ... first time I&#39;m using that.</li> <li>AFAIK not faster. Performance parameters not improved</li> <li>My guess: based on Ubuntu 24.04. But corrections welcome.</li> <li>when I do &quot;sudo apt update&quot; ... no updates. That&#39;s a bit strange</li> </ul> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/superkoning\"> /u/superkoning </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvywnx/bianbu_os_20_rc2_on_banana_pi_bpif3/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvywnx/bianbu_os_20_rc2_on_banana_pi_bpif3/\">[comments]</a></span>", "id": 1266240, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fvywnx/bianbu_os_20_rc2_on_banana_pi_bpif3", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "Bianbu OS 2.0 rc2 on Banana Pi BPI-F3", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T11:26:34+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1fvwu2d/samsung_highlights_work_to_bring_riscv_to_tizen/\"> <img src=\"https://external-preview.redd.it/Mj4eBdd1ZFjfmyeiUYw0zYZI95SXpO5ttpsSmmyWpsc.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=b20b4fc3118218b4abb40033b4a121d55cd2ba50\" alt=\"Samsung Highlights Work to Bring RISC-V to Tizen\" title=\"Samsung Highlights Work to Bring RISC-V to Tizen\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://www.design-reuse.com/industryexpertblogs/56867/samsung-risc-v-tizen.html\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvwu2d/samsung_highlights_work_to_bring_riscv_to_tizen/\">[comments]</a></span> </td></tr></table>", "id": 1266239, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fvwu2d/samsung_highlights_work_to_bring_riscv_to_tizen", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": "https://external-preview.redd.it/Mj4eBdd1ZFjfmyeiUYw0zYZI95SXpO5ttpsSmmyWpsc.jpg?width=640&crop=smart&auto=webp&s=b20b4fc3118218b4abb40033b4a121d55cd2ba50", "title": "Samsung Highlights Work to Bring RISC-V to Tizen", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T10:49:16+00:00", "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/khushiforyou\"> /u/khushiforyou </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvw8cm/what_if_i_tried_to_lw_from_a_misaligned_address/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvw8cm/what_if_i_tried_to_lw_from_a_misaligned_address/\">[comments]</a></span>", "id": 1266241, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fvw8cm/what_if_i_tried_to_lw_from_a_misaligned_address", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "What if I tried to lw from a misaligned address.", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T08:36:58+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey everyone! I&#39;m working on a server software project and NEED a HiFive Unleashed board. It fits all my requirements, but it&#39;s DISCONTINUED. If anyone is willing to LEND or SELL theirs, I\u2019d greatly appreciate it to help PROMOTE RISC-V development! Thank you! \u2764\ufe0f</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/riscvprojector\"> /u/riscvprojector </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvufca/seeking_hifive_unleashed_board_for_riscv_project/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvufca/seeking_hifive_unleashed_board_for_riscv_project/\">[comments]</a></span>", "id": 1265316, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fvufca/seeking_hifive_unleashed_board_for_riscv_project", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "Seeking HiFive Unleashed Board for RISC-V Project", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T07:32:45+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><h2>Editor&#39;s Note</h2> <p>Welcome to the sixty-second issue of the SG2042 Newsletter. After a month of intense competition, 15 days of thorough result validation and expert reviews, and a 7-day public announcement period, the winner of the extended round of the 2nd RISC-V Software Porting and Optimization Championship has been announced. For more details, please refer to our <a href=\"#Events-and-Games\">Events and Games</a> section.</p> <h2>Highlights</h2> <ul> <li><p>On September 27, the 2024 China Computing Power Conference opened in Zhengzhou, Henan Province. At the main forum, SOPHGO made a significant impact by unveiling its cloud-based intelligent computing card, the SC11 FP300, which captured widespread attention.</p> <p><a href=\"https://mp.weixin.qq.com/s/nuw3uzYDPMGmCH-_lGze5Q\">Related news</a></p></li> </ul> <h2>Upstream</h2> <p>Most of the code is already open-source and can be obtained from repositories such as github.com/SOPHGO. The follo", "id": 1265317, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fvtly2/sg2042_newsletter_20241004_062", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "SG2042 Newsletter (2024-10-04 #062)", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-04T02:46:35+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1fvp8px/\u65b0\u3057\u3044_riscv_\u30de\u30a4\u30b3\u30f3\u30dc\u30fc\u30c9_suzuno32rv_\u767a\u58f2\u3067\u3059/\"> <img src=\"https://external-preview.redd.it/x_dPsgV9MMus66U5JL1t2I2Y1vtBcAMxvWtXS7Zcaok.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=2455881d2ff0de264a028e97b4f7a989c5e518c9\" alt=\"\u65b0\u3057\u3044 RISC-V \u30de\u30a4\u30b3\u30f3\u30dc\u30fc\u30c9 Suzuno32RV \u767a\u58f2\u3067\u3059\u266a\" title=\"\u65b0\u3057\u3044 RISC-V \u30de\u30a4\u30b3\u30f3\u30dc\u30fc\u30c9 Suzuno32RV \u767a\u58f2\u3067\u3059\u266a\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/3G6A5W338E\"> /u/3G6A5W338E </a> <br/> <span><a href=\"http://x.com/AkiraTsukamoto/status/1840347526912000089\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fvp8px/\u65b0\u3057\u3044_riscv_\u30de\u30a4\u30b3\u30f3\u30dc\u30fc\u30c9_suzuno32rv_\u767a\u58f2\u3067\u3059/\">[comments]</a></span> </td></tr></table>", "id": 1264064, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fvp8px/\u65b0\u3057\u3044_riscv_\u30de\u30a4\u30b3\u30f3\u30dc\u30fc\u30c9_suzuno32rv_\u767a\u58f2\u3067\u3059", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": "https://external-preview.redd.it/x_dPsgV9MMus66U5JL1t2I2Y1vtBcAMxvWtXS7Zcaok.jpg?width=640&crop=smart&auto=webp&s=2455881d2ff0de264a028e97b4f7a989c5e518c9", "title": "\u65b0\u3057\u3044 RISC-V \u30de\u30a4\u30b3\u30f3\u30dc\u30fc\u30c9 Suzuno32RV \u767a\u58f2\u3067\u3059\u266a", "vote": 0}]