Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 28 17:24:01 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keypad_test_top_timing_summary_routed.rpt -pb keypad_test_top_timing_summary_routed.pb -rpx keypad_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keypad_test_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.768        0.000                      0                  510        0.166        0.000                      0                  510        4.500        0.000                       0                   339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.768        0.000                      0                  510        0.166        0.000                      0                  510        4.500        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 lcd/lcd/nolabel_line526/state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.003ns  (logic 1.323ns (33.050%)  route 2.680ns (66.950%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626    10.147    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  lcd/lcd/nolabel_line526/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.422    10.569 f  lcd/lcd/nolabel_line526/state_reg[3]/Q
                         net (fo=11, routed)          1.005    11.574    lcd/lcd/nolabel_line526/state[3]
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.327    11.901 f  lcd/lcd/nolabel_line526/next_state__2/O
                         net (fo=1, routed)           0.436    12.337    lcd/lcd/nolabel_line526/next_state__2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.326    12.663 r  lcd/lcd/nolabel_line526/next_state__3/O
                         net (fo=3, routed)           0.306    12.969    lcd/lcd/nolabel_line526/COMM_GO_P/next_state_reg[0]
    SLICE_X65Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.093 r  lcd/lcd/nolabel_line526/COMM_GO_P/next_state[6]_i_4/O
                         net (fo=1, routed)           0.398    13.491    lcd/lcd/nolabel_line526/SCL_P_N/next_state_reg[0]_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.615 r  lcd/lcd/nolabel_line526/SCL_P_N/next_state[6]_i_1/O
                         net (fo=7, routed)           0.535    14.150    lcd/lcd/nolabel_line526/next_state
    SLICE_X64Y95         FDPE                                         r  lcd/lcd/nolabel_line526/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.850    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X64Y95         FDPE                                         r  lcd/lcd/nolabel_line526/next_state_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDPE (Setup_fdpe_C_CE)      -0.169    14.918    lcd/lcd/nolabel_line526/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 lcd/lcd/nolabel_line526/state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.003ns  (logic 1.323ns (33.050%)  route 2.680ns (66.950%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626    10.147    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  lcd/lcd/nolabel_line526/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.422    10.569 f  lcd/lcd/nolabel_line526/state_reg[3]/Q
                         net (fo=11, routed)          1.005    11.574    lcd/lcd/nolabel_line526/state[3]
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.327    11.901 f  lcd/lcd/nolabel_line526/next_state__2/O
                         net (fo=1, routed)           0.436    12.337    lcd/lcd/nolabel_line526/next_state__2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.326    12.663 r  lcd/lcd/nolabel_line526/next_state__3/O
                         net (fo=3, routed)           0.306    12.969    lcd/lcd/nolabel_line526/COMM_GO_P/next_state_reg[0]
    SLICE_X65Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.093 r  lcd/lcd/nolabel_line526/COMM_GO_P/next_state[6]_i_4/O
                         net (fo=1, routed)           0.398    13.491    lcd/lcd/nolabel_line526/SCL_P_N/next_state_reg[0]_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.615 r  lcd/lcd/nolabel_line526/SCL_P_N/next_state[6]_i_1/O
                         net (fo=7, routed)           0.535    14.150    lcd/lcd/nolabel_line526/next_state
    SLICE_X64Y95         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.850    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X64Y95         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDCE (Setup_fdce_C_CE)      -0.169    14.918    lcd/lcd/nolabel_line526/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 lcd/lcd/nolabel_line526/state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.003ns  (logic 1.323ns (33.050%)  route 2.680ns (66.950%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626    10.147    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  lcd/lcd/nolabel_line526/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.422    10.569 f  lcd/lcd/nolabel_line526/state_reg[3]/Q
                         net (fo=11, routed)          1.005    11.574    lcd/lcd/nolabel_line526/state[3]
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.327    11.901 f  lcd/lcd/nolabel_line526/next_state__2/O
                         net (fo=1, routed)           0.436    12.337    lcd/lcd/nolabel_line526/next_state__2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.326    12.663 r  lcd/lcd/nolabel_line526/next_state__3/O
                         net (fo=3, routed)           0.306    12.969    lcd/lcd/nolabel_line526/COMM_GO_P/next_state_reg[0]
    SLICE_X65Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.093 r  lcd/lcd/nolabel_line526/COMM_GO_P/next_state[6]_i_4/O
                         net (fo=1, routed)           0.398    13.491    lcd/lcd/nolabel_line526/SCL_P_N/next_state_reg[0]_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.615 r  lcd/lcd/nolabel_line526/SCL_P_N/next_state[6]_i_1/O
                         net (fo=7, routed)           0.535    14.150    lcd/lcd/nolabel_line526/next_state
    SLICE_X64Y95         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.850    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X64Y95         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[4]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDCE (Setup_fdce_C_CE)      -0.169    14.918    lcd/lcd/nolabel_line526/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 lcd/lcd/nolabel_line526/state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.003ns  (logic 1.323ns (33.050%)  route 2.680ns (66.950%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626    10.147    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  lcd/lcd/nolabel_line526/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.422    10.569 f  lcd/lcd/nolabel_line526/state_reg[3]/Q
                         net (fo=11, routed)          1.005    11.574    lcd/lcd/nolabel_line526/state[3]
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.327    11.901 f  lcd/lcd/nolabel_line526/next_state__2/O
                         net (fo=1, routed)           0.436    12.337    lcd/lcd/nolabel_line526/next_state__2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.326    12.663 r  lcd/lcd/nolabel_line526/next_state__3/O
                         net (fo=3, routed)           0.306    12.969    lcd/lcd/nolabel_line526/COMM_GO_P/next_state_reg[0]
    SLICE_X65Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.093 r  lcd/lcd/nolabel_line526/COMM_GO_P/next_state[6]_i_4/O
                         net (fo=1, routed)           0.398    13.491    lcd/lcd/nolabel_line526/SCL_P_N/next_state_reg[0]_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.615 r  lcd/lcd/nolabel_line526/SCL_P_N/next_state[6]_i_1/O
                         net (fo=7, routed)           0.535    14.150    lcd/lcd/nolabel_line526/next_state
    SLICE_X64Y95         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.850    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X64Y95         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[5]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDCE (Setup_fdce_C_CE)      -0.169    14.918    lcd/lcd/nolabel_line526/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 lcd/lcd/nolabel_line526/state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.959ns  (logic 1.323ns (33.419%)  route 2.636ns (66.581%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626    10.147    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  lcd/lcd/nolabel_line526/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.422    10.569 f  lcd/lcd/nolabel_line526/state_reg[3]/Q
                         net (fo=11, routed)          1.005    11.574    lcd/lcd/nolabel_line526/state[3]
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.327    11.901 f  lcd/lcd/nolabel_line526/next_state__2/O
                         net (fo=1, routed)           0.436    12.337    lcd/lcd/nolabel_line526/next_state__2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.326    12.663 r  lcd/lcd/nolabel_line526/next_state__3/O
                         net (fo=3, routed)           0.306    12.969    lcd/lcd/nolabel_line526/COMM_GO_P/next_state_reg[0]
    SLICE_X65Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.093 r  lcd/lcd/nolabel_line526/COMM_GO_P/next_state[6]_i_4/O
                         net (fo=1, routed)           0.398    13.491    lcd/lcd/nolabel_line526/SCL_P_N/next_state_reg[0]_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.615 r  lcd/lcd/nolabel_line526/SCL_P_N/next_state[6]_i_1/O
                         net (fo=7, routed)           0.491    14.106    lcd/lcd/nolabel_line526/next_state
    SLICE_X62Y96         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.850    lcd/lcd/nolabel_line526/clk_IBUF_BUFG
    SLICE_X62Y96         FDCE                                         r  lcd/lcd/nolabel_line526/next_state_reg[3]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y96         FDCE (Setup_fdce_C_CE)      -0.205    14.885    lcd/lcd/nolabel_line526/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 lcd/state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.944ns  (logic 1.020ns (25.862%)  route 2.924ns (74.138%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.622    10.143    lcd/clk_IBUF_BUFG
    SLICE_X60Y88         FDPE                                         r  lcd/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDPE (Prop_fdpe_C_Q)         0.524    10.667 r  lcd/state_reg[0]/Q
                         net (fo=6, routed)           1.049    11.716    lcd/state_reg_n_0_[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.840 r  lcd/data_count[5]_i_3/O
                         net (fo=8, routed)           0.572    12.412    lcd/lcd/send_buffer_reg[0]_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.124    12.536 r  lcd/lcd/next_state[5]_i_13/O
                         net (fo=1, routed)           0.512    13.048    lcd/lcd/next_state[5]_i_13_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.172 r  lcd/lcd/next_state[5]_i_6/O
                         net (fo=2, routed)           0.304    13.476    lcd/lcd/next_state[5]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.600 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.487    14.087    lcd/next_state
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.505    14.846    lcd/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[1]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.881    lcd/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 lcd/state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.944ns  (logic 1.020ns (25.862%)  route 2.924ns (74.138%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.622    10.143    lcd/clk_IBUF_BUFG
    SLICE_X60Y88         FDPE                                         r  lcd/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDPE (Prop_fdpe_C_Q)         0.524    10.667 r  lcd/state_reg[0]/Q
                         net (fo=6, routed)           1.049    11.716    lcd/state_reg_n_0_[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.840 r  lcd/data_count[5]_i_3/O
                         net (fo=8, routed)           0.572    12.412    lcd/lcd/send_buffer_reg[0]_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.124    12.536 r  lcd/lcd/next_state[5]_i_13/O
                         net (fo=1, routed)           0.512    13.048    lcd/lcd/next_state[5]_i_13_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.172 r  lcd/lcd/next_state[5]_i_6/O
                         net (fo=2, routed)           0.304    13.476    lcd/lcd/next_state[5]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.600 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.487    14.087    lcd/next_state
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.505    14.846    lcd/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[2]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.881    lcd/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 lcd/state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.944ns  (logic 1.020ns (25.862%)  route 2.924ns (74.138%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.622    10.143    lcd/clk_IBUF_BUFG
    SLICE_X60Y88         FDPE                                         r  lcd/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDPE (Prop_fdpe_C_Q)         0.524    10.667 r  lcd/state_reg[0]/Q
                         net (fo=6, routed)           1.049    11.716    lcd/state_reg_n_0_[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.840 r  lcd/data_count[5]_i_3/O
                         net (fo=8, routed)           0.572    12.412    lcd/lcd/send_buffer_reg[0]_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.124    12.536 r  lcd/lcd/next_state[5]_i_13/O
                         net (fo=1, routed)           0.512    13.048    lcd/lcd/next_state[5]_i_13_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.172 r  lcd/lcd/next_state[5]_i_6/O
                         net (fo=2, routed)           0.304    13.476    lcd/lcd/next_state[5]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.600 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.487    14.087    lcd/next_state
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.505    14.846    lcd/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[3]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.881    lcd/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 lcd/state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.944ns  (logic 1.020ns (25.862%)  route 2.924ns (74.138%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.622    10.143    lcd/clk_IBUF_BUFG
    SLICE_X60Y88         FDPE                                         r  lcd/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDPE (Prop_fdpe_C_Q)         0.524    10.667 r  lcd/state_reg[0]/Q
                         net (fo=6, routed)           1.049    11.716    lcd/state_reg_n_0_[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.840 r  lcd/data_count[5]_i_3/O
                         net (fo=8, routed)           0.572    12.412    lcd/lcd/send_buffer_reg[0]_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.124    12.536 r  lcd/lcd/next_state[5]_i_13/O
                         net (fo=1, routed)           0.512    13.048    lcd/lcd/next_state[5]_i_13_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.172 r  lcd/lcd/next_state[5]_i_6/O
                         net (fo=2, routed)           0.304    13.476    lcd/lcd/next_state[5]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.600 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.487    14.087    lcd/next_state
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.505    14.846    lcd/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  lcd/next_state_reg[4]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.881    lcd/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 lcd/state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.020ns (26.562%)  route 2.820ns (73.438%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.622    10.143    lcd/clk_IBUF_BUFG
    SLICE_X60Y88         FDPE                                         r  lcd/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDPE (Prop_fdpe_C_Q)         0.524    10.667 r  lcd/state_reg[0]/Q
                         net (fo=6, routed)           1.049    11.716    lcd/state_reg_n_0_[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.840 r  lcd/data_count[5]_i_3/O
                         net (fo=8, routed)           0.572    12.412    lcd/lcd/send_buffer_reg[0]_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.124    12.536 r  lcd/lcd/next_state[5]_i_13/O
                         net (fo=1, routed)           0.512    13.048    lcd/lcd/next_state[5]_i_13_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.172 r  lcd/lcd/next_state[5]_i_6/O
                         net (fo=2, routed)           0.164    13.336    lcd/lcd/next_state[5]_i_6_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  lcd/lcd/data_count[5]_i_1/O
                         net (fo=6, routed)           0.523    13.983    lcd/data_count
    SLICE_X58Y91         FDCE                                         r  lcd/data_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.507    14.848    lcd/clk_IBUF_BUFG
    SLICE_X58Y91         FDCE                                         r  lcd/data_count_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.880    lcd/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.194ns (61.702%)  route 0.120ns (38.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     6.474    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  lcd/lcd/usec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.120     6.741    lcd/lcd/usec_clk/cnt_sysclk_reg[0]
    SLICE_X60Y92         LUT5 (Prop_lut5_I2_O)        0.048     6.789 r  lcd/lcd/usec_clk/cnt_sysclk[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.789    lcd/lcd/usec_clk/p_0_in__1[3]
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.860     6.988    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.135     6.622    lcd/lcd/usec_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.622    
                         arrival time                           6.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.191ns (66.703%)  route 0.095ns (33.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.588     6.471    clk_us/clk_IBUF_BUFG
    SLICE_X58Y84         FDCE                                         r  clk_us/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  clk_us/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.095     6.713    clk_us/ed1/Q[3]
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.045     6.758 r  clk_us/ed1/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     6.758    clk_us/ed1/cp
    SLICE_X59Y84         FDCE                                         r  clk_us/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.855     6.983    clk_us/ed1/clk_IBUF_BUFG
    SLICE_X59Y84         FDCE                                         r  clk_us/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.484    
    SLICE_X59Y84         FDCE (Hold_fdce_C_D)         0.099     6.583    clk_us/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.758    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/cnt_sysclk_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.333%)  route 0.120ns (38.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     6.474    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  lcd/lcd/usec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.120     6.741    lcd/lcd/usec_clk/cnt_sysclk_reg[0]
    SLICE_X60Y92         LUT4 (Prop_lut4_I0_O)        0.045     6.786 r  lcd/lcd/usec_clk/cnt_sysclk[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.786    lcd/lcd/usec_clk/p_0_in__1[2]
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.860     6.988    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.124     6.611    lcd/lcd/usec_clk/cnt_sysclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.555%)  route 0.124ns (39.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     6.474    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  lcd/lcd/usec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.124     6.745    lcd/lcd/usec_clk/cnt_sysclk_reg[0]
    SLICE_X60Y92         LUT6 (Prop_lut6_I2_O)        0.045     6.790 r  lcd/lcd/usec_clk/cnt_sysclk[4]_i_1__1/O
                         net (fo=1, routed)           0.000     6.790    lcd/lcd/usec_clk/p_0_in__1[4]
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.860     6.988    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.125     6.612    lcd/lcd/usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.246ns  (logic 0.167ns (67.848%)  route 0.079ns (32.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.582     6.465    clk_IBUF_BUFG
    SLICE_X60Y78         FDPE                                         r  FSM_onehot_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDPE (Prop_fdpe_C_Q)         0.167     6.632 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.079     6.711    FSM_onehot_state_reg_n_0_[0]
    SLICE_X60Y78         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.850     6.977    clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  FSM_onehot_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.064     6.529    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.529    
                         arrival time                           6.711    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 keypad/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.706%)  route 0.132ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.588     1.471    keypad/clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  keypad/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  keypad/state_reg[2]/Q
                         net (fo=7, routed)           0.132     1.744    keypad/state[2]
    SLICE_X59Y86         FDCE                                         r  keypad/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.856     1.984    keypad/clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  keypad/col_reg[2]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y86         FDCE (Hold_fdce_C_D)         0.075     1.561    keypad/col_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.295ns  (logic 0.212ns (71.756%)  route 0.083ns (28.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     6.474    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.167     6.641 r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.083     6.725    lcd/lcd/usec_clk/cnt_sysclk_reg[4]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.045     6.770 r  lcd/lcd/usec_clk/cnt_sysclk[6]_i_1__1/O
                         net (fo=1, routed)           0.000     6.770    lcd/lcd/usec_clk/p_0_in__1[6]
    SLICE_X61Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.860     6.988    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.099     6.586    lcd/lcd/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.770    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clk_s/ed2/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ed_clk/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.308ns  (logic 0.249ns (80.777%)  route 0.059ns (19.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 6.974 - 5.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 6.463 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.580     6.463    clk_s/ed2/clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  clk_s/ed2/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.151     6.614 r  clk_s/ed2/ff_old_reg/Q
                         net (fo=1, routed)           0.059     6.673    clk_s/ed2/p_0_in[0]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.098     6.771 r  clk_s/ed2/ff_cur_i_1__5/O
                         net (fo=1, routed)           0.000     6.771    ed_clk/ff_cur_reg_0
    SLICE_X60Y76         FDCE                                         r  ed_clk/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.846     6.974    ed_clk/clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  ed_clk/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.463    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.124     6.587    ed_clk/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcd/send_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.482%)  route 0.107ns (36.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.475    lcd/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  lcd/send_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  lcd/send_buffer_reg[2]/Q
                         net (fo=1, routed)           0.107     1.723    lcd/lcd/data_reg[7]_0[2]
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  lcd/lcd/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.768    lcd/lcd/data0_in[6]
    SLICE_X63Y91         FDCE                                         r  lcd/lcd/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.862     1.990    lcd/lcd/clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  lcd/lcd/data_reg[6]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X63Y91         FDCE (Hold_fdce_C_D)         0.092     1.583    lcd/lcd/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.298ns  (logic 0.212ns (71.034%)  route 0.086ns (28.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     6.474    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.167     6.641 r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.086     6.728    lcd/lcd/usec_clk/ed1/Q[3]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.045     6.773 r  lcd/lcd/usec_clk/ed1/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.773    lcd/lcd/usec_clk/ed1/ff_cur_i_1__1_n_0
    SLICE_X61Y92         FDCE                                         r  lcd/lcd/usec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.860     6.988    lcd/lcd/usec_clk/ed1/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  lcd/lcd/usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.099     6.586    lcd/lcd/usec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.773    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   ERROR_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   clk_us/cnt_sysclk_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y84   clk_us/cnt_sysclk_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y84   clk_us/cnt_sysclk_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   lcd/send_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   keypad/key_valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   lcd/init_flag_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   lcd/next_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   lcd/next_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   lcd/next_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   lcd/next_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   lcd/next_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   lcd/next_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   lcd/rs_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   lcd/count_microsec_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   lcd/count_microsec_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   lcd/count_microsec_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   lcd/count_microsec_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   lcd/count_microsec_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   lcd/count_microsec_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   lcd/count_microsec_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   lcd/count_microsec_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   lcd/count_microsec_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   lcd/count_microsec_reg[21]/C



