I 000051 55 11300         1720125734316 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720125734317 2024.07.05 00:12:14)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 20772225207671367771307b742623272027252623)
	(_ent
		(_time 1720125734304)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(controlunit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pcunit
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((write_enable_in)(write_enable_in))
				((rM_data_out)(rM_data_out))
				((rN_data_out)(rN_data_out))
				((rD_data_in)(rD_data_in))
				((sel_rM_in)(sel_rM_in))
				((sel_rN_in)(sel_rN_in))
				((sel_rD_in)(sel_rD_in))
			)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((instruction_in)(instruction_in))
				((alu_op_out)(alu_op_out))
				((imm_data_out)(imm_data_out))
				((write_enable_out)(write_enable_out))
				((sel_rM_out)(sel_rM_out))
				((sel_rN_out)(sel_rN_out))
				((sel_rD_out)(sel_rD_out))
			)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp controlunit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((reset_in)(reset_in))
				((alu_op_in)(alu_op_in))
				((stage_out)(stage_out))
			)
		)
	)
	(_inst cpu_pcunit 0 172(_comp pcunit)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((pc_op_in)(pc_op_in))
				((pc_in)(pc_in))
				((pc_out)(pc_out))
			)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((reset)(reset))
				((enable_in)(enable_in))
				((write_enable_in)(write_enable_in))
				((address_in)(address_in))
				((data_in)(data_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 10517         1720125734396 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720125734397 2024.07.05 00:12:14)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 6e386d6e3a396e7968607f346b696c686f683a696c)
	(_ent
		(_time 1720125734388)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(6)(7))(_sens(0)(3)(4(d_7_0))(5)(7))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720125734451 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720125734452 2024.07.05 00:12:14)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code acfaaffbfafbffbaa7a2bff7f9aaa9abaeaaaaaaa5)
	(_ent
		(_time 1720125734444)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10787         1720125734535 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720125734536 2024.07.05 00:12:14)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code faadf8ababacabecadabeaa1aefcf9fdfafdfffcf9)
	(_ent
		(_time 1720125734303)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(controlunit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pcunit
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((instruction_in)(instruction_in))
				((alu_op_out)(alu_op_out))
				((imm_data_out)(imm_data_out))
				((write_enable_out)(write_enable_out))
				((sel_rM_out)(sel_rM_out))
				((sel_rN_out)(sel_rN_out))
				((sel_rD_out)(sel_rD_out))
			)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp controlunit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((reset_in)(reset_in))
				((alu_op_in)(alu_op_in))
				((stage_out)(stage_out))
			)
		)
	)
	(_inst cpu_pcunit 0 172(_comp pcunit)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((pc_op_in)(pc_op_in))
				((pc_in)(pc_in))
				((pc_out)(pc_out))
			)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 1071          1720127832248 behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720127832249 2024.07.05 00:47:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 3166343463676027313f726a653730376236343730)
	(_ent
		(_time 1720127832242)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_port(_int imm_data_in -1 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1071          1720128237796 behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720128237797 2024.07.05 00:53:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4c1e494e4c1a1d5a4c420f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1720127832241)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_port(_int imm_data_in -1 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000057 55 1455          1720129308954 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 0 10))
	(_version ve8)
	(_time 1720129308955 2024.07.05 01:11:48)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 9094c79f95c7c786c7c584cac49792939495c69391)
	(_ent
		(_time 1720129308952)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1439          1720129382032 behavioral
(_unit VHDL(decoder 0 4(behavioral 0 10))
	(_version ve8)
	(_time 1720129382033 2024.07.05 01:13:02)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 06045300055151105153125c520104000200030005)
	(_ent
		(_time 1720129382030)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000057 55 1477          1720129767578 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720129767579 2024.07.05 01:19:27)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 11154616154646074644054b451613121514471210)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1071          1720129771048 behavioral
(_unit VHDL(alu 0 5(behavioral 0 21))
	(_version ve8)
	(_time 1720129771049 2024.07.05 01:19:31)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9e9b969198c8cf889e90ddc5ca989f98cd999b989f)
	(_ent
		(_time 1720127832241)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_port(_int imm_data_in -1 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1151          1720130219236 behavioral
(_unit VHDL(decoder 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1720130219237 2024.07.05 01:26:59)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 595e5d5a550e0e4f0e5b4d030d5e5b5f5d5f5c5f5a)
	(_ent
		(_time 1720130219234)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 11(_ent(_out))))
		(_port(_int write_enable_out -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 13(_ent(_out))))
		(_port(_int sel_rN_out 3 0 14(_ent(_out))))
		(_port(_int sel_rD_out 3 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1151          1720130301159 behavioral
(_unit VHDL(decoder 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1720130301160 2024.07.05 01:28:21)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 5b585f580c0c0c4d0c594f010f5c595d5f5d5e5d58)
	(_ent
		(_time 1720130219233)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 11(_ent(_out))))
		(_port(_int write_enable_out -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 13(_ent(_out))))
		(_port(_int sel_rN_out 3 0 14(_ent(_out))))
		(_port(_int sel_rD_out 3 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1554          1720134423706 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720134423707 2024.07.05 02:37:03)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 0e0b02085e5959185c5d1a545a090c080a080b080d)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1554          1720134549142 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720134549143 2024.07.05 02:39:09)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 0c080a0a5a5b5b1a5e5f1856580b0e0a080a090a0f)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1554          1720134566093 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720134566094 2024.07.05 02:39:26)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 45454547451212531716511f114247434143404346)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1554          1720141013530 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720141013531 2024.07.05 04:26:53)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 92c7939d95c5c584c09c86c8c69590949694979491)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2607          1720176260359 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720176260360 2024.07.05 14:14:20)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6f60666f6a393e793c6a2c343b696e693c686a696e)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10474         1720176278159 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720176278160 2024.07.05 14:14:38)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 134145151045420544420348471510141314161510)
	(_ent
		(_time 1720125734303)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(controlunit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pcunit
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp controlunit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((reset_in)(reset_in))
				((alu_op_in)(alu_op_in))
				((stage_out)(stage_out))
			)
		)
	)
	(_inst cpu_pcunit 0 172(_comp pcunit)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((pc_op_in)(pc_op_in))
				((pc_in)(pc_in))
				((pc_out)(pc_out))
			)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 1012          1720177789793 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 15))
	(_version ve8)
	(_time 1720177789794 2024.07.05 14:39:49)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code dc8e898e8c8a88caded3cc868edbdcdadfdbdcdadf)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1012          1720184248400 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 15))
	(_version ve8)
	(_time 1720184248401 2024.07.05 16:27:28)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code cdcd9f989a9b99dbcfc2dd979fcacdcbcecacdcbce)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1012          1720184261829 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 15))
	(_version ve8)
	(_time 1720184261830 2024.07.05 16:27:41)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 3b6e3b3e6a6d6f2d39342b61693c3b3d383c3b3d38)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1012          1720184389302 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 15))
	(_version ve8)
	(_time 1720184389303 2024.07.05 16:29:49)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 287e2a2c237e7c3e2a2738727a2f282e2b2f282e2b)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 50529026 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1017          1720186500765 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 15))
	(_version ve8)
	(_time 1720186500766 2024.07.05 17:05:00)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 1546441213434103171a054f471215131612151316)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720188249702 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720188249703 2024.07.05 17:34:09)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code ded1d78c88888ac8dfdace848cd9ded8ddd9ded8dd)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1284          1720188357372 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720188357373 2024.07.05 17:35:57)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 66633366633032706762763c346166606561666065)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720265974117 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720265974118 2024.07.06 15:09:34)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e4e0e4b7e5b3b7f2e5eaf7bfb1e2e1e3e6e2e2e2ed)
	(_ent
		(_time 1720265974109)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720265974137 2024.07.06 15:09:34)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code f4f0f2a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1529          1720265977923 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720265977924 2024.07.06 15:09:37)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code c9caca9cc59e9adfc2c7da929ccfcccecbcfcfcfc0)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(9)(3)(4))(_sens(0)(9)(2)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000056 55 3566          1720265978190 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720265978191 2024.07.06 15:09:38)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code d2d1d280d58581c4d3dcc18987d4d7d5d0d4d4d4db)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720265978210 2024.07.06 15:09:38)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e2e1e4b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2865          1720269210363 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720269210364 2024.07.06 16:03:30)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 7e717e7f2e2929682c716a242a797c7b28797a787c)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 50463490 33686018 33686274)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 428 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 76 (decoder_tb))
	(_version ve8)
	(_time 1720269210376 2024.07.06 16:03:30)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 8e808e80ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1554          1720269218442 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720269218443 2024.07.06 16:03:38)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 0c580c0a5a5b5b1a5e021856580b0e0a080a090a0f)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 2865          1720269218680 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720269218681 2024.07.06 16:03:38)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f7a3f7a7f5a0a0e1a5f8e3ada3f0f5f2a1f0f3f1f5)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 50463490 33686018 33686274)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 428 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 76 (decoder_tb))
	(_version ve8)
	(_time 1720269218685 2024.07.06 16:03:38)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f7a2f7a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 5927          1720269624093 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720269624094 2024.07.06 16:10:24)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code a4f7a4f3a5f3f3b2faa2b0fef0a3a6a1f2a3a0a2a6)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720269624111 2024.07.06 16:10:24)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code b4e6b4e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1554          1720269639754 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720269639755 2024.07.06 16:10:39)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code cdc9c8989c9a9adb9fc3d99799cacfcbc9cbc8cbce)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 5927          1720269639999 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720269640000 2024.07.06 16:10:39)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code b7b3b1e3b5e0e0a1e9b1a3ede3b0b5b2e1b0b3b1b5)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720269640014 2024.07.06 16:10:40)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code c7c2c192c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1284          1720269763310 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720269763311 2024.07.06 16:12:43)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 686f6c68633e3c7e696c78323a6f686e6b6f686e6b)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1234          1720269765273 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 20))
	(_version ve8)
	(_time 1720269765274 2024.07.06 16:12:45)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 181e481f464f190f1f1b0a421f1e4b1f1d1e4d1e11)
	(_ent
		(_time 1720269765263)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10354         1720269774253 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720269774254 2024.07.06 16:12:54)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 31356435306760276660216a653732363136343732)
	(_ent
		(_time 1720125734303)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pcunit
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pcunit 0 172(_comp pcunit)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((pc_op_in)(pc_op_in))
				((pc_in)(pc_in))
				((pc_out)(pc_out))
			)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 1284          1720269860297 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720269860298 2024.07.06 16:14:20)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 40401642431614564144501a124740464347404643)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 10227         1720269980932 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720269980933 2024.07.06 16:16:20)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 8182848e80d7d097d6d091dad58782868186848782)
	(_ent
		(_time 1720125734303)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 10315         1720273143828 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720273143829 2024.07.06 17:09:03)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 8b848184d9ddda9ddcda9bd0df8d888c8b8c8e8d88)
	(_ent
		(_time 1720273143824)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(2))(_sens(27)(31)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(3))(_sens(16)(31)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(26))(_sens(18(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(28))(_sens(18(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(27))(_sens(18(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(29))(_sens(18(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(30))(_sens(18(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(31))(_sens(18(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(19))(_sens(14)(17)(18(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(20))(_sens(13)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(23))(_sens(13)(21)(30)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(24))(_sens(5)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(22))(_sens(11(d_3_0))(30)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(6))(_sens(11(d_3_0))(13)(25)(31)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(10))(_sens(25)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (18(0))(18(1))(18(2))(18(3))(18(4))(18(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 15 -1)
)
I 000056 55 1192          1720273469460 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1720273469461 2024.07.06 17:14:29)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 949b969a90c2c581c6c680cec792979394939191c2)
	(_ent
		(_time 1720273232299)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk_in -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 31(_comp cpu)
		(_port
			((clk_in)(clk_in))
			((reset)(reset))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 21(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(stim_proc(_arch 1 0 46(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 363 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 81 (cpu_tb))
	(_version ve8)
	(_time 1720273469472 2024.07.06 17:14:29)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 949a919b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1192          1720273627138 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1720273627139 2024.07.06 17:17:07)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7c2c767c2f2a2d692e2e68262f7a7f7b7c7b79792a)
	(_ent
		(_time 1720273232299)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk_in -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 31(_comp cpu)
		(_port
			((clk_in)(clk_in))
			((reset)(reset))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 21(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(stim_proc(_arch 1 0 46(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 363 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 81 (cpu_tb))
	(_version ve8)
	(_time 1720273627142 2024.07.06 17:17:07)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8bda8685dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1554          1720276507982 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720276507983 2024.07.06 18:05:07)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code c7949692c59090d195c9d39d93c0c5c1c3c1c2c1c4)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 5927          1720276508222 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720276508223 2024.07.06 18:05:08)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code c1929394c59696d79fc7d59b95c6c3c497c6c5c7c3)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720276508226 2024.07.06 18:05:08)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code c1939394c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 5927          1720276555300 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720276555301 2024.07.06 18:05:55)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code a8ffabffa5ffffbef6aebcf2fcafaaadfeafacaeaa)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720276555304 2024.07.06 18:05:55)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code a8feabffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1885          1720276561577 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1720276561578 2024.07.06 18:06:01)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 21742224207770347277357b722722262126242477)
	(_ent
		(_time 1720273232299)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk_in -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cpu)
		(_port
			((clk_in)(clk_in))
			((reset)(reset))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 21(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_sig(_int branch -1 0 29(_arch(_uni))))
		(_sig(_int rD_write_enable -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 3 0 31(_arch(_uni))))
		(_sig(_int pc_out 2 0 32(_arch(_uni))))
		(_sig(_int ram_data_out 2 0 33(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(2)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 363 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 93 (cpu_tb))
	(_version ve8)
	(_time 1720276561581 2024.07.06 18:06:01)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 21752525257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1554          1720276633357 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720276633358 2024.07.06 18:07:13)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 86d48a8885d1d190d48892dcd28184808280838085)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 5927          1720276633620 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720276633621 2024.07.06 18:07:13)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 90c29d9f95c7c786ce9684cac4979295c697949692)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720276633624 2024.07.06 18:07:13)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 90c39d9f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3140          1720276865991 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720276865992 2024.07.06 18:11:05)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 47474345131116521749531d144146411440424211)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720276865995 2024.07.06 18:11:05)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 47464645451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720276939753 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720276939754 2024.07.06 18:12:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6d63696d6a3b3c7b3e682e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3140          1720276939991 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720276939992 2024.07.06 18:12:19)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 57595054030106420759430d045156510450525201)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720276939995 2024.07.06 18:12:19)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 57585554550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720277058177 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720277058178 2024.07.06 18:14:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f3f0f1a3a3a5a2e5a0f6b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3140          1720277058416 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277058417 2024.07.06 18:14:18)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ddded88fda8b8cc88dd3c9878edbdcdb8edad8d88b)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277058420 2024.07.06 18:14:18)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code edefedbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3140          1720277252860 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277252861 2024.07.06 18:17:32)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8280d08cd3d4d397d28c96d8d1848384d1858787d4)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277252864 2024.07.06 18:17:32)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8281d58c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720277255398 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720277255399 2024.07.06 18:17:35)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 56555155030007400553150d025057500551535057)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3140          1720277255638 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277255639 2024.07.06 18:17:35)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5053565303060145005e440a035651560357555506)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277255642 2024.07.06 18:17:35)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5f5d5c5c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3140          1720277480640 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277480641 2024.07.06 18:21:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 386d3f3d636e692d683b2c626b3e393e6b3f3d3d6e)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 103 (alu_tb))
	(_version ve8)
	(_time 1720277480644 2024.07.06 18:21:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 386c3a3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720277487512 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720277487513 2024.07.06 18:21:27)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 134013144345420540165048471512154014161512)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3140          1720277487750 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277487751 2024.07.06 18:21:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0d5e0e0b0a5b5c185d0e19575e0b0c0b5e0a08085b)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 103 (alu_tb))
	(_version ve8)
	(_time 1720277487754 2024.07.06 18:21:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0d5f0b0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3140          1720277548310 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277548311 2024.07.06 18:22:28)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 90c5c49fc3c6c185c09e84cac3969196c3979595c6)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277548314 2024.07.06 18:22:28)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9fcbce90ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720277553740 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720277553741 2024.07.06 18:22:33)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code cd9ecf98ca9b9cdb9ec88e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3140          1720277553990 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277553991 2024.07.06 18:22:33)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c794c292939196d297c9d39d94c1c6c194c0c2c291)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277553994 2024.07.06 18:22:33)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c795c792c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3140          1720277586261 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277586262 2024.07.06 18:23:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d1d1d283838780c481dfc58b82d7d0d782d6d4d487)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277586265 2024.07.06 18:23:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d1d0d783d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720277589885 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720277589886 2024.07.06 18:23:09)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code fafbfbaaf8acabeca9ffb9a1aefcfbfca9fdfffcfb)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3140          1720277590127 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277590128 2024.07.06 18:23:10)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f4f5f4a4a3a2a5e1a4fae0aea7f2f5f2a7f3f1f1a2)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(33686018 33686018 33686018 50528770)
		(1953719636 1767990816 543450476 544370534 541344833 1919250543 1869182049 110)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277590131 2024.07.06 18:23:10)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f4f4f1a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3000          1720277715190 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277715191 2024.07.06 18:25:15)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6b683b6b6a3d3a7e3b657f31386d6a6d386c6e6e3d)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277715194 2024.07.06 18:25:15)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6b693e6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720277719880 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720277719881 2024.07.06 18:25:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code caca989fc89c9bdc99cf89919ecccbcc99cdcfcccb)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3000          1720277720141 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720277720142 2024.07.06 18:25:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c4c49191939295d194cad09e97c2c5c297c3c1c192)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 383 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 108 (alu_tb))
	(_version ve8)
	(_time 1720277720145 2024.07.06 18:25:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d3d28381d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3110          1720278342582 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278342583 2024.07.06 18:35:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 396a6c3c636f682c693e2d636a3f383f6a3e3c3c6f)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278342586 2024.07.06 18:35:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 396b693c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720278344677 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278344678 2024.07.06 18:35:44)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 57075354030106410452140c035156510450525156)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3110          1720278344938 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278344939 2024.07.06 18:35:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 61316661333730743166753b326760673266646437)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278344942 2024.07.06 18:35:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 70217271752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3121          1720278391991 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278391992 2024.07.06 18:36:31)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 37606332636166226730236d643136316430323261)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278391995 2024.07.06 18:36:31)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 37616632356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720278393889 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278393890 2024.07.06 18:36:33)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9ace9e9598cccb8cc99fd9c1ce9c9b9cc99d9f9c9b)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3121          1720278394129 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278394130 2024.07.06 18:36:34)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 84d0838ad3d2d591d48390ded7828582d7838181d2)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278394133 2024.07.06 18:36:34)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 94c1969b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3121          1720278447209 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278447210 2024.07.06 18:37:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dad4de88d88c8bcf8addce8089dcdbdc89dddfdf8c)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278447213 2024.07.06 18:37:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dad5db888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720278473342 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278473343 2024.07.06 18:37:53)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f7a4a4a7a3a1a6e1a4f2b4aca3f1f6f1a4f0f2f1f6)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3121          1720278473590 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278473591 2024.07.06 18:37:53)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f1a2a3a1a3a7a0e4a1f6e5aba2f7f0f7a2f6f4f4a7)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278473594 2024.07.06 18:37:53)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f1a3a6a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3162          1720278612560 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278612561 2024.07.06 18:40:12)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code cacc999fc89c9bdf9acdde9099cccbcc99cdcfcf9c)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(50463234 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278612564 2024.07.06 18:40:12)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d9de8f8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720278615964 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278615965 2024.07.06 18:40:15)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 181f101f434e490e4b1d5b434c1e191e4b1f1d1e19)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3162          1720278616212 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278616213 2024.07.06 18:40:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 121542154344430742150648411413144115171744)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(50463234 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278616216 2024.07.06 18:40:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1214471515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720278672987 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720278672988 2024.07.06 18:41:12)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code df8eda8d8888dfc8d9d1ce85dad8ddd9ded98bd8dd)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720278673001 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720278673002 2024.07.06 18:41:12)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code df8eda8d8c888cc9d4d1cc848ad9dad8ddd9d9d9d6)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10315         1720278673014 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720278673015 2024.07.06 18:41:13)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code efbfebbdb9b9bef9b8beffb4bbe9ece8efe8eae9ec)
	(_ent
		(_time 1720273143823)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(2))(_sens(27)(31)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(3))(_sens(16)(31)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(26))(_sens(18(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(28))(_sens(18(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(27))(_sens(18(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(29))(_sens(18(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(30))(_sens(18(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(31))(_sens(18(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(19))(_sens(14)(17)(18(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(20))(_sens(13)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(23))(_sens(13)(21)(30)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(24))(_sens(5)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(22))(_sens(11(d_3_0))(30)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(6))(_sens(11(d_3_0))(13)(25)(31)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(10))(_sens(25)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (18(0))(18(1))(18(2))(18(3))(18(4))(18(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 2607          1720278673025 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278673026 2024.07.06 18:41:13)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code feaef8aef8a8afe8adfbbda5aaf8fff8adf9fbf8ff)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720278673036 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720278673037 2024.07.06 18:41:13)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code feaefdaeaea9a9e8a9abeaa4aaf9fcfdfafba8fdff)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720278673044 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720278673045 2024.07.06 18:41:13)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 0e5e02085e5959185c001a545a090c080a080b080d)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720278673051 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720278673052 2024.07.06 18:41:13)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 0e5f060858585a180f0a1e545c090e080d090e080d)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1234          1720278673058 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 20))
	(_version ve8)
	(_time 1720278673059 2024.07.06 18:41:13)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 1e4e15191d491f09191d0c4419184d191b184b1817)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3566          1720278673065 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278673066 2024.07.06 18:41:13)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 1e4f14194e494d081f100d454b181b191c18181817)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720278673069 2024.07.06 18:41:13)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 1e4f12194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720278673078 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720278673079 2024.07.06 18:41:13)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 2d7d21297c7a7a3b732b3977792a2f287b2a292b2f)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720278673082 2024.07.06 18:41:13)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 2d7c21297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1885          1720278673091 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1720278673092 2024.07.06 18:41:13)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3d6d3639696b6c286e6b29676e3b3e3a3d3a38386b)
	(_ent
		(_time 1720273232299)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk_in -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cpu)
		(_port
			((clk_in)(clk_in))
			((reset)(reset))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 21(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_sig(_int branch -1 0 29(_arch(_uni))))
		(_sig(_int rD_write_enable -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 3 0 31(_arch(_uni))))
		(_sig(_int pc_out 2 0 32(_arch(_uni))))
		(_sig(_int ram_data_out 2 0 33(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(2)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 363 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 93 (cpu_tb))
	(_version ve8)
	(_time 1720278673095 2024.07.06 18:41:13)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3d6c31386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 3162          1720278673100 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278673101 2024.07.06 18:41:13)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3d6d34383a6b6c286d3a29676e3b3c3b6e3a38386b)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(50463234 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278673104 2024.07.06 18:41:13)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4c1d404e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720278679362 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278679363 2024.07.06 18:41:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c6c1c793939097d095c3859d92c0c7c095c1c3c0c7)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3162          1720278679625 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278679626 2024.07.06 18:41:19)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c0c7c095939691d590c7d49a93c6c1c693c7c5c596)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(50463234 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278679629 2024.07.06 18:41:19)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d0d6d582d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3162          1720278726000 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278726001 2024.07.06 18:42:05)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e7b2e0b4b3b1b6f2b7e0f3bdb4e1e6e1b4e0e2e2b1)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(50463234 50463234 50463234 50463234)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278726004 2024.07.06 18:42:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f7a3f5a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720278737052 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278737053 2024.07.06 18:42:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 1e4e1d1918484f084d1b5d454a181f184d191b181f)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3162          1720278737298 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278737299 2024.07.06 18:42:17)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 18481a1f434e490d481f0c424b1e191e4b1f1d1d4e)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(50463234 50463234 50463234 50463234)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278737302 2024.07.06 18:42:17)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 18491f1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3121          1720278940077 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278940078 2024.07.06 18:45:40)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 25237621737374307522317f762324237622202073)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278940081 2024.07.06 18:45:40)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 35326330356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2607          1720278942635 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720278942636 2024.07.06 18:45:42)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 181f1c1f434e490e4b1d5b434c1e191e4b1f1d1e19)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3121          1720278942886 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720278942887 2024.07.06 18:45:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 222525267374733772253678712423247125272774)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720278942890 2024.07.06 18:45:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 2224202625747535262330787624772421242a2774)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10498         1720279767568 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720279767569 2024.07.06 18:59:27)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 91c6c09f90c7c087c49681cac59792969196949792)
	(_ent
		(_time 1720273143823)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(clk_process(_arch 0 0 189(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 1 0 197(_prcs(_wait_for)(_trgt(17)))))
			(line__211(_arch 2 0 211(_assignment(_trgt(2))(_sens(27)(31)))))
			(line__212(_arch 3 0 212(_assignment(_trgt(3))(_sens(16)(31)))))
			(line__215(_arch 4 0 215(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(26))(_sens(18(0))))))
			(line__216(_arch 5 0 216(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(28))(_sens(18(1))))))
			(line__217(_arch 6 0 217(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(27))(_sens(18(2))))))
			(line__218(_arch 7 0 218(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(29))(_sens(18(3))))))
			(line__219(_arch 8 0 219(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(30))(_sens(18(4))))))
			(line__220(_arch 9 0 220(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(31))(_sens(18(5))))))
			(line__223(_arch 10 0 223(_assignment(_trgt(19))(_sens(14)(17)(18(5))))))
			(line__228(_arch 11 0 228(_assignment(_alias((pc_in)(result)))(_trgt(20))(_sens(13)))))
			(line__231(_arch 12 0 231(_assignment(_trgt(23))(_sens(13)(21)(30)))))
			(line__232(_arch 13 0 232(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(24))(_sens(5)))))
			(line__233(_arch 14 0 233(_assignment(_trgt(22))(_sens(11(d_3_0))(30)))))
			(line__235(_arch 15 0 235(_assignment(_trgt(6))(_sens(11(d_3_0))(13)(25)(31)))))
			(line__237(_arch 16 0 237(_assignment(_trgt(10))(_sens(25)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (18(0))(18(1))(18(2))(18(3))(18(4))(18(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 10437         1720280097521 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720280097522 2024.07.06 19:04:57)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 722675727024236424726229267471757275777471)
	(_ent
		(_time 1720273143823)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 16))))
		(_prcs
			(clk_process(_arch 0 0 189(_prcs(_wait_for)(_trgt(32)))))
			(line__202(_arch 1 0 202(_assignment(_trgt(2))(_sens(27)(31)))))
			(line__203(_arch 2 0 203(_assignment(_trgt(3))(_sens(16)(31)))))
			(line__206(_arch 3 0 206(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(26))(_sens(18(0))))))
			(line__207(_arch 4 0 207(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(28))(_sens(18(1))))))
			(line__208(_arch 5 0 208(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(27))(_sens(18(2))))))
			(line__209(_arch 6 0 209(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(29))(_sens(18(3))))))
			(line__210(_arch 7 0 210(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(30))(_sens(18(4))))))
			(line__211(_arch 8 0 211(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(31))(_sens(18(5))))))
			(line__214(_arch 9 0 214(_assignment(_trgt(19))(_sens(14)(17)(18(5))))))
			(line__219(_arch 10 0 219(_assignment(_alias((pc_in)(result)))(_trgt(20))(_sens(13)))))
			(line__222(_arch 11 0 222(_assignment(_trgt(23))(_sens(13)(21)(30)))))
			(line__223(_arch 12 0 223(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(24))(_sens(5)))))
			(line__224(_arch 13 0 224(_assignment(_trgt(22))(_sens(11(d_3_0))(30)))))
			(line__226(_arch 14 0 226(_assignment(_trgt(6))(_sens(11(d_3_0))(13)(25)(31)))))
			(line__228(_arch 15 0 228(_assignment(_trgt(10))(_sens(25)(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (18(0))(18(1))(18(2))(18(3))(18(4))(18(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 17 -1)
)
I 000056 55 1885          1720280097794 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1720280097795 2024.07.06 19:04:57)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7c287a7c2f2a2d692f2a68262f7a7f7b7c7b79792a)
	(_ent
		(_time 1720273232299)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk_in -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cpu)
		(_port
			((clk_in)(clk_in))
			((reset)(reset))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 21(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_sig(_int branch -1 0 29(_arch(_uni))))
		(_sig(_int rD_write_enable -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 3 0 31(_arch(_uni))))
		(_sig(_int pc_out 2 0 32(_arch(_uni))))
		(_sig(_int ram_data_out 2 0 33(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(2)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 363 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 93 (cpu_tb))
	(_version ve8)
	(_time 1720280097798 2024.07.06 19:04:57)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7c297d7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1554          1720280303879 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720280303880 2024.07.06 19:08:23)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 7a282f7b2e2d2d6c28746e202e7d787c7e7c7f7c79)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 5927          1720280304122 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720280304123 2024.07.06 19:08:24)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 64363264653333723a62703e306366613263606266)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720280304126 2024.07.06 19:08:24)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 74272275752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 5927          1720280577153 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720280577154 2024.07.06 19:12:57)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code fbfdfaabacacaceda5fdefa1affcf9feadfcfffdf9)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720280577157 2024.07.06 19:12:57)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code fbfcfaabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1554          1720280585971 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720280585972 2024.07.06 19:13:05)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 686c6468653f3f7e3a667c323c6f6a6e6c6e6d6e6b)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 5927          1720280586221 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720280586222 2024.07.06 19:13:06)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 71757c70752626672f77652b257673742776757773)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720280586225 2024.07.06 19:13:06)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 71747c70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 5927          1720280625986 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720280625987 2024.07.06 19:13:45)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code b7e2b7e3b5e0e0a1e9b1a3ede3b0b5b2e1b0b3b1b5)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720280625991 2024.07.06 19:13:45)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code b7e3b7e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 10517         1720281431649 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720281431650 2024.07.06 19:27:11)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code dfd88b8d8888dfc8d9d1ce85dad8ddd9ded98bd8dd)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720281431660 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720281431661 2024.07.06 19:27:11)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code efe8bbbcbcb8bcf9e4e1fcb4bae9eae8ede9e9e9e6)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10498         1720281431668 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720281431669 2024.07.06 19:27:11)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code efe9babdb9b9bef9b9beffb4bbe9ece8efe8eae9ec)
	(_ent
		(_time 1720273143823)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(2))(_sens(27)(31)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(3))(_sens(16)(31)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(26))(_sens(18(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(28))(_sens(18(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(27))(_sens(18(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(29))(_sens(18(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(30))(_sens(18(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(31))(_sens(18(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(19))(_sens(14)(17)(18(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(20))(_sens(13)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(23))(_sens(13)(21)(30)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(24))(_sens(5)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(22))(_sens(11(d_3_0))(30)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(6))(_sens(11(d_3_0))(13)(25)(31)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(10))(_sens(25)(26)))))
			(clk_process(_arch 15 0 222(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 16 0 230(_prcs(_wait_for)(_trgt(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (18(0))(18(1))(18(2))(18(3))(18(4))(18(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2607          1720281431679 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720281431680 2024.07.06 19:27:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code fff9a8affaa9aee9acfabca4abf9fef9acf8faf9fe)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720281431691 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720281431692 2024.07.06 19:27:11)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code fff9adafaca8a8e9a8aaeba5abf8fdfcfbfaa9fcfe)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720281431699 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720281431700 2024.07.06 19:27:11)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 0e090a085e5959185c001a545a090c080a080b080d)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720281431707 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720281431708 2024.07.06 19:27:11)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 0e080e0858585a180f0a1e545c090e080d090e080d)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1234          1720281431713 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 20))
	(_version ve8)
	(_time 1720281431714 2024.07.06 19:27:11)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 0e090d080d590f19090d1c5409085d090b085b0807)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3566          1720281431719 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720281431720 2024.07.06 19:27:11)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 2d2b2f297c7a7e3b2c233e76782b282a2f2b2b2b24)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720281431723 2024.07.06 19:27:11)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 2d2b29297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720281431730 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720281431731 2024.07.06 19:27:11)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 2d2a29297c7a7a3b732b3977792a2f287b2a292b2f)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720281431734 2024.07.06 19:27:11)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 2d2b29297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1885          1720281431741 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1720281431742 2024.07.06 19:27:11)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3d3a3e39696b6c286e6b29676e3b3e3a3d3a38386b)
	(_ent
		(_time 1720273232299)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk_in -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cpu)
		(_port
			((clk_in)(clk_in))
			((reset)(reset))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 21(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_sig(_int branch -1 0 29(_arch(_uni))))
		(_sig(_int rD_write_enable -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 3 0 31(_arch(_uni))))
		(_sig(_int pc_out 2 0 32(_arch(_uni))))
		(_sig(_int ram_data_out 2 0 33(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(2)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 363 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 93 (cpu_tb))
	(_version ve8)
	(_time 1720281431745 2024.07.06 19:27:11)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3d3b39386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 3121          1720281431750 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720281431751 2024.07.06 19:27:11)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4d4a4c4f4a1b1c581d4a59171e4b4c4b1e4a48481b)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720281431754 2024.07.06 19:27:11)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4d4b494f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10498         1720281782834 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720281782835 2024.07.06 19:33:02)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code a3a3f2f5a0f5f2b5f5f2b3f8f7a5a0a4a3a4a6a5a0)
	(_ent
		(_time 1720273143823)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(2))(_sens(27)(31)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(3))(_sens(16)(31)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(26))(_sens(18(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(28))(_sens(18(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(27))(_sens(18(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(29))(_sens(18(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(30))(_sens(18(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(31))(_sens(18(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(19))(_sens(14)(17)(18(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(20))(_sens(13)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(23))(_sens(13)(21)(30)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(24))(_sens(5)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(22))(_sens(11(d_3_0))(30)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(6))(_sens(11(d_3_0))(13)(25)(31)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(10))(_sens(25)(26)))))
			(clk_process(_arch 15 0 222(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 16 0 230(_prcs(_wait_for)(_trgt(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (18(0))(18(1))(18(2))(18(3))(18(4))(18(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 10502         1720281847451 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720281847452 2024.07.06 19:34:07)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 14141f121042450217121413014e461314131112171314)
	(_ent
		(_time 1720273143823)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(2))(_sens(27)(31)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(3))(_sens(16)(31)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(26))(_sens(18(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(28))(_sens(18(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(27))(_sens(18(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(29))(_sens(18(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(30))(_sens(18(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(31))(_sens(18(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(19))(_sens(14)(17)(18(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(20))(_sens(13)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(23))(_sens(13)(21)(30)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(24))(_sens(5)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(22))(_sens(11(d_3_0))(30)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(6))(_sens(11(d_3_0))(13)(25)(31)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(10))(_sens(25)(26)))))
			(clk_process(_arch 15 0 222(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 16 0 230(_prcs(_wait_for)(_trgt(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (18(0))(18(1))(18(2))(18(3))(18(4))(18(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 10476         1720281945069 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720281945070 2024.07.06 19:35:45)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 5e0d585c0b080f48080b4e050a585d595e595b585d)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pcunit
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pcunit 0 172(_comp pcunit)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((pc_op_in)(pc_op_in))
				((pc_in)(pc_in))
				((pc_out)(pc_out))
			)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 16))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 224(_prcs(_wait_for)(_trgt(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 17 -1)
)
I 000051 55 10349         1720281960353 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720281960354 2024.07.06 19:36:00)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 1e1a1c184b484f08484b0e454a181d191e191b181d)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 16))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 224(_prcs(_wait_for)(_trgt(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 17 -1)
)
I 000051 55 10517         1720282458805 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720282458806 2024.07.06 19:44:18)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 3461653131633423323a256e313336323532603336)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720282458818 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720282458819 2024.07.06 19:44:18)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 4316124145141055484d501816454644414545454a)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10353         1720282458828 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720282458829 2024.07.06 19:44:18)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 431713404015125515165318174540444344464540)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni(_string \"000001"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 16))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 224(_prcs(_wait_for)(_trgt(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 17 -1)
)
I 000051 55 2607          1720282458840 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720282458841 2024.07.06 19:44:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 530701500305024500561008075552550054565552)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720282458852 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720282458853 2024.07.06 19:44:18)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 623635626535357435377638366560616667346163)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720282458861 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720282458862 2024.07.06 19:44:18)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 7226257375252564207c6628267570747674777471)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720282458871 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720282458872 2024.07.06 19:44:18)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 722721737324266473766228207572747175727471)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1234          1720282458878 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 20))
	(_version ve8)
	(_time 1720282458879 2024.07.06 19:44:18)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 72262273262573657571602875742175777427747b)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3566          1720282458885 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720282458886 2024.07.06 19:44:18)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 82d7d38c85d5d194838c91d9d7848785808484848b)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720282458889 2024.07.06 19:44:18)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 82d7d58c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720282458897 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720282458898 2024.07.06 19:44:18)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 91c5c69e95c6c687cf9785cbc5969394c796959793)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720282458901 2024.07.06 19:44:18)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 91c4c69e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1947          1720282458910 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1720282458911 2024.07.06 19:44:18)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a1f5f1f7a0f7f0b4f2f7b5fbf2a7a2a6a1a6a4a4f7)
	(_ent
		(_time 1720273232299)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk_in -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cpu)
		(_port
			((clk_in)(clk_in))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk_in)(clk_in))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 21(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_sig(_int branch -1 0 29(_arch(_uni))))
		(_sig(_int rD_write_enable -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 3 0 31(_arch(_uni))))
		(_sig(_int pc_out 2 0 32(_arch(_uni))))
		(_sig(_int ram_data_out 2 0 33(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(2)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000056 55 3121          1720282458919 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720282458920 2024.07.06 19:44:18)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a1f5f3f6f3f7f0b4f1a6b5fbf2a7a0a7f2a6a4a4f7)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720282458923 2024.07.06 19:44:18)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a1f4f6f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720283027347 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720283027348 2024.07.06 19:53:47)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 16171d11114116011018074c131114101710421114)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720283027365 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720283027366 2024.07.06 19:53:47)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 26272d22257175302d28357d73202321242020202f)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10353         1720283027378 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720283027379 2024.07.06 19:53:47)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 36363c32306067206063266d623035313631333035)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni(_string \"000001"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 16))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 224(_prcs(_wait_for)(_trgt(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 17 -1)
)
I 000051 55 2607          1720283027389 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720283027390 2024.07.06 19:53:47)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 36363e33636067206533756d623037306531333037)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720283027401 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720283027402 2024.07.06 19:53:47)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 45454847451212531210511f114247464140134644)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720283027409 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720283027410 2024.07.06 19:53:47)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 5555585655020243075b410f015257535153505356)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720283027419 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720283027420 2024.07.06 19:53:47)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 55545c56530301435451450f075255535652555356)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1234          1720283027425 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 20))
	(_version ve8)
	(_time 1720283027426 2024.07.06 19:53:47)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 55555f56060254425256470f52530652505300535c)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3566          1720283027435 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720283027436 2024.07.06 19:53:47)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 65646e6565323673646b763e30636062676363636c)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720283027439 2024.07.06 19:53:47)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 65646865653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720283027450 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720283027451 2024.07.06 19:53:47)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 74747975752323622a72602e207376712273707276)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720283027454 2024.07.06 19:53:47)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 74757975752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720283027462 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720283027463 2024.07.06 19:53:47)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 84848c8ad3d2d591d48390ded7828582d7838181d2)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720283027466 2024.07.06 19:53:47)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8485898a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10423         1720283127528 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720283127529 2024.07.06 19:55:27)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 623261636034337434377239366461656265676461)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(line__223(_arch 15 0 223(_assignment(_trgt(16)))))
			(clk_process(_arch 16 0 224(_prcs(_wait_for)(_trgt(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
		(33686018 770)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 10441         1720283298392 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720283298393 2024.07.06 19:58:18)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code ddd38c8e898b8ccb8b89cd8689dbdedadddad8dbde)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(line__224(_arch 15 0 224(_assignment(_alias((cpu_reset)(_string \"1"\)))(_trgt(15)))))
			(clk_process(_arch 16 0 225(_prcs(_wait_for)(_trgt(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 10349         1720283611802 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720283611803 2024.07.06 20:03:31)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 1c1f1b1a4f4a4d0a4a490c47481a1f1b1c1b191a1f)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 16))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 224(_prcs(_wait_for)(_trgt(30)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 17 -1)
)
I 000051 55 10517         1720284279818 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720284279819 2024.07.06 20:14:39)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 8b848c85d8dc8b9c8d859ad18e8c898d8a8ddf8c89)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720284279831 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720284279832 2024.07.06 20:14:39)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 9b949c94ccccc88d909588c0ce9d9e9c999d9d9d92)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10410         1720284279846 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720284279847 2024.07.06 20:14:39)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code aaa4acfcfbfcfbbcffaebaf1feaca9adaaadafaca9)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 224(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 232(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2607          1720284279862 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720284279863 2024.07.06 20:14:39)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code bab4beeeb8ecebace9bff9e1eebcbbbce9bdbfbcbb)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720284279878 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720284279879 2024.07.06 20:14:39)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code cac4cb9f9e9d9ddc9d9fde909ecdc8c9cecf9cc9cb)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720284279888 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720284279889 2024.07.06 20:14:39)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code cac4cb9f9e9d9ddc98c4de909ecdc8cccecccfccc9)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720284279897 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720284279898 2024.07.06 20:14:39)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code d9d6dc8bd38f8dcfd8ddc9838bded9dfdaded9dfda)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1234          1720284279906 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 20))
	(_version ve8)
	(_time 1720284279907 2024.07.06 20:14:39)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code d9d7df8b868ed8cededacb83dedf8adedcdf8cdfd0)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 3566          1720284279915 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720284279916 2024.07.06 20:14:39)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e9e6eebae5bebaffe8e7fab2bcefeceeebefefefe0)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720284279919 2024.07.06 20:14:39)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e9e6e8bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720284279926 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720284279927 2024.07.06 20:14:39)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f9f7f8a9f5aeaeefa7ffeda3adfefbfcaffefdfffb)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720284279930 2024.07.06 20:14:39)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f9f6f8a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720284279939 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720284279940 2024.07.06 20:14:39)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 08060f0e535e591d580f1c525b0e090e5b0f0d0d5e)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720284279943 2024.07.06 20:14:39)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 08070a0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720284415549 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720284415550 2024.07.06 20:16:55)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code c2ccc797c195c2d5c4ccd398c7c5c0c4c3c496c5c0)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720284415561 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 25))
	(_version ve8)
	(_time 1720284415562 2024.07.06 20:16:55)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code c2ccc797c59591d4c9ccd19997c4c7c5c0c4c4c4cb)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 26(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 27(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10410         1720284415576 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720284415577 2024.07.06 20:16:55)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code d1ded582d08780c784d5c18a85d7d2d6d1d6d4d7d2)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 21(_ent (_in))))
				(_port(_int enable_in -1 0 22(_ent (_in))))
				(_port(_int write_enable_in -1 0 23(_ent (_in))))
				(_port(_int rM_data_out 0 0 24(_ent (_out))))
				(_port(_int rN_data_out 0 0 25(_ent (_out))))
				(_port(_int rD_data_in 0 0 26(_ent (_in))))
				(_port(_int sel_rM_in 1 0 27(_ent (_in))))
				(_port(_int sel_rN_in 1 0 28(_ent (_in))))
				(_port(_int sel_rD_in 1 0 29(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 33(_ent (_in))))
				(_port(_int enable_in -1 0 34(_ent (_in))))
				(_port(_int instruction_in 2 0 35(_ent (_in))))
				(_port(_int alu_op_out 3 0 36(_ent (_out))))
				(_port(_int imm_data_out 4 0 37(_ent (_out))))
				(_port(_int write_enable_out -1 0 38(_ent (_out))))
				(_port(_int sel_rM_out 5 0 39(_ent (_out))))
				(_port(_int sel_rN_out 5 0 40(_ent (_out))))
				(_port(_int sel_rD_out 5 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 45(_ent (_in))))
				(_port(_int enable_in -1 0 46(_ent (_in))))
				(_port(_int alu_op_in 6 0 47(_ent (_in))))
				(_port(_int pc_in 7 0 48(_ent (_in))))
				(_port(_int rM_data_in 7 0 49(_ent (_in))))
				(_port(_int rN_data_in 7 0 50(_ent (_in))))
				(_port(_int imm_data_in 8 0 51(_ent (_in))))
				(_port(_int result_out 7 0 52(_ent (_out))))
				(_port(_int branch_out -1 0 53(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 54(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 55(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 59(_ent (_in))))
				(_port(_int reset_in -1 0 60(_ent (_in))))
				(_port(_int alu_op_in 9 0 61(_ent (_in))))
				(_port(_int stage_out 10 0 62(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 66(_ent (_in))))
				(_port(_int pc_op_in 11 0 67(_ent (_in))))
				(_port(_int pc_in 12 0 68(_ent (_in))))
				(_port(_int pc_out 12 0 69(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int enable_in -1 0 75(_ent (_in))))
				(_port(_int write_enable_in -1 0 76(_ent (_in))))
				(_port(_int address_in 13 0 77(_ent (_in))))
				(_port(_int data_in 13 0 78(_ent (_in))))
				(_port(_int data_out 13 0 79(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 127(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 139(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 151(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 165(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 172(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 179(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 61(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 83(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 87(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 88(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 89(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 92(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 93(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 96(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 98(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 100(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 102(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 104(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 104(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 105(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 106(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 109(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 110(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 111(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 113(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 114(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 116(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 117(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 118(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 120(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 122(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__195(_arch 1 0 195(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__198(_arch 2 0 198(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__199(_arch 3 0 199(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__200(_arch 4 0 200(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__201(_arch 5 0 201(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__202(_arch 6 0 202(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__203(_arch 7 0 203(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__206(_arch 8 0 206(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__211(_arch 9 0 211(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__215(_arch 11 0 215(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__218(_arch 13 0 218(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__220(_arch 14 0 220(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 224(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 232(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2607          1720284415589 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720284415590 2024.07.06 20:16:55)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e1eee7b2b3b7b0f7b2e4a2bab5e7e0e7b2e6e4e7e0)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720284415609 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720284415610 2024.07.06 20:16:55)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 000f0c06055757165755145a540702030405560301)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720284415619 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720284415620 2024.07.06 20:16:55)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 000f0c0605575716520e145a540702060406050603)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720284415628 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720284415629 2024.07.06 20:16:55)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 101e1817134644061114004a421710161317101613)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720284415636 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 20))
	(_version ve8)
	(_time 1720284415637 2024.07.06 20:16:55)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 101f1b17464711071713024a171643171516451619)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__52(_arch 1 0 52(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720284415644 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720284415645 2024.07.06 20:16:55)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 1f1115184c484c091e110c444a191a181d19191916)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720284415648 2024.07.06 20:16:55)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 1f1113184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720284415656 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720284415657 2024.07.06 20:16:55)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 2f20232b7c78783971293b757b282d2a79282b292d)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720284415660 2024.07.06 20:16:55)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 2f21232b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720284415674 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720284415675 2024.07.06 20:16:55)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3f30363a3a696e2a6f382b656c393e396c383a3a69)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720284415678 2024.07.06 20:16:55)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3f31333a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720285722283 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720285722284 2024.07.06 20:38:42)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 303f3a3531673027363e216a353732363136643732)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720285722294 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720285722295 2024.07.06 20:38:42)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 303f3a35356763263b3e236b653635373236363639)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10399         1720285722303 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720285722304 2024.07.06 20:38:42)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 404e4b43401611561544501b144643474047454643)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2607          1720285722315 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720285722316 2024.07.06 20:38:42)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4f41464d4a191e591c4a0c141b494e491c484a494e)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720285722327 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720285722328 2024.07.06 20:38:42)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 4f41434d1c181859181a5b151b484d4c4b4a194c4e)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720285722334 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720285722335 2024.07.06 20:38:42)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 4f41434d1c1818591d405b151b484d494b494a494c)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720285722344 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720285722345 2024.07.06 20:38:42)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 5f50575c0a090b495e5b4f050d585f595c585f595c)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720285722350 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720285722351 2024.07.06 20:38:42)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 5f51545c5f085e48585c4d0558590c585a590a5956)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720285722359 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720285722360 2024.07.06 20:38:42)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 6e61646e3e393d786f607d353b686b696c68686867)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720285722363 2024.07.06 20:38:42)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 7e71727f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720285722370 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720285722371 2024.07.06 20:38:42)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 7e70727f2e29296820786a242a797c7b28797a787c)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720285722374 2024.07.06 20:38:42)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 7e71727f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720285722381 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720285722382 2024.07.06 20:38:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7e70777f78282f6b2e796a242d787f782d797b7b28)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720285722385 2024.07.06 20:38:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7e71727f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10399         1720292187642 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720292187643 2024.07.06 22:26:27)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 7f7b2a7f29292e692a7b6f242b797c787f787a797c)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 10517         1720292195825 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720292195826 2024.07.06 22:26:35)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 6b683f6b383c6b7c6d657a316e6c696d6a6d3f6c69)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720292195839 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720292195840 2024.07.06 22:26:35)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 7b782f7a2c2c286d707568202e7d7e7c797d7d7d72)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10399         1720292195850 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720292195851 2024.07.06 22:26:35)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 8a88df85dbdcdb9cdf8e9ad1de8c898d8a8d8f8c89)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2607          1720292195861 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720292195862 2024.07.06 22:26:35)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8a88dd8488dcdb9cd98fc9d1de8c8b8cd98d8f8c8b)
	(_ent
		(_time 1720175965147)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720292195872 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720292195873 2024.07.06 22:26:35)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 9a98c895cecdcd8ccdcf8ec0ce9d98999e9fcc999b)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720292195879 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720292195880 2024.07.06 22:26:35)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 9a98c895cecdcd8cc8958ec0ce9d989c9e9c9f9c99)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720292195888 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720292195889 2024.07.06 22:26:35)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code aaa9fcfdf8fcfebcabaebaf0f8adaaaca9adaaaca9)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720292195894 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720292195895 2024.07.06 22:26:35)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code aaa8fffdadfdabbdada9b8f0adacf9adafacffaca3)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720292195901 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720292195902 2024.07.06 22:26:35)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code b9baededb5eeeaafb8b7aae2ecbfbcbebbbfbfbfb0)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720292195905 2024.07.06 22:26:35)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code b9baebedb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720292195912 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720292195913 2024.07.06 22:26:35)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code b9bbebedb5eeeeafe7bfade3edbebbbcefbebdbfbb)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720292195916 2024.07.06 22:26:35)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code c9ca9b9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720292195923 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720292195924 2024.07.06 22:26:35)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c9cb9e9c939f98dc99cedd939acfc8cf9acecccc9f)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720292195927 2024.07.06 22:26:35)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c9ca9b9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2111          1720292891878 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720292891879 2024.07.06 22:38:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5a090e59580c0b4c090819010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1720292891873)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2120          1720292891887 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 219))
	(_version ve8)
	(_time 1720292891888 2024.07.06 22:38:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6a393e6a683c3b7c393829313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1720292891872)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 220(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 220(_arch(_uni))))
		(_sig(_int signed_sub 3 0 221(_arch(_uni))))
		(_sig(_int bothpos -1 0 222(_arch(_uni))))
		(_sig(_int bothneg -1 0 223(_arch(_uni))))
		(_sig(_int overflow -1 0 224(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11)(12)(13)(14)(15))(_sens(0)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(13)(14)(15))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10517         1720292911939 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720292911940 2024.07.06 22:38:31)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code b9bde8edb1eeb9aebfb7a8e3bcbebbbfb8bfedbebb)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720292911956 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720292911957 2024.07.06 22:38:31)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code d8dc898ad58f8bced3d6cb838ddedddfdadededed1)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720292911974 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720292911975 2024.07.06 22:38:31)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code e7e2b7b5e0b1b6f1b2e3f7bcb3e1e4e0e7e0e2e1e4)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720292911993 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720292911994 2024.07.06 22:38:31)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f7f2a5a7a3a1a6e1a4a5b4aca3f1f6f1a4f0f2f1f6)
	(_ent
		(_time 1720292891872)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11)(12)(13)(14)(15))(_sens(0)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(13)(14)(15))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2120          1720292912002 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 219))
	(_version ve8)
	(_time 1720292912003 2024.07.06 22:38:32)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 07025201535156115455445c530106015400020106)
	(_ent
		(_time 1720292891872)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 220(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 220(_arch(_uni))))
		(_sig(_int signed_sub 3 0 221(_arch(_uni))))
		(_sig(_int bothpos -1 0 222(_arch(_uni))))
		(_sig(_int bothneg -1 0 223(_arch(_uni))))
		(_sig(_int overflow -1 0 224(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11)(12)(13)(14)(15))(_sens(0)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(13)(14)(15))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720292912029 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720292912030 2024.07.06 22:38:32)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 16134611154141004143024c421114151213401517)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720292912038 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720292912039 2024.07.06 22:38:32)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 26237622257171307429327c722124202220232025)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720292912048 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720292912049 2024.07.06 22:38:32)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 26227222237072302722367c742126202521262025)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720292912056 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720292912057 2024.07.06 22:38:32)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 36336133666137213135246c31306531333063303f)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720292912065 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720292912066 2024.07.06 22:38:32)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 36326033356165203738256d63303331343030303f)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720292912069 2024.07.06 22:38:32)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 45411547451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720292912077 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720292912078 2024.07.06 22:38:32)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 45401547451212531b43511f114247401342414347)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720292912081 2024.07.06 22:38:32)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 45411547451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720292912092 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720292912093 2024.07.06 22:38:32)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 55500056030304400552410f065354530652505003)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720292912096 2024.07.06 22:38:32)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 55510556550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2111          1720292961027 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720292961028 2024.07.06 22:39:21)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7e2e2c7f78282f682d2c3d252a787f782d797b787f)
	(_ent
		(_time 1720292891872)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2830          1720295571118 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720295571119 2024.07.06 23:22:51)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2c7e2d282c7a7d3a782f6f77782a2d2a7f2b292a2d)
	(_ent
		(_time 1720294577112)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 5 0 26(_arch(_uni))))
		(_sig(_int signed_sub 5 0 26(_arch(_uni))))
		(_sig(_int bothpos -1 0 27(_arch(_uni))))
		(_sig(_int bothneg -1 0 27(_arch(_uni))))
		(_sig(_int overflow -1 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0)(11)(12)(13)(14)(16)(17)(18)(21)(22)(23)(24)(25)(1)(2(4))(2(d_3_0))(3)(4)(5)(6)(7))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10517         1720295591971 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720295591972 2024.07.06 23:23:11)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 989d9b9791cf988f9e9689c29d9f9a9e999ecc9f9a)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720295591989 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720295591990 2024.07.06 23:23:11)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code b7b2b4e3b5e0e4a1bcb9a4ece2b1b2b0b5b1b1b1be)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10399         1720295591998 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720295591999 2024.07.06 23:23:11)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code b7b3b5e2b0e1e6a1e2b3a7ece3b1b4b0b7b0b2b1b4)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2830          1720295592009 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720295592010 2024.07.06 23:23:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c7c3c792939196d193c4849c93c1c6c194c0c2c1c6)
	(_ent
		(_time 1720294577112)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 5 0 26(_arch(_uni))))
		(_sig(_int signed_sub 5 0 26(_arch(_uni))))
		(_sig(_int bothpos -1 0 27(_arch(_uni))))
		(_sig(_int bothneg -1 0 27(_arch(_uni))))
		(_sig(_int overflow -1 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2(4))(2(d_3_0))(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(17)(18)(21)(22)(23)(24)(25))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720295592022 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720295592023 2024.07.06 23:23:12)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code c7c3c292c59090d19092d39d93c0c5c4c3c291c4c6)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720295592032 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720295592033 2024.07.06 23:23:12)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code d6d2d384d58181c084d9c28c82d1d4d0d2d0d3d0d5)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720295592040 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720295592041 2024.07.06 23:23:12)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code e6e3e7b5e3b0b2f0e7e2f6bcb4e1e6e0e5e1e6e0e5)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720295592049 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720295592050 2024.07.06 23:23:12)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code f6f2f4a6a6a1f7e1f1f5e4acf1f0a5f1f3f0a3f0ff)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720295592057 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720295592058 2024.07.06 23:23:12)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code f6f3f5a6f5a1a5e0f7f8e5ada3f0f3f1f4f0f0f0ff)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720295592061 2024.07.06 23:23:12)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code f6f3f3a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720295592071 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720295592072 2024.07.06 23:23:12)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 05010303055252135b03115f510207005302010307)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720295592075 2024.07.06 23:23:12)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 05000303055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720295592086 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720295592087 2024.07.06 23:23:12)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 15111612434344004512014f461314134612101043)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720295592090 2024.07.06 23:23:12)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 15101312154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2111          1720295734626 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720295734627 2024.07.06 23:25:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d8da8c8a838e89ce8b8a9b838cded9de8bdfddded9)
	(_ent
		(_time 1720295734619)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10517         1720295741632 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720295741633 2024.07.06 23:25:41)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 4041134241174057464e511a454742464146144742)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720295741641 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720295741642 2024.07.06 23:25:41)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 40411342451713564b4e531b154645474246464649)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720295741653 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720295741654 2024.07.06 23:25:41)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 4f4f1d4c19191e591a4b5f141b494c484f484a494c)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720295741663 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720295741664 2024.07.06 23:25:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5f5f0f5c5a090e490c0d1c040b595e590c585a595e)
	(_ent
		(_time 1720295734618)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720295741674 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720295741675 2024.07.06 23:25:41)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 5f5f0a5c0c080849080a4b050b585d5c5b5a095c5e)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720295741682 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720295741683 2024.07.06 23:25:41)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 6f6f3a6f3c3838793d607b353b686d696b696a696c)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720295741689 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720295741690 2024.07.06 23:25:41)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 6f6e3e6f3a393b796e6b7f353d686f696c686f696c)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720295741695 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720295741696 2024.07.06 23:25:41)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 7e7e2c7f7d297f69797d6c2479782d797b782b7877)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720295741702 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720295741703 2024.07.06 23:25:41)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 7e7f2d7f2e292d687f706d252b787b797c78787877)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720295741706 2024.07.06 23:25:41)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 7e7f2b7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720295741713 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720295741714 2024.07.06 23:25:41)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 8e8edb80ded9d998d0889ad4da898c8bd8898a888c)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720295741717 2024.07.06 23:25:41)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 8e8fdb80ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720295741724 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720295741725 2024.07.06 23:25:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9d9dcd929acbcc88cd9a89c7ce9b9c9bce9a9898cb)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720295741728 2024.07.06 23:25:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9d9cc892cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2111          1720296049340 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720296049341 2024.07.06 23:30:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 37306532636166216465746c633136316430323136)
	(_ent
		(_time 1720295734618)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296051821 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296051822 2024.07.06 23:30:51)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code ebefeab8bcbcbcfdbcbeffb1bfece9e8efeebde8ea)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 10517         1720296054966 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296054967 2024.07.06 23:30:54)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 3034303531673027363e216a353732363136643732)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296054977 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296054978 2024.07.06 23:30:54)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 3f3b3f3a6c686c2934312c646a393a383d39393936)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720296054985 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296054986 2024.07.06 23:30:54)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 3f3a3e3b69696e296a3b2f646b393c383f383a393c)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720296054995 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720296054996 2024.07.06 23:30:54)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4f4a4c4d4a191e591c1d0c141b494e491c484a494e)
	(_ent
		(_time 1720295734618)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296055007 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296055008 2024.07.06 23:30:55)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 5f5a595c0c080849080a4b050b585d5c5b5a095c5e)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296055014 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296055015 2024.07.06 23:30:55)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 5f5a595c0c0808490d504b050b585d595b595a595c)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296055024 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296055025 2024.07.06 23:30:55)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 6e6a6c6e38383a786f6a7e343c696e686d696e686d)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296055033 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296055034 2024.07.06 23:30:55)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 7e7b7f7f7d297f69797d6c2479782d797b782b7877)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296055040 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296055041 2024.07.06 23:30:55)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 7e7a7e7f2e292d687f706d252b787b797c78787877)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296055044 2024.07.06 23:30:55)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 7e7a787f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296055051 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296055052 2024.07.06 23:30:55)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 7e7b787f2e29296820786a242a797c7b28797a787c)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296055055 2024.07.06 23:30:55)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 7e7a787f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720296055062 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296055063 2024.07.06 23:30:55)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9d989e929acbcc88cd9a89c7ce9b9c9bce9a9898cb)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296055066 2024.07.06 23:30:55)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9d999b92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2830          1720296112506 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720296112507 2024.07.06 23:31:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code fbfcf8abfaadaaedaff8b8a0affdfafda8fcfefdfa)
	(_ent
		(_time 1720296112504)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 5 0 26(_arch(_uni))))
		(_sig(_int signed_sub 5 0 26(_arch(_uni))))
		(_sig(_int bothpos -1 0 27(_arch(_uni))))
		(_sig(_int bothneg -1 0 27(_arch(_uni))))
		(_sig(_int overflow -1 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0)(11)(12)(13)(14)(16)(17)(18)(21)(22)(23)(24)(25)(1)(2(4))(2(d_3_0))(3)(4)(5)(6)(7))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10517         1720296122255 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296122256 2024.07.06 23:32:02)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 11151a1611461106171f004b141613171017451613)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296122269 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296122270 2024.07.06 23:32:02)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 20242b24257773362b2e337b752625272226262629)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10399         1720296122279 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296122280 2024.07.06 23:32:02)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 20252a25207671367524307b742623272027252623)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2830          1720296122291 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720296122292 2024.07.06 23:32:02)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 30353835636661266433736b643631366337353631)
	(_ent
		(_time 1720296112503)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 5 0 26(_arch(_uni))))
		(_sig(_int signed_sub 5 0 26(_arch(_uni))))
		(_sig(_int bothpos -1 0 27(_arch(_uni))))
		(_sig(_int bothneg -1 0 27(_arch(_uni))))
		(_sig(_int overflow -1 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0)(11)(12)(13)(14)(16)(17)(18)(21)(22)(23)(24)(25)(1)(2(4))(2(d_3_0))(3)(4)(5)(6)(7))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296122304 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296122305 2024.07.06 23:32:02)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 40454d42451717561715541a144742434445164341)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296122314 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296122315 2024.07.06 23:32:02)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 4f4a424d1c1818591d405b151b484d494b494a494c)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296122323 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296122324 2024.07.06 23:32:02)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 4f4b464d1a191b594e4b5f151d484f494c484f494c)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296122329 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296122330 2024.07.06 23:32:02)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 5f5a555c5f085e48585c4d0558590c585a590a5956)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296122337 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296122338 2024.07.06 23:32:02)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 5f5b545c0c080c495e514c040a595a585d59595956)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296122341 2024.07.06 23:32:02)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 5f5b525c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296122350 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296122351 2024.07.06 23:32:02)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 6e6b636e3e39397830687a343a696c6b38696a686c)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296122354 2024.07.06 23:32:02)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 6e6a636e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720296122364 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296122365 2024.07.06 23:32:02)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7e7b767f78282f6b2e796a242d787f782d797b7b28)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296122368 2024.07.06 23:32:02)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7e7a737f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2111          1720296170115 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720296170116 2024.07.06 23:32:50)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 04540102535255125756475f500205025703010205)
	(_ent
		(_time 1720296170113)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10517         1720296179231 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296179232 2024.07.06 23:32:59)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 999f9c9691ce998e9f9788c39c9e9b9f989fcd9e9b)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296179241 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296179242 2024.07.06 23:32:59)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code a9afacfea5fefabfa2a7baf2fcafacaeabafafafa0)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720296179251 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296179252 2024.07.06 23:32:59)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code a9aeadffa0fff8bffcadb9f2fdafaaaea9aeacafaa)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720296179263 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720296179264 2024.07.06 23:32:59)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b9bebfede3efe8afeaebfae2edbfb8bfeabebcbfb8)
	(_ent
		(_time 1720296170112)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296179274 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296179275 2024.07.06 23:32:59)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code c8cfcb9dc59f9fde9f9ddc929ccfcacbcccd9ecbc9)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296179284 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296179285 2024.07.06 23:32:59)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code c8cfcb9dc59f9fde9ac7dc929ccfcacecccecdcecb)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296179292 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296179293 2024.07.06 23:32:59)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code d8dedf8ad38e8cced9dcc8828adfd8dedbdfd8dedb)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296179299 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296179300 2024.07.06 23:32:59)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code e8efecbbb6bfe9ffefebfab2efeebbefedeebdeee1)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296179306 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296179307 2024.07.06 23:32:59)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e8eeedbbe5bfbbfee9e6fbb3bdeeedefeaeeeeeee1)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296179310 2024.07.06 23:32:59)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e8eeebbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296179316 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296179317 2024.07.06 23:32:59)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f7f0f4a7f5a0a0e1a9f1e3ada3f0f5f2a1f0f3f1f5)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296179320 2024.07.06 23:32:59)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f7f1f4a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720296179329 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296179330 2024.07.06 23:32:59)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f7f0f1a7a3a1a6e2a7f0e3ada4f1f6f1a4f0f2f2a1)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296179333 2024.07.06 23:32:59)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 07010b01055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720296283218 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296283219 2024.07.06 23:34:43)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code ca9c9c9f9a9dcaddccc4db90cfcdc8cccbcc9ecdc8)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296283229 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296283230 2024.07.06 23:34:43)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code d98f8f8bd58e8acfd2d7ca828cdfdcdedbdfdfdfd0)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720296283239 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296283240 2024.07.06 23:34:43)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code e9bebebbe0bfb8ffbcedf9b2bdefeaeee9eeecefea)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2607          1720296283252 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720296283253 2024.07.06 23:34:43)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e9bebcbab3bfb8ffbaecaab2bdefe8efbaeeecefe8)
	(_ent
		(_time 1720296283250)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(16)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296283263 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296283264 2024.07.06 23:34:43)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code f9aea9a9f5aeaeefaeaceda3adfefbfafdfcaffaf8)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296283271 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296283272 2024.07.06 23:34:43)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 085f590e055f5f1e5a071c525c0f0a0e0c0e0d0e0b)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296283281 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296283282 2024.07.06 23:34:43)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 085e5d0e035e5c1e090c18525a0f080e0b0f080e0b)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296283287 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296283288 2024.07.06 23:34:43)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 085f5e0e565f091f0f0b1a520f0e5b0f0d0e5d0e01)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296283294 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296283295 2024.07.06 23:34:43)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 184e4f1f154f4b0e19160b434d1e1d1f1a1e1e1e11)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296283298 2024.07.06 23:34:43)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 184e491f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296283306 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296283307 2024.07.06 23:34:43)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 287f792c257f7f3e762e3c727c2f2a2d7e2f2c2e2a)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296283310 2024.07.06 23:34:43)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 287e792c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720296283318 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296283319 2024.07.06 23:34:43)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 37606332636166226730236d643136316430323261)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296283322 2024.07.06 23:34:43)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 37616632356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720296290298 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296290299 2024.07.06 23:34:50)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 70247b7171277067767e612a757772767176247772)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296290309 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296290310 2024.07.06 23:34:50)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 70247b71752723667b7e632b257675777276767679)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10399         1720296290319 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296290320 2024.07.06 23:34:50)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 80d58a8f80d6d196d58490dbd48683878087858683)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2607          1720296290329 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720296290330 2024.07.06 23:34:50)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8fda87818ad9de99dc8accd4db898e89dc888a898e)
	(_ent
		(_time 1720296283249)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(16)(20)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33686018 33686018)
		(33751810 2)
		(33751810 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296290340 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296290341 2024.07.06 23:34:50)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 8fda8281dcd8d899d8da9bd5db888d8c8b8ad98c8e)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296290348 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296290349 2024.07.06 23:34:50)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 9fca9290ccc8c889cd908bc5cb989d999b999a999c)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296290355 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296290356 2024.07.06 23:34:50)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 9fcb9690cac9cb899e9b8fc5cd989f999c989f999c)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296290363 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296290364 2024.07.06 23:34:50)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code aefba4f9adf9afb9a9adbcf4a9a8fda9aba8fba8a7)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296290372 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296290373 2024.07.06 23:34:50)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code aefaa5f9fef9fdb8afa0bdf5fba8aba9aca8a8a8a7)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296290376 2024.07.06 23:34:50)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code beeab3eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296290384 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296290385 2024.07.06 23:34:50)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code beebb3eaeee9e9a8e0b8aae4eab9bcbbe8b9bab8bc)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296290388 2024.07.06 23:34:50)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code beeab3eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720296290395 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296290396 2024.07.06 23:34:50)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dd88d58fda8b8cc88ddac9878edbdcdb8edad8d88b)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296290399 2024.07.06 23:34:50)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dd89d08f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720296338669 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296338670 2024.07.06 23:35:38)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 67686367613067706169763d626065616661336065)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296338680 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296338681 2024.07.06 23:35:38)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 77787376752024617c79642c22717270757171717e)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10399         1720296338691 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296338692 2024.07.06 23:35:38)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 77797277702126612273672c237174707770727174)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2830          1720296338704 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 22))
	(_version ve8)
	(_time 1720296338705 2024.07.06 23:35:38)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 96989199c3c0c780c295d5cdc2909790c591939097)
	(_ent
		(_time 1720296283249)
	)
	(_object
		(_port(_int clk_in -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int rM_data_in 1 0 11(_ent(_in))))
		(_port(_int rN_data_in 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 13(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 14(_ent(_in))))
		(_port(_int result_out 1 0 16(_ent(_out))))
		(_port(_int branch_out -1 0 17(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int op2_unsigned 3 0 23(_arch(_uni))))
		(_sig(_int res_unsigned 3 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int op1_signed 4 0 24(_arch(_uni))))
		(_sig(_int op2_signed 4 0 24(_arch(_uni))))
		(_sig(_int res_signed 4 0 24(_arch(_uni))))
		(_sig(_int carry_out -1 0 25(_arch(_uni))))
		(_sig(_int overflow_out -1 0 25(_arch(_uni))))
		(_sig(_int negative_out -1 0 25(_arch(_uni))))
		(_sig(_int zero_out -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 5 0 26(_arch(_uni))))
		(_sig(_int signed_sub 5 0 26(_arch(_uni))))
		(_sig(_int bothpos -1 0 27(_arch(_uni))))
		(_sig(_int bothneg -1 0 27(_arch(_uni))))
		(_sig(_int overflow -1 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0)(11)(12)(13)(14)(16)(17)(18)(21)(22)(23)(24)(25)(1)(2(4))(2(d_3_0))(3)(4)(5)(6)(7))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296338718 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296338719 2024.07.06 23:35:38)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 9698949995c1c180c1c382ccc29194959293c09597)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296338728 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296338729 2024.07.06 23:35:38)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 9698949995c1c180c49982ccc29194909290939095)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296338738 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296338739 2024.07.06 23:35:38)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a5aaa3f2a3f3f1b3a4a1b5fff7a2a5a3a6a2a5a3a6)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296338744 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296338745 2024.07.06 23:35:38)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code a5aba0f2f6f2a4b2a2a6b7ffa2a3f6a2a0a3f0a3ac)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296338751 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296338752 2024.07.06 23:35:38)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code b5bab1e1b5e2e6a3b4bba6eee0b3b0b2b7b3b3b3bc)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296338755 2024.07.06 23:35:38)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code c5cac790c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296338761 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296338762 2024.07.06 23:35:38)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code c5cbc790c59292d39bc3d19f91c2c7c093c2c1c3c7)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296338765 2024.07.06 23:35:38)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code c5cac790c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3121          1720296338772 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296338773 2024.07.06 23:35:38)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c5cbc290939394d095c2d19f96c3c4c396c2c0c093)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296338776 2024.07.06 23:35:38)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c5cac790c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720296409895 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296409896 2024.07.06 23:36:49)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 9a94cb95cacd9a8d9c948bc09f9d989c9b9cce9d98)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(6)(7))(_sens(0)(3)(4(d_7_0))(5)(7))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296409905 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296409906 2024.07.06 23:36:49)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code a9a7f8fea5fefabfa2a7baf2fcafacaeabafafafa0)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10399         1720296409916 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296409917 2024.07.06 23:36:49)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code b9b6e9ecb0efe8afecbda9e2edbfbabeb9bebcbfba)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720296409926 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720296409927 2024.07.06 23:36:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c9c69b9c939f98df9a9b8a929dcfc8cf9acecccfc8)
	(_ent
		(_time 1720296409924)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296409938 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296409939 2024.07.06 23:36:49)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code c9c69e9cc59e9edf9e9cdd939dcecbcacdcc9fcac8)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296409945 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296409946 2024.07.06 23:36:49)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code c9c69e9cc59e9edf9bc6dd939dcecbcfcdcfcccfca)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296409953 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296409954 2024.07.06 23:36:49)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code d8d68b8ad38e8cced9dcc8828adfd8dedbdfd8dedb)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296409959 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296409960 2024.07.06 23:36:49)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code d8d7888a868fd9cfdfdbca82dfde8bdfddde8dded1)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296409966 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296409967 2024.07.06 23:36:49)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e8e6b9bbe5bfbbfee9e6fbb3bdeeedefeaeeeeeee1)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296409970 2024.07.06 23:36:49)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e8e6bfbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296409976 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296409977 2024.07.06 23:36:49)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f7f8a0a7f5a0a0e1a9f1e3ada3f0f5f2a1f0f3f1f5)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296409980 2024.07.06 23:36:49)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code f7f9a0a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720296409987 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296409988 2024.07.06 23:36:49)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f7f8a5a7a3a1a6e2a7f0e3ada4f1f6f1a4f0f2f2a1)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296409991 2024.07.06 23:36:49)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f7f9a0a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2111          1720296722643 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720296722644 2024.07.06 23:42:02)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 48484b4a131e195e1b1a0b131c4e494e1b4f4d4e49)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 10517         1720296764454 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720296764455 2024.07.06 23:42:44)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code acababfbfefbacbbaaa2bdf6a9abaeaaadaaf8abae)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720296764465 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720296764466 2024.07.06 23:42:44)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code acababfbfafbffbaa7a2bff7f9aaa9abaeaaaaaaa5)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720296764473 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720296764474 2024.07.06 23:42:44)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code acaaaafafffafdbaf9a8bcf7f8aaafabacaba9aaaf)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720296764484 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720296764485 2024.07.06 23:42:44)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code cbcdcf9eca9d9add989988909fcdcacd98cccecdca)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11)(12)(13)(14)(15))(_sens(0)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(13)(14)(15))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720296764499 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720296764500 2024.07.06 23:42:44)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code cbcdca9e9c9c9cdd9c9edf919fccc9c8cfce9dc8ca)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720296764507 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720296764508 2024.07.06 23:42:44)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code dbddda898c8c8ccd89d4cf818fdcd9dddfdddeddd8)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720296764515 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720296764516 2024.07.06 23:42:44)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code dbdcde898a8d8fcddadfcb8189dcdbddd8dcdbddd8)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720296764522 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720296764523 2024.07.06 23:42:44)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code eaececb9edbdebfdede9f8b0edecb9edefecbfece3)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720296764529 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296764530 2024.07.06 23:42:44)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code eaededb9bebdb9fcebe4f9b1bfecefede8ececece3)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720296764533 2024.07.06 23:42:44)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code fafdfbaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720296764540 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720296764541 2024.07.06 23:42:44)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code fafcfbaaaeadadeca4fceea0aefdf8ffacfdfefcf8)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720296764544 2024.07.06 23:42:44)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code fafdfbaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720296764553 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720296764554 2024.07.06 23:42:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0a0c0d0c085c5b1f5a0d1e50590c0b0c590d0f0f5c)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720296764557 2024.07.06 23:42:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0a0d080c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720334786412 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720334786413 2024.07.07 10:16:26)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 7570267471227562737b642f707277737473217277)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(6)(7))(_sens(0)(3)(4(d_7_0))(5)(7))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720334786474 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720334786475 2024.07.07 10:16:26)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code b3b6e0e7b5e4e0a5b8bda0e8e6b5b6b4b1b5b5b5ba)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720334786539 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720334786540 2024.07.07 10:16:26)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code f2f6a0a3f0a4a3e4a7f6e2a9a6f4f1f5f2f5f7f4f1)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__187(_arch 2 0 187(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__188(_arch 3 0 188(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__189(_arch 4 0 189(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__190(_arch 5 0 190(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__191(_arch 6 0 191(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__192(_arch 7 0 192(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__195(_arch 8 0 195(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__200(_arch 9 0 200(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__203(_arch 10 0 203(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__204(_arch 11 0 204(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__205(_arch 12 0 205(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__207(_arch 13 0 207(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__209(_arch 14 0 209(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 213(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 221(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720334786599 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720334786600 2024.07.07 10:16:26)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 30346335636661266362736b643631366337353631)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720334786663 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720334786664 2024.07.07 10:16:26)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 6f6b396f3c383879383a7b353b686d6c6b6a396c6e)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720334786853 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720334786854 2024.07.07 10:16:26)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 2a2e7d2e7e7d7d3c78253e707e2d282c2e2c2f2c29)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1284          1720334786971 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720334786972 2024.07.07 10:16:26)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a7a2f4f0a3f1f3b1a6a3b7fdf5a0a7a1a4a0a7a1a4)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720334787034 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720334787035 2024.07.07 10:16:27)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code e6e2b6b5b6b1e7f1e1e5f4bce1e0b5e1e3e0b3e0ef)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720334787091 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720334787092 2024.07.07 10:16:27)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 1510431215424603141b064e40131012171313131c)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720334787183 2024.07.07 10:16:27)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 7277227375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720334787247 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720334787248 2024.07.07 10:16:27)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code b1b5e1e5b5e6e6a7efb7a5ebe5b6b3b4e7b6b5b7b3)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720334787263 2024.07.07 10:16:27)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code c0c59095c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720334787310 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720334787311 2024.07.07 10:16:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code efebbabceab9befabfe8fbb5bce9eee9bce8eaeab9)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720334787326 2024.07.07 10:16:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fffaafafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10016         1720346723758 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720346723759 2024.07.07 13:35:23)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code b4b7b7e1b0e2e5a2e1b6a4efe0b2b7b3b4b3b1b2b7)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__189(_arch 2 0 189(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__190(_arch 3 0 190(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__191(_arch 4 0 191(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__192(_arch 5 0 192(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__193(_arch 6 0 193(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__194(_arch 7 0 194(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__197(_arch 8 0 197(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__202(_arch 9 0 202(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__205(_arch 10 0 205(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__206(_arch 11 0 206(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__207(_arch 12 0 207(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__209(_arch 13 0 209(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__211(_arch 14 0 211(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 215(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 223(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 10517         1720346966244 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720346966245 2024.07.07 13:39:26)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code e9eee8bae1bee9feefe7f8b3eceeebefe8efbdeeeb)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 50463234 33751554 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720346966304 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720346966305 2024.07.07 13:39:26)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 27202123257074312c29347c72212220252121212e)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720346966357 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720346966358 2024.07.07 13:39:26)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 66606167603037703364763d326065616661636065)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__189(_arch 2 0 189(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__190(_arch 3 0 190(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__191(_arch 4 0 191(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__192(_arch 5 0 192(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__193(_arch 6 0 193(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__194(_arch 7 0 194(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__197(_arch 8 0 197(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__202(_arch 9 0 202(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__205(_arch 10 0 205(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__206(_arch 11 0 206(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__207(_arch 12 0 207(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__209(_arch 13 0 209(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__211(_arch 14 0 211(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 215(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 223(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720346966417 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720346966418 2024.07.07 13:39:26)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9593909ac3c3c483c6c7d6cec1939493c692909394)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11)(12)(13)(14)(15))(_sens(0)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(13)(14)(15))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720346966471 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720346966472 2024.07.07 13:39:26)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code d3d5d381d58484c58486c78987d4d1d0d7d685d0d2)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720346966511 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720346966512 2024.07.07 13:39:26)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code f2f4f2a2f5a5a5e4a0fde6a8a6f5f0f4f6f4f7f4f1)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1428          1720346966554 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720346966555 2024.07.07 13:39:26)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 21262425237775372025317b732621272226212722)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720346966609 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720346966610 2024.07.07 13:39:26)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 60666660363761776763723a676633676566356669)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720346966734 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720346966735 2024.07.07 13:39:26)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code dddada8f8c8a8ecbdcd3ce8688dbd8dadfdbdbdbd4)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720346966748 2024.07.07 13:39:26)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code dddadc8f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720346966793 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720346966794 2024.07.07 13:39:26)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 0c0a0e0a5a5b5b1a520a1856580b0e095a0b080a0e)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720346966810 2024.07.07 13:39:26)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 1b1c191c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720346966854 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720346966855 2024.07.07 13:39:26)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4a4c4d48481c1b5f1a4d5e10194c4b4c194d4f4f1c)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720346966869 2024.07.07 13:39:26)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5a5d58590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720347056036 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720347056037 2024.07.07 13:40:56)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 9e9f9e91cac99e8998908fc49b999c989f98ca999c)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 33686018 33686018 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720347056075 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720347056076 2024.07.07 13:40:56)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code cdcccd989c9a9edbc6c3de9698cbc8cacfcbcbcbc4)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720347056104 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720347056105 2024.07.07 13:40:56)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code ececedbebfbabdfab9eefcb7b8eaefebecebe9eaef)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__189(_arch 2 0 189(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__190(_arch 3 0 190(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__191(_arch 4 0 191(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__192(_arch 5 0 192(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__193(_arch 6 0 193(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__194(_arch 7 0 194(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__197(_arch 8 0 197(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__202(_arch 9 0 202(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__205(_arch 10 0 205(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__206(_arch 11 0 206(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__207(_arch 12 0 207(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__209(_arch 13 0 209(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__211(_arch 14 0 211(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 215(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 223(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720347056216 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720347056217 2024.07.07 13:40:56)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5a5a5859580c0b4c090819010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11)(12)(13)(14)(15))(_sens(0)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(13)(14)(15))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720347056260 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720347056261 2024.07.07 13:40:56)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 88888f8685dfdf9edfdd9cd2dc8f8a8b8c8dde8b89)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720347056293 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720347056294 2024.07.07 13:40:56)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code a8a8afffa5ffffbefaa7bcf2fcafaaaeacaeadaeab)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1428          1720347056319 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720347056320 2024.07.07 13:40:56)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code c7c6c492c39193d1c6c3d79d95c0c7c1c4c0c7c1c4)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720347056349 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720347056350 2024.07.07 13:40:56)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code d7d7d7858680d6c0d0d4c58dd0d184d0d2d182d1de)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720347056374 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347056375 2024.07.07 13:40:56)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code f6f7f7a6f5a1a5e0f7f8e5ada3f0f3f1f4f0f0f0ff)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720347056391 2024.07.07 13:40:56)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 05040503055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720347056418 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720347056419 2024.07.07 13:40:56)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 34343431356363226a32206e603336316233303236)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720347056505 2024.07.07 13:40:56)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 7372737275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720347056536 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347056537 2024.07.07 13:40:56)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a2a2a7f5f3f4f3b7f2a5b6f8f1a4a3a4f1a5a7a7f4)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720347056540 2024.07.07 13:40:56)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a2a3a2f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720347232901 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720347232902 2024.07.07 13:43:52)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 898f8e8781de899e8fda98d38c8e8b8f888fdd8e8b)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 33686018 33686018 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686275 33686019 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720347232949 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720347232950 2024.07.07 13:43:52)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code b8bebfecb5efebaeb3b6abe3edbebdbfbabebebeb1)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720347232978 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720347232979 2024.07.07 13:43:52)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code d7d0d184d08186c182d5c78c83d1d4d0d7d0d2d1d4)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__189(_arch 2 0 189(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__190(_arch 3 0 190(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__191(_arch 4 0 191(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__192(_arch 5 0 192(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__193(_arch 6 0 193(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__194(_arch 7 0 194(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__197(_arch 8 0 197(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__202(_arch 9 0 202(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__205(_arch 10 0 205(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__206(_arch 11 0 206(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__207(_arch 12 0 207(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__209(_arch 13 0 209(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__211(_arch 14 0 211(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 215(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 223(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720347233025 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720347233026 2024.07.07 13:43:53)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 06010100535057105554455d520007005501030007)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720347233088 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720347233089 2024.07.07 13:43:53)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 45424747451212531210511f114247464140134644)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720347233124 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720347233125 2024.07.07 13:43:53)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 7374717275242465217c6729277471757775767570)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1428          1720347233148 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720347233149 2024.07.07 13:43:53)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 8385858d83d5d795828793d9d18483858084838580)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720347233187 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720347233188 2024.07.07 13:43:53)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code b2b5b7e6e6e5b3a5b5b1a0e8b5b4e1b5b7b4e7b4bb)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720347233233 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347233234 2024.07.07 13:43:53)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code d1d7d583d58682c7d0dfc28a84d7d4d6d3d7d7d7d8)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720347233247 2024.07.07 13:43:53)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e1e7e3b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720347233270 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720347233271 2024.07.07 13:43:53)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 00070306055757165e06145a540702055607040602)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720347233286 2024.07.07 13:43:53)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 10161317154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720347233384 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347233385 2024.07.07 13:43:53)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6d6a6b6d6a3b3c783d6a79373e6b6c6b3e6a68683b)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720347233388 2024.07.07 13:43:53)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6d6b6e6d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720347327329 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 23))
	(_version ve8)
	(_time 1720347327330 2024.07.07 13:45:27)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 5f505b5c08085f48590c4e055a585d595e590b585d)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 24(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 26(_arch(_uni(_code 1)))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 33686018 33686018 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686019 33686018 50528771 50528770 33751554 33686274 33686275 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720347327357 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720347327358 2024.07.07 13:45:27)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 7e717a7f2e292d6875706d252b787b797c78787877)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720347327382 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720347327383 2024.07.07 13:45:27)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 9d939893c9cbcc8bc89f8dc6c99b9e9a9d9a989b9e)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__189(_arch 2 0 189(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__190(_arch 3 0 190(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__191(_arch 4 0 191(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__192(_arch 5 0 192(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__193(_arch 6 0 193(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__194(_arch 7 0 194(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__197(_arch 8 0 197(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__202(_arch 9 0 202(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__205(_arch 10 0 205(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__206(_arch 11 0 206(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__207(_arch 12 0 207(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__209(_arch 13 0 209(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__211(_arch 14 0 211(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 215(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 223(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2111          1720347327421 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720347327422 2024.07.07 13:45:27)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code bdb3bae9baebecabeeeffee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720347327465 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720347327466 2024.07.07 13:45:27)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code ece2eebfbabbbbfabbb9f8b6b8ebeeefe8e9baefed)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720347327504 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720347327505 2024.07.07 13:45:27)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 0b05080d5c5c5c1d59041f515f0c090d0f0d0e0d08)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1428          1720347327528 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720347327529 2024.07.07 13:45:27)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 2a252d2e787c7e3c2b2e3a70782d2a2c292d2a2c29)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720347327549 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720347327550 2024.07.07 13:45:27)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 3a343e3f3d6d3b2d3d3928603d3c693d3f3c6f3c33)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720347327581 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347327582 2024.07.07 13:45:27)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 59565c5a550e0a4f58574a020c5f5c5e5b5f5f5f50)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720347327598 2024.07.07 13:45:27)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 69666a69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720347327625 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720347327626 2024.07.07 13:45:27)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 88868b8685dfdf9ed68e9cd2dc8f8a8dde8f8c8e8a)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720347327642 2024.07.07 13:45:27)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 9798949895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720347327676 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347327677 2024.07.07 13:45:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b7b9b1e3e3e1e6a2e7b0a3ede4b1b6b1e4b0b2b2e1)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720347327683 2024.07.07 13:45:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c6c9c593c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 10517         1720347821004 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 16))
	(_version ve8)
	(_time 1720347821005 2024.07.07 13:53:40)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code d6d18184d181d6c1d083c78cd3d1d4d0d7d082d1d4)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 17(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 18(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 33686018 33686018 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686019 33686018 50528771 50528770 33751554 33686274 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1529          1720347821051 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720347821052 2024.07.07 13:53:41)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 05025103055256130e0b165e50030002070303030c)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 10016         1720347821082 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720347821083 2024.07.07 13:53:41)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 25237020207374337027357e712326222522202326)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__189(_arch 2 0 189(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__190(_arch 3 0 190(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__191(_arch 4 0 191(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__192(_arch 5 0 192(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__193(_arch 6 0 193(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__194(_arch 7 0 194(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__197(_arch 8 0 197(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__202(_arch 9 0 202(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__205(_arch 10 0 205(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__206(_arch 11 0 206(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__207(_arch 12 0 207(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__209(_arch 13 0 209(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__211(_arch 14 0 211(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 215(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 223(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
I 000051 55 2124          1720347821167 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720347821168 2024.07.07 13:53:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 737524722325226520213028277572752074767572)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int Add_signed 3 0 29(_arch(_uni))))
		(_sig(_int Subtract_signed 3 0 30(_arch(_uni))))
		(_sig(_int PosOverflow -1 0 31(_arch(_uni))))
		(_sig(_int NegOverflow -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 1477          1720347821211 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720347821212 2024.07.07 13:53:41)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code a2a4f0f5a5f5f5b4f5f7b6f8f6a5a0a1a6a7f4a1a3)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
I 000051 55 1554          1720347821255 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720347821256 2024.07.07 13:53:41)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code d0d68282d58787c682dfc48a84d7d2d6d4d6d5d6d3)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1428          1720347821284 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720347821285 2024.07.07 13:53:41)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code f0f7a6a0f3a6a4e6f1f4e0aaa2f7f0f6f3f7f0f6f3)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1324          1720347821310 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720347821311 2024.07.07 13:53:41)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code fff9aaafffa8fee8f8fceda5f8f9acf8faf9aaf9f6)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(1)(2(d_3_0))(4))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 3566          1720347821339 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347821340 2024.07.07 13:53:41)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 1f191d184c484c091e110c444a191a181d19191916)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720347821356 2024.07.07 13:53:41)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 2e282a2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 5927          1720347821382 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720347821383 2024.07.07 13:53:41)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 4d4a494f1c1a1a5b134b5917194a4f481b4a494b4f)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720347821399 2024.07.07 13:53:41)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 5d5b595e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 3504          1720347821435 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720347821436 2024.07.07 13:53:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7c7b7d7d7c2a2d692c7b68262f7a7d7a2f7b79792a)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 28(_arch(_uni))))
		(_sig(_int enable_in -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 31(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 32(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 34(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 35(_arch(_uni))))
		(_sig(_int result_out 4 0 37(_arch(_uni))))
		(_sig(_int branch_out -1 0 38(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 39(_arch(_uni))))
		(_cnst(_int clk_period -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 76(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 99 (alu_tb))
	(_version ve8)
	(_time 1720347821450 2024.07.07 13:53:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8c8a8882dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 10517         1720349981181 Behavioral
(_unit VHDL(ram 0 13(behavioral 0 16))
	(_version ve8)
	(_time 1720349981182 2024.07.07 14:29:41)
	(_source(\../src/ram.vhd\))
	(_parameters tan)
	(_code 020505040155021504571358070500040304560500)
	(_ent
		(_time 1720125734387)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset -1 0 15(_ent(_in))))
		(_port(_int enable_in -1 0 16(_ent(_in))))
		(_port(_int write_enable_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1((_dto i 15 i 0)))))
		(_port(_int address_in 0 0 18(_ent(_in))))
		(_port(_int data_in 0 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ram_array 0 17(_array 1((_to i 0 i 255)))))
		(_sig(_int ram 2 0 18(_arch(_uni(_code 1)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(7)(6))(_sens(0)(7)(3)(4(d_7_0))(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463490 33686019 33686018 33751555 50463490 50463235 33751555 33751555 50463234 33686018 33686018 33686018 33686018 33751554 33751554 33686018 50463490 50528771 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751555 33751810 33686274 33751554 50528770 33686274 33686274 33751554 33686275 33751810 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686019 33686018 50528771 50528770 33751554 33686274 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686275 33686018 33686274 50528770 33751555 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686274 33686275 50463490 33751811 50529027 50529027 33751810 33686019 50463491 33686274 33751810 50529026 33686275 33686018 33686274 33686018 50528771 33686275 50463490 50463235 50463234 33686019 50463490 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1529          1720349981211 Behavioral
(_unit VHDL(registerfile 0 13(behavioral 0 18))
	(_version ve8)
	(_time 1720349981212 2024.07.07 14:29:41)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 2225252625757134292c317977242725202424242b)
	(_ent
		(_time 1720125734443)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_port(_int write_enable_in -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int rM_data_out 0 0 17(_ent(_out))))
		(_port(_int rN_data_out 0 0 18(_ent(_out))))
		(_port(_int rD_data_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_in 1 0 20(_ent(_in))))
		(_port(_int sel_rN_in 1 0 21(_ent(_in))))
		(_port(_int sel_rD_in 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_file 3 0 20(_arch(_uni((_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(4)(9))(_sens(0)(2)(5)(6)(7)(8)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 10016         1720349981244 Behavioral
(_unit VHDL(cpu 0 13(behavioral 0 7))
	(_version ve8)
	(_time 1720349981245 2024.07.07 14:29:41)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 41474742401710571443511a154742464146444742)
	(_ent
		(_time 1720281938162)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 10(_ent (_in))))
				(_port(_int enable_in -1 0 11(_ent (_in))))
				(_port(_int write_enable_in -1 0 12(_ent (_in))))
				(_port(_int rM_data_out 0 0 13(_ent (_out))))
				(_port(_int rN_data_out 0 0 14(_ent (_out))))
				(_port(_int rD_data_in 0 0 15(_ent (_in))))
				(_port(_int sel_rM_in 1 0 16(_ent (_in))))
				(_port(_int sel_rN_in 1 0 17(_ent (_in))))
				(_port(_int sel_rD_in 1 0 18(_ent (_in))))
			)
		)
		(decoder
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int instruction_in 2 0 24(_ent (_in))))
				(_port(_int alu_op_out 3 0 25(_ent (_out))))
				(_port(_int imm_data_out 4 0 26(_ent (_out))))
				(_port(_int write_enable_out -1 0 27(_ent (_out))))
				(_port(_int sel_rM_out 5 0 28(_ent (_out))))
				(_port(_int sel_rN_out 5 0 29(_ent (_out))))
				(_port(_int sel_rD_out 5 0 30(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int clk_in -1 0 34(_ent (_in))))
				(_port(_int enable_in -1 0 35(_ent (_in))))
				(_port(_int alu_op_in 6 0 36(_ent (_in))))
				(_port(_int pc_in 7 0 37(_ent (_in))))
				(_port(_int rM_data_in 7 0 38(_ent (_in))))
				(_port(_int rN_data_in 7 0 39(_ent (_in))))
				(_port(_int imm_data_in 8 0 40(_ent (_in))))
				(_port(_int result_out 7 0 41(_ent (_out))))
				(_port(_int branch_out -1 0 42(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 43(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 44(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk_in -1 0 48(_ent (_in))))
				(_port(_int reset_in -1 0 49(_ent (_in))))
				(_port(_int alu_op_in 9 0 50(_ent (_in))))
				(_port(_int stage_out 10 0 51(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk_in -1 0 55(_ent (_in))))
				(_port(_int pc_op_in 11 0 56(_ent (_in))))
				(_port(_int pc_in 12 0 57(_ent (_in))))
				(_port(_int pc_out 12 0 58(_ent (_out))))
			)
		)
		(ram
			(_object
				(_port(_int clk_in -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int enable_in -1 0 64(_ent (_in))))
				(_port(_int write_enable_in -1 0 65(_ent (_in))))
				(_port(_int address_in 13 0 66(_ent (_in))))
				(_port(_int data_in 13 0 67(_ent (_in))))
				(_port(_int data_out 13 0 68(_ent (_out))))
			)
		)
	)
	(_inst cpu_registerfile 0 116(_comp registerfile)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(reg_enable))
			((write_enable_in)(reg_write_enable))
			((rM_data_out)(rM_data))
			((rN_data_out)(rN_data))
			((rD_data_in)(rD_data))
			((sel_rM_in)(rM_sel))
			((sel_rN_in)(rN_sel))
			((sel_rD_in)(rD_sel))
		)
		(_use(_ent . registerfile)
		)
	)
	(_inst cpu_decoder 0 128(_comp decoder)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(decoder_enable))
			((instruction_in)(instruction))
			((alu_op_out)(alu_op))
			((imm_data_out)(immediate))
			((write_enable_out)(rD_write_enable))
			((sel_rM_out)(rM_sel))
			((sel_rN_out)(rN_sel))
			((sel_rD_out)(rD_sel))
		)
		(_use(_ent . decoder)
		)
	)
	(_inst cpu_alu 0 140(_comp alu)
		(_port
			((clk_in)(cpu_clock))
			((enable_in)(alu_enable))
			((alu_op_in)(alu_op))
			((pc_in)(pc_out))
			((rM_data_in)(rM_data))
			((rN_data_in)(rN_data))
			((imm_data_in)(immediate))
			((result_out)(result))
			((branch_out)(branch))
			((rD_write_enable_in)(rD_write_enable))
			((rD_write_enable_out)(rD_write_enable_1))
		)
		(_use(_ent . alu)
		)
	)
	(_inst cpu_controlunit 0 154(_comp ControlUnit)
		(_port
			((clk_in)(cpu_clock))
			((reset_in)(cpu_reset))
			((alu_op_in)(alu_op))
			((stage_out)(stage))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst cpu_pc 0 161(_comp pc)
		(_port
			((clk_in)(cpu_clock))
			((pc_op_in)(pc_op))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
		(_use(_ent . pc)
		)
	)
	(_inst cpu_ram 0 168(_comp ram)
		(_port
			((clk_in)(cpu_clock))
			((reset)(cpu_reset))
			((enable_in)(ram_enable))
			((write_enable_in)(ram_write_enable))
			((address_in)(address))
			((data_in)(ram_data_in))
			((data_out)(ram_data_out))
		)
		(_use(_ent . ram)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 66(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int reg_write_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data 14 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data 14 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_data 14 0 75(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int rM_sel 15 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_sel 15 0 77(_arch(_uni((_others(i 2)))))))
		(_sig(_int rD_sel 15 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 14 0 80(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op 16 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 17 0 82(_arch(_uni((_others(i 2)))))))
		(_sig(_int result 14 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_1 -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int cpu_reset -1 0 89(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 91(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 18 0 91(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_int pc_op 19 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_in 14 0 94(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 14 0 95(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_write_enable -1 0 97(_arch(_uni((i 2))))))
		(_sig(_int address 14 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_in 14 0 99(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_data_out 14 0 100(_arch(_uni((_others(i 2)))))))
		(_sig(_int fetch_enable -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int reg_read -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int decoder_enable -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int alu_enable -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int ram_enable -1 0 106(_arch(_uni((i 2))))))
		(_sig(_int reg_write -1 0 107(_arch(_uni((i 2))))))
		(_sig(_int cpu_clock -1 0 109(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 111(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 17))))
		(_prcs
			(line__183(_arch 0 0 183(_assignment(_trgt(0))(_sens(25)(29)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(1))(_sens(14)(29)))))
			(line__189(_arch 2 0 189(_assignment(_alias((fetch_enable)(stage(0))))(_simpleassign BUF)(_trgt(24))(_sens(16(0))))))
			(line__190(_arch 3 0 190(_assignment(_alias((decoder_enable)(stage(1))))(_simpleassign BUF)(_trgt(26))(_sens(16(1))))))
			(line__191(_arch 4 0 191(_assignment(_alias((reg_read)(stage(2))))(_simpleassign BUF)(_trgt(25))(_sens(16(2))))))
			(line__192(_arch 5 0 192(_assignment(_alias((alu_enable)(stage(3))))(_simpleassign BUF)(_trgt(27))(_sens(16(3))))))
			(line__193(_arch 6 0 193(_assignment(_alias((ram_enable)(stage(4))))(_simpleassign BUF)(_trgt(28))(_sens(16(4))))))
			(line__194(_arch 7 0 194(_assignment(_alias((reg_write)(stage(5))))(_simpleassign BUF)(_trgt(29))(_sens(16(5))))))
			(line__197(_arch 8 0 197(_assignment(_trgt(17))(_sens(12)(15)(16(5))))))
			(line__202(_arch 9 0 202(_assignment(_alias((pc_in)(result)))(_trgt(18))(_sens(11)))))
			(line__205(_arch 10 0 205(_assignment(_trgt(21))(_sens(11)(19)(28)))))
			(line__206(_arch 11 0 206(_assignment(_alias((ram_data_in)(rN_data)))(_trgt(22))(_sens(3)))))
			(line__207(_arch 12 0 207(_assignment(_trgt(20))(_sens(9(d_3_0))(28)))))
			(line__209(_arch 13 0 209(_assignment(_trgt(4))(_sens(9(d_3_0))(11)(23)(29)))))
			(line__211(_arch 14 0 211(_assignment(_trgt(8))(_sens(23)(24)))))
			(clk_process(_arch 15 0 215(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 16 0 223(_prcs(_wait_for)(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (16(0))(16(1))(16(2))(16(3))(16(4))(16(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463491)
		(33686275)
	)
	(_model . Behavioral 18 -1)
)
V 000051 55 2124          1720349981284 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version ve8)
	(_time 1720349981285 2024.07.07 14:29:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 70767471232621662322332b247671762377757671)
	(_ent
		(_time 1720296409923)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int Add_signed 3 0 29(_arch(_uni))))
		(_sig(_int Subtract_signed 3 0 30(_arch(_uni))))
		(_sig(_int PosOverflow -1 0 31(_arch(_uni))))
		(_sig(_int NegOverflow -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000057 55 1477          1720349981328 arch_Decoder4_16
(_unit VHDL(decoder4_16 0 4(arch_decoder4_16 1 10))
	(_version ve8)
	(_time 1720349981329 2024.07.07 14:29:41)
	(_source(\../src/decoder.vhd\(\../src/dec4x16.vhd\)))
	(_parameters tan)
	(_code 9f999e90ccc8c889c8ca8bc5cb989d9c9b9ac99c9e)
	(_ent
		(_time 1720129308951)
	)
	(_object
		(_port(_int I0 -1 0 5(_ent(_in))))
		(_port(_int I1 -1 0 5(_ent(_in))))
		(_port(_int I2 -1 0 5(_ent(_in))))
		(_port(_int I3 -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int Output 0 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
	)
	(_model . arch_Decoder4_16 1 -1)
)
V 000051 55 1554          1720349981369 Behavioral
(_unit VHDL(decoder 0 6(behavioral 0 20))
	(_version ve8)
	(_time 1720349981370 2024.07.07 14:29:41)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code beb8bfeaeee9e9a8ecb1aae4eab9bcb8bab8bbb8bd)
	(_ent
		(_time 1720134103172)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_out 2 0 12(_ent(_out))))
		(_port(_int write_enable_out -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_rM_out 3 0 14(_ent(_out))))
		(_port(_int sel_rN_out 3 0 15(_ent(_out))))
		(_port(_int sel_rD_out 3 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(4)(5)(6)(7)(8))(_sens(0)(1)(2(d_7_0))(2(d_5_0))(2(d_4_2))(2(d_7_5))(2(d_10_8))(2(d_14_11))(2(d_15_11)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(131586)
		(514)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1428          1720349981403 Behavioral
(_unit VHDL(pc 0 6(behavioral 0 16))
	(_version ve8)
	(_time 1720349981404 2024.07.07 14:29:41)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code edeae8bebabbb9fbece9fdb7bfeaedebeeeaedebee)
	(_ent
		(_time 1720177761257)
	)
	(_object
		(_port(_int clk_in -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int pc_op_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 10(_ent(_in))))
		(_port(_int pc_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc 2 0 17(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((pc_out)(pc)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1324          1720349981428 Behavioral
(_unit VHDL(controlunit 0 13(behavioral 0 12))
	(_version ve8)
	(_time 1720349981429 2024.07.07 14:29:41)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code fcfafaacf9abfdebfbffeea6fbfaaffbf9faa9faf5)
	(_ent
		(_time 1720269765262)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int reset_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17(_array -1((_dto i 5 i 0)))))
		(_port(_int stage_out 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int stage 2 0 13(_arch(_uni(_string \"000001"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4))(_sens(0)(4)(1)(2(d_3_0)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((stage_out)(stage)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 770)
		(33686018 515)
		(50463234 514)
		(33751554 514)
		(33686275)
		(50463491)
		(33686274 514)
		(33686019 514)
	)
	(_model . Behavioral 2 -1)
)
V 000056 55 3566          1720349981453 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720349981454 2024.07.07 14:29:41)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 1c1b181b4a4b4f0a1d120f47491a191b1e1a1a1a15)
	(_ent
		(_time 1720265974108)
	)
	(_comp
		(registerfile
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int write_enable_in -1 0 16(_ent (_in))))
				(_port(_int rM_data_out 0 0 17(_ent (_out))))
				(_port(_int rN_data_out 0 0 18(_ent (_out))))
				(_port(_int rD_data_in 0 0 19(_ent (_in))))
				(_port(_int sel_rM_in 1 0 20(_ent (_in))))
				(_port(_int sel_rN_in 1 0 21(_ent (_in))))
				(_port(_int sel_rD_in 1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp registerfile)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((write_enable_in)(write_enable_in))
			((rM_data_out)(rM_data_out))
			((rN_data_out)(rN_data_out))
			((rD_data_in)(rD_data_in))
			((sel_rM_in)(sel_rM_in))
			((sel_rN_in)(sel_rN_in))
			((sel_rD_in)(sel_rD_in))
		)
		(_use(_ent . registerfile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int write_enable_in -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int rM_data_out 2 0 29(_arch(_uni))))
		(_sig(_int rN_data_out 2 0 30(_arch(_uni))))
		(_sig(_int rD_data_in 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_in 3 0 32(_arch(_uni))))
		(_sig(_int sel_rN_in 3 0 33(_arch(_uni))))
		(_sig(_int sel_rD_in 3 0 34(_arch(_uni))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(5)(6)(7)(8))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
		(50463234 33751554 50528770 33686274)
		(1953719636 1713385760 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713385760 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197122)
		(50463490 33751810 50529026 33686019)
		(1953719636 1713386016 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386016 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(131842)
		(50463235 33751555 50528771 33686275)
		(1953719636 1713386272 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386272 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
		(197378)
		(50463491 33751811 33751555 50463491)
		(33686018 33686018 33686018 33686018)
		(1953719636 1713386528 1701603681 1914714724 1633967949 1868521844 1830843509 1634562921 6841204)
		(1953719636 1713386528 1701603681 1914714724 1633967950 1868521844 1830843509 1634562921 6841204)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000045 55 419 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 140 (registerfile_tb))
	(_version ve8)
	(_time 1720349981467 2024.07.07 14:29:41)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 2b2c292f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . registerfile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 5927          1720349981494 TB_ARCHITECTURE
(_unit VHDL(decoder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1720349981495 2024.07.07 14:29:41)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 3b3d393e6c6c6c2d653d2f616f3c393e6d3c3f3d39)
	(_ent
		(_time 1720269138152)
	)
	(_comp
		(decoder
			(_object
				(_port(_int clk_in -1 0 15(_ent (_in))))
				(_port(_int enable_in -1 0 16(_ent (_in))))
				(_port(_int instruction_in 0 0 17(_ent (_in))))
				(_port(_int alu_op_out 1 0 18(_ent (_out))))
				(_port(_int imm_data_out 2 0 19(_ent (_out))))
				(_port(_int write_enable_out -1 0 20(_ent (_out))))
				(_port(_int sel_rM_out 3 0 21(_ent (_out))))
				(_port(_int sel_rN_out 3 0 22(_ent (_out))))
				(_port(_int sel_rD_out 3 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp decoder)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((instruction_in)(instruction_in))
			((alu_op_out)(alu_op_out))
			((imm_data_out)(imm_data_out))
			((write_enable_out)(write_enable_out))
			((sel_rM_out)(sel_rM_out))
			((sel_rN_out)(sel_rN_out))
			((sel_rD_out)(sel_rD_out))
		)
		(_use(_ent . decoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_in 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_out 5 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_out 6 0 32(_arch(_uni))))
		(_sig(_int write_enable_out -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel_rM_out 7 0 34(_arch(_uni))))
		(_sig(_int sel_rN_out 7 0 35(_arch(_uni))))
		(_sig(_int sel_rD_out 7 0 36(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33751554 33751811 50528770)
		(33686018 2)
		(1953719636 1713385760 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713385760 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(131842)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197379)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(131586)
		(1953719636 1713385760 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751554 33751554 33686019 33686274)
		(33751554 2)
		(1953719636 1713386016 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386016 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(131587)
		(1953719636 1713386016 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
		(33751810 33686274 50463235 50528770)
		(33751810 2)
		(1953719636 1713386272 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197122)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(1953719636 1713386272 1701603681 1931491940 1918856293 1970233165 1768759412 1952542067 26723)
		(33751554 50528770)
		(1953719636 1713386272 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50463235 33686018 50529026 33686018)
		(50463235 2)
		(1953719636 1713386528 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386528 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(50529026 33686018)
		(1953719636 1713386528 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(50528771 33686274 50528771 33751555)
		(50528771 2)
		(1953719636 1713386784 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713386784 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(1953719636 1713386784 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(50528771 33751555)
		(1953719636 1713386784 1701603681 1763719780 1683975533 1600222305 544503151 1836280173 1751348321)
		(33686275 50528770 50463235 50463490)
		(33686275 2)
		(1953719636 1713387040 1701603681 1629502052 1868526956 1970233200 1768759412 1952542067 26723)
		(1953719636 1713387040 1701603681 1998600804 1702127986 1634624863 1600482402 544503151 1836280173 1751348321)
		(197378)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233156 1768759412 1952542067 26723)
		(197123)
		(1953719636 1713387040 1701603681 1931491940 1918856293 1970233166 1768759412 1952542067 26723)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000040 55 429 0 testbench_for_decoder
(_configuration VHDL (testbench_for_decoder 0 131 (decoder_tb))
	(_version ve8)
	(_time 1720349981510 2024.07.07 14:29:41)
	(_source(\../src/TestBench/decoder_TB.vhd\))
	(_parameters tan)
	(_code 4a4d48481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . decoder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 3504          1720349981603 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1720349981604 2024.07.07 14:29:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a8aeaffff3fef9bdfbfcbcf2fbaea9aefbafadadfe)
	(_ent
		(_time 1720276804401)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int enable_in -1 0 15(_ent (_in))))
				(_port(_int alu_op_in 0 0 16(_ent (_in))))
				(_port(_int pc_in 1 0 17(_ent (_in))))
				(_port(_int rM_data_in 1 0 18(_ent (_in))))
				(_port(_int rN_data_in 1 0 19(_ent (_in))))
				(_port(_int imm_data_in 2 0 20(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 21(_ent (_in))))
				(_port(_int result_out 1 0 22(_ent (_out))))
				(_port(_int branch_out -1 0 23(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 45(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_in)(rD_write_enable_in))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk_in -1 0 27(_arch(_uni))))
		(_sig(_int enable_in -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 4 0 30(_arch(_uni))))
		(_sig(_int rM_data_in 4 0 31(_arch(_uni))))
		(_sig(_int rN_data_in 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 5 0 33(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 34(_arch(_uni))))
		(_sig(_int result_out 4 0 35(_arch(_uni))))
		(_sig(_int branch_out -1 0 36(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 37(_arch(_uni))))
		(_cnst(_int clk_period -2 0 39(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 73(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 778 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 95 (alu_tb))
	(_version ve8)
	(_time 1720349981620 2024.07.07 14:29:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b8bfbaecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu behavioral
				(_port
					((clk_in)(clk_in))
					((enable_in)(enable_in))
					((alu_op_in)(alu_op_in))
					((pc_in)(pc_in))
					((rM_data_in)(rM_data_in))
					((rN_data_in)(rN_data_in))
					((imm_data_in)(imm_data_in))
					((result_out)(result_out))
					((branch_out)(branch_out))
					((rD_write_enable_in)(rD_write_enable_in))
					((rD_write_enable_out)(rD_write_enable_out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
