// Seed: 3409203516
`default_nettype wire `resetall
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  type_5(
      1
  );
  initial
    if (1) begin
      if (id_4) id_1 <= 1;
    end else
      @(id_4)
        @(negedge id_4) begin
          disable id_4;
        end
endmodule
`timescale 1 ps / 1ps
`define pp_4 0
