{
  "Top": "erode_hls",
  "RtlTop": "erode_hls",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.75"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -from [get_cells erode_hls_CONTROL_BUS_s_axi_U\/int_rows_reg[*]]",
      "set_false_path -from [get_cells erode_hls_CONTROL_BUS_s_axi_U\/int_cols_reg[*]]",
      "set_false_path -from [get_cells erode_hls_CONTROL_BUS_s_axi_U\/int_channels_reg[*]]",
      "set_false_path -from [get_cells erode_hls_CONTROL_BUS_s_axi_U\/int_mode_reg[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "erode_hls",
    "Version": "1.0",
    "DisplayName": "Erode_hls",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/erode_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_arrayctor_loop.vhd",
      "impl\/vhdl\/Block_Mat_exit406734.vhd",
      "impl\/vhdl\/erode_hls_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/erode_hls_mul_31nhbi.vhd",
      "impl\/vhdl\/erode_hls_mul_32sbkb.vhd",
      "impl\/vhdl\/erode_hls_mul_32scud.vhd",
      "impl\/vhdl\/erode_hls_mux_32_g8j.vhd",
      "impl\/vhdl\/fifo_w1_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/fifo_w11_d1_A.vhd",
      "impl\/vhdl\/fifo_w11_d2_A.vhd",
      "impl\/vhdl\/fifo_w31_d3_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/Loop_1_proc.vhd",
      "impl\/vhdl\/Loop_3_proc.vhd",
      "impl\/vhdl\/Loop_loop_height_dEe.vhd",
      "impl\/vhdl\/Loop_loop_height_pro.vhd",
      "impl\/vhdl\/erode_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_arrayctor_loop.v",
      "impl\/verilog\/Block_Mat_exit406734.v",
      "impl\/verilog\/erode_hls_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/erode_hls_mul_31nhbi.v",
      "impl\/verilog\/erode_hls_mul_32sbkb.v",
      "impl\/verilog\/erode_hls_mul_32scud.v",
      "impl\/verilog\/erode_hls_mux_32_g8j.v",
      "impl\/verilog\/fifo_w1_d2_A.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/fifo_w11_d1_A.v",
      "impl\/verilog\/fifo_w11_d2_A.v",
      "impl\/verilog\/fifo_w31_d3_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/Loop_1_proc.v",
      "impl\/verilog\/Loop_3_proc.v",
      "impl\/verilog\/Loop_loop_height_dEe.v",
      "impl\/verilog\/Loop_loop_height_pro.v",
      "impl\/verilog\/erode_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/erode_hls_v1_0\/data\/erode_hls.mdd",
      "impl\/misc\/drivers\/erode_hls_v1_0\/data\/erode_hls.tcl",
      "impl\/misc\/drivers\/erode_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/erode_hls_v1_0\/src\/xerode_hls.c",
      "impl\/misc\/drivers\/erode_hls_v1_0\/src\/xerode_hls.h",
      "impl\/misc\/drivers\/erode_hls_v1_0\/src\/xerode_hls_hw.h",
      "impl\/misc\/drivers\/erode_hls_v1_0\/src\/xerode_hls_linux.c",
      "impl\/misc\/drivers\/erode_hls_v1_0\/src\/xerode_hls_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "AXI_LITE_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS",
      "reset": "ap_rst_n_AXI_LITE_clk"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_stream out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "ap_rst_n_AXI_LITE_clk": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}},
      "polarity": "ACTIVE_LOW"
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows"
            }]
        },
        {
          "offset": "0x1c",
          "name": "cols",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols"
            }]
        },
        {
          "offset": "0x24",
          "name": "channels",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of channels",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "channels",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of channels"
            }]
        },
        {
          "offset": "0x2c",
          "name": "mode",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mode",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mode",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of mode"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n_AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "INPUT_data_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "INPUT_user_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "INPUT_last_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "OUTPUT_data_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "10"
    },
    "OUTPUT_user_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "10"
    },
    "OUTPUT_last_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "10"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "erode_hls",
      "Instances": [
        {
          "ModuleName": "Loop_loop_height_pro",
          "InstanceName": "Loop_loop_height_pro_U0"
        },
        {
          "ModuleName": "Loop_3_proc",
          "InstanceName": "Loop_3_proc_U0"
        },
        {
          "ModuleName": "Block_Mat_exit406734",
          "InstanceName": "Block_Mat_exit406734_U0"
        },
        {
          "ModuleName": "Loop_1_proc",
          "InstanceName": "Loop_1_proc_U0"
        },
        {
          "ModuleName": "Block_arrayctor_loop",
          "InstanceName": "Block_arrayctor_loop_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit406734": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.04"
        },
        "Area": {
          "DSP48E": "8",
          "FF": "475",
          "LUT": "218",
          "BRAM_18K": "0"
        }
      },
      "Loop_1_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "2.63"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "165",
          "LUT": "309",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_arrayctor_loop": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.02"
        },
        "Area": {
          "FF": "3",
          "LUT": "241",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Loop_loop_height_pro": {
        "Latency": {
          "LatencyBest": "221",
          "LatencyAvg": "",
          "LatencyWorst": "2092589",
          "PipelineIIMin": "221",
          "PipelineIIMax": "2092589",
          "PipelineII": "221 ~ 2092589",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.25"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "220",
            "LatencyMax": "2092588",
            "Latency": "220 ~ 2092588",
            "PipelineII": "",
            "PipelineDepthMin": "22",
            "PipelineDepthMax": "1934",
            "PipelineDepth": "22 ~ 1934",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "18",
                "LatencyMax": "1930",
                "Latency": "18 ~ 1930",
                "PipelineII": "1",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "FF": "843",
          "LUT": "1305",
          "DSP48E": "0"
        }
      },
      "Loop_3_proc": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "",
          "LatencyWorst": "4638564675368",
          "PipelineIIMin": "7",
          "PipelineIIMax": "4638564675368",
          "PipelineII": "7 ~ 4638564675368",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.21"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "4638564675361",
            "Latency": "0 ~ 4638564675361",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "618",
          "LUT": "716",
          "BRAM_18K": "0"
        }
      },
      "erode_hls": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.25"
        },
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "12",
          "FF": "2361",
          "LUT": "3516"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-06-25 15:01:55 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
