Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 04:42:50 2025
| Host         : DESKTOP-DT1C5A6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.167     -171.725                     31                 1396        0.079        0.000                      0                 1396        4.500        0.000                       0                   573  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)                   Period(ns)      Frequency(MHz)
-----           ------------                   ----------      --------------
sys_clk_pin     {0.000 5.000}                  10.000          100.000         
  clk_6p25MHz   {0.000 80.000}                 160.000         6.250           
  clk_movement  {0.000 11111109.518}           22222219.035    0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)        TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints        WHS(ns)        THS(ns)  THS Failing Endpoints  THS Total Endpoints       WPWS(ns)       TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------        -------  ---------------------  -------------------        -------        -------  ---------------------  -------------------       --------       --------  ----------------------  --------------------  
sys_clk_pin            -6.854       -106.415                     22                  347          0.193          0.000                      0                  347          4.500          0.000                       0                   198  
  clk_6p25MHz          64.621          0.000                      0                  217          0.164          0.000                      0                  217         79.500          0.000                       0                   116  
  clk_movement   22222198.000          0.000                      0                  440          0.151          0.000                      0                  440   11111108.000          0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock            WNS(ns)        TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints        WHS(ns)        THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------            -------        -------  ---------------------  -------------------        -------        -------  ---------------------  -------------------  
clk_6p25MHz   sys_clk_pin           7.689          0.000                      0                    1          0.423          0.000                      0                    1  
clk_movement  sys_clk_pin          -8.167        -64.094                      8                  224          0.415          0.000                      0                  224  
sys_clk_pin   clk_6p25MHz          -1.216         -1.216                      1                  132          0.134          0.000                      0                  132  
clk_movement  clk_6p25MHz          60.045          0.000                      0                   16   22222138.000          0.000                      0                   16  
sys_clk_pin   clk_movement   22212214.000          0.000                      0                  400          0.079          0.000                      0                  400  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock                 WNS(ns)        TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints        WHS(ns)        THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------                 -------        -------  ---------------------  -------------------        -------        -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        clk_movement        22212222.000          0.000                      0                  178          0.212          0.000                      0                  178  
**async_default**  sys_clk_pin        sys_clk_pin                1.168          0.000                      0                  125          1.600          0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -6.854ns,  Total Violation     -106.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.854ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 3.960ns (51.254%)  route 3.766ns (48.746%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571     5.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  merge_controller/state_reg[0]/Q
                         net (fo=191, routed)         3.766     9.315    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.819 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.819    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 -6.854    

Slack (VIOLATED) :        -6.687ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 4.098ns (54.210%)  route 3.462ns (45.790%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571     5.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456     5.548 f  merge_controller/state_reg[0]/Q
                         net (fo=191, routed)         1.056     6.604    merge_controller/array_colors_reg[5][1]_0[8]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.728 r  merge_controller/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.406     9.134    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.652 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.652    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 -6.687    

Slack (VIOLATED) :        -6.531ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 4.087ns (55.208%)  route 3.316ns (44.792%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571     5.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         0.985     6.533    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.657 r  merge_controller/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.331     8.988    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.496 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.496    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 -6.531    

Slack (VIOLATED) :        -6.213ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 4.095ns (57.802%)  route 2.990ns (42.198%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571     5.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         0.867     6.415    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X65Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.539 r  merge_controller/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           2.123     8.662    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.178 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.178    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 -6.213    

Slack (VIOLATED) :        -5.907ns  (required time - arrival time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 4.978ns (63.232%)  route 2.894ns (36.768%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R2                                                0.000     4.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     4.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     5.456 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          2.894     8.350    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.872 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.872    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -5.907    

Slack (VIOLATED) :        -5.803ns  (required time - arrival time)
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 4.249ns (64.184%)  route 2.371ns (35.816%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.498     6.064    digit_select[1]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.299     6.363 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.873     8.237    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.768 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.768    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                 -5.803    

Slack (VIOLATED) :        -5.785ns  (required time - arrival time)
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 4.217ns (63.875%)  route 2.385ns (36.125%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.494     6.060    digit_select[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.299     6.359 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.891     8.250    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.749 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.749    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                 -5.785    

Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 4.090ns (62.010%)  route 2.506ns (37.990%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  digit_select_reg[0]/Q
                         net (fo=12, routed)          0.813     6.417    seg_OBUF[3]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.541 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.693     8.233    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.744 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.744    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 4.221ns (64.600%)  route 2.313ns (35.400%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.358     5.924    digit_select[1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.223 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.955     8.178    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.681 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.681    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.700ns  (required time - arrival time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 4.103ns (62.950%)  route 2.415ns (37.050%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  digit_select_reg[0]/Q
                         net (fo=12, routed)          0.750     6.353    seg_OBUF[3]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.665     8.142    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.665 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.665    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                 -5.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_prev_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.488ns (40.976%)  route 2.143ns (59.024%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T2                                                0.000     2.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     2.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.143     5.530    merge_controller/sw_IBUF[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.100     5.630 r  merge_controller/state_prev[2]_i_1/O
                         net (fo=1, routed)           0.000     5.630    merge_controller/state_prev[2]_i_1_n_0
    SLICE_X30Y27         FDCE                                         r  merge_controller/state_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.548     5.069    merge_controller/clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  merge_controller/state_prev_reg[2]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.035     5.105    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.333     5.438    merge_controller/state_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.630    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_prev_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.488ns (41.616%)  route 2.087ns (58.384%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T2                                                0.000     2.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     2.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.087     5.474    merge_controller/sw_IBUF[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.100     5.574 r  merge_controller/state_prev[1]_i_1/O
                         net (fo=1, routed)           0.000     5.574    merge_controller/state_prev[1]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.549     5.070    merge_controller/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_prev_reg[1]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.035     5.106    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.270     5.376    merge_controller/state_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 merge_controller/cursor_left_ack_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/cursor_left_ack_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.561     1.444    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  merge_controller/cursor_left_ack_sync_reg[0]/Q
                         net (fo=1, routed)           0.119     1.692    merge_controller/cursor_left_ack_sync_reg_n_0_[0]
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.829     1.956    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[1]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y33         FDCE (Hold_fdce_C_D)         0.017     1.461    merge_controller/cursor_left_ack_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 merge_controller/value_down_ack_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/value_down_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.231ns (61.588%)  route 0.144ns (38.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.559     1.442    merge_controller/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  merge_controller/value_down_ack_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  merge_controller/value_down_ack_sync_reg[1]/Q
                         net (fo=2, routed)           0.066     1.649    merge_controller/p_0_in150_in
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.694 f  merge_controller/debounce_down[19]_i_3/O
                         net (fo=22, routed)          0.078     1.772    merge_controller/debounce_down[19]_i_3_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  merge_controller/value_down_req_i_1/O
                         net (fo=1, routed)           0.000     1.817    merge_controller/value_down_req_i_1_n_0
    SLICE_X10Y31         FDCE                                         r  merge_controller/value_down_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.827     1.954    merge_controller/clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  merge_controller/value_down_req_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.121     1.576    merge_controller/value_down_req_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 merge_controller/value_down_ack_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/value_down_ack_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.559     1.442    merge_controller/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  merge_controller/value_down_ack_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  merge_controller/value_down_ack_sync_reg[0]/Q
                         net (fo=1, routed)           0.170     1.753    merge_controller/value_down_ack_sync_reg_n_0_[0]
    SLICE_X11Y31         FDCE                                         r  merge_controller/value_down_ack_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.827     1.954    merge_controller/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  merge_controller/value_down_ack_sync_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.066     1.508    merge_controller/value_down_ack_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/paused_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.488ns (40.348%)  route 2.199ns (59.652%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T2                                                0.000     2.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     2.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.199     5.587    merge_controller/sw_IBUF[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.100     5.687 r  merge_controller/paused_i_1/O
                         net (fo=1, routed)           0.000     5.687    merge_controller/paused_i_1_n_0
    SLICE_X14Y27         FDCE                                         r  merge_controller/paused_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.552     5.073    merge_controller/clk_IBUF_BUFG
    SLICE_X14Y27         FDCE                                         r  merge_controller/paused_reg/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.109    
    SLICE_X14Y27         FDCE (Hold_fdce_C_D)         0.330     5.439    merge_controller/paused_reg
  -------------------------------------------------------------------
                         required time                         -5.439    
                         arrival time                           5.687    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_counter_6p25MHz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_6p25MHz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_counter_6p25MHz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_counter_6p25MHz_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    clk_counter_6p25MHz_reg[11]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_counter_6p25MHz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_counter_6p25MHz_reg[8]_i_1_n_4
    SLICE_X31Y46         FDRE                                         r  clk_counter_6p25MHz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_counter_6p25MHz_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_counter_6p25MHz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_counter_6p25MHz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_6p25MHz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_counter_6p25MHz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_counter_6p25MHz_reg[7]/Q
                         net (fo=2, routed)           0.117     1.704    clk_counter_6p25MHz_reg[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_counter_6p25MHz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_counter_6p25MHz_reg[4]_i_1_n_4
    SLICE_X31Y45         FDRE                                         r  clk_counter_6p25MHz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_counter_6p25MHz_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_counter_6p25MHz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_counter_movement_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_movement_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clk_counter_movement_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_counter_movement_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    clk_counter_movement_reg[15]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_counter_movement_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_counter_movement_reg[12]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  clk_counter_movement_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clk_counter_movement_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_counter_movement_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_counter_movement_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_movement_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clk_counter_movement_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_counter_movement_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    clk_counter_movement_reg[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_counter_movement_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_counter_movement_reg[0]_i_2_n_4
    SLICE_X35Y44         FDRE                                         r  clk_counter_movement_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clk_counter_movement_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_counter_movement_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    btnC_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    btnC_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    btnC_sync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    btnD_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    btnD_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    btnD_sync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    btnL_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31    btnL_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y33   btnL_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   clk_6p25MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk_counter_6p25MHz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   clk_counter_6p25MHz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   clk_counter_6p25MHz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_counter_6p25MHz_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_counter_6p25MHz_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_counter_6p25MHz_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_counter_6p25MHz_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk_counter_6p25MHz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk_counter_6p25MHz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    btnD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    btnD_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    btnD_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    btnL_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   btnL_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    btnR_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   merge_controller/check_answer_ack_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   merge_controller/check_answer_ack_sync_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   merge_controller/check_answer_req_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   merge_controller/cursor_left_ack_sync_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_6p25MHz
  To Clock:  clk_6p25MHz

Setup :            0  Failing Endpoints,  Worst Slack       64.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.621ns  (required time - arrival time)
  Source:                 oled_display/spi_word_bit_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JC[3]
                            (output port clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Max at Slow Process Corner
  Requirement:            80.000ns  (clk_6p25MHz rise@160.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        9.812ns  (logic 4.473ns (45.587%)  route 5.339ns (54.413%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 165.204 - 160.000 ) 
    Source Clock Delay      (SCD):    8.136ns = ( 88.136 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.566    88.136    oled_display/CLK
    SLICE_X28Y4          FDRE                                         r  oled_display/spi_word_bit_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.459    88.595 f  oled_display/spi_word_bit_count_reg[1]/Q
                         net (fo=15, routed)          1.899    90.494    oled_display/spi_word_bit_count_reg__0[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.124    90.618 f  oled_display/JC_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.187    91.805    oled_display/spi_busy__4
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.152    91.957 r  oled_display/JC_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.253    94.210    JC_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.738    97.948 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    97.948    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   164.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   165.204 r  clk_6p25MHz_reg/Q
                         clock pessimism              0.400   165.604    
                         clock uncertainty           -0.035   165.569    
                         output delay                -3.000   162.569    
  -------------------------------------------------------------------
                         required time                        162.569    
                         arrival time                         -97.948    
  -------------------------------------------------------------------
                         slack                                 64.621    

Slack (MET) :             64.781ns  (required time - arrival time)
  Source:                 oled_display/spi_word_bit_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JC[1]
                            (output port clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Max at Slow Process Corner
  Requirement:            80.000ns  (clk_6p25MHz rise@160.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        9.651ns  (logic 4.215ns (43.672%)  route 5.436ns (56.328%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 165.204 - 160.000 ) 
    Source Clock Delay      (SCD):    8.136ns = ( 88.136 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.566    88.136    oled_display/CLK
    SLICE_X28Y4          FDRE                                         r  oled_display/spi_word_bit_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.459    88.595 r  oled_display/spi_word_bit_count_reg[1]/Q
                         net (fo=15, routed)          1.899    90.494    oled_display/spi_word_bit_count_reg__0[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.124    90.618 r  oled_display/JC_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.187    91.805    oled_display/spi_busy__4
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.124    91.929 r  oled_display/JC_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.351    94.280    JC_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.508    97.787 r  JC_OBUF[1]_inst/O
                         net (fo=0)                   0.000    97.787    JC[1]
    M18                                                               r  JC[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   164.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   165.204 r  clk_6p25MHz_reg/Q
                         clock pessimism              0.400   165.604    
                         clock uncertainty           -0.035   165.569    
                         output delay                -3.000   162.569    
  -------------------------------------------------------------------
                         required time                        162.569    
                         arrival time                         -97.788    
  -------------------------------------------------------------------
                         slack                                 64.781    

Slack (MET) :             65.737ns  (required time - arrival time)
  Source:                 oled_display/spi_word_bit_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JC[0]
                            (output port clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Max at Slow Process Corner
  Requirement:            80.000ns  (clk_6p25MHz rise@160.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        8.695ns  (logic 4.120ns (47.379%)  route 4.576ns (52.621%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 165.204 - 160.000 ) 
    Source Clock Delay      (SCD):    8.136ns = ( 88.136 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.566    88.136    oled_display/CLK
    SLICE_X28Y4          FDRE                                         r  oled_display/spi_word_bit_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.459    88.595 f  oled_display/spi_word_bit_count_reg[1]/Q
                         net (fo=15, routed)          1.909    90.504    oled_display/spi_word_bit_count_reg__0[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I1_O)        0.124    90.628 r  oled_display/JC_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.667    93.295    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537    96.832 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    96.832    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   164.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   165.204 r  clk_6p25MHz_reg/Q
                         clock pessimism              0.400   165.604    
                         clock uncertainty           -0.035   165.569    
                         output delay                -3.000   162.569    
  -------------------------------------------------------------------
                         required time                        162.569    
                         arrival time                         -96.832    
  -------------------------------------------------------------------
                         slack                                 65.737    

Slack (MET) :             65.955ns  (required time - arrival time)
  Source:                 oled_display/FSM_onehot_state_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JC[6]
                            (output port clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Max at Slow Process Corner
  Requirement:            80.000ns  (clk_6p25MHz rise@160.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        8.473ns  (logic 4.204ns (49.610%)  route 4.270ns (50.390%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 165.204 - 160.000 ) 
    Source Clock Delay      (SCD):    8.140ns = ( 88.140 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.459    88.599 r  oled_display/FSM_onehot_state_reg[28]/Q
                         net (fo=5, routed)           0.831    89.430    oled_display/FSM_onehot_state_reg_n_0_[28]
    SLICE_X13Y0          LUT3 (Prop_lut3_I0_O)        0.124    89.554 r  oled_display/JC_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.696    90.250    oled_display/JC_OBUF[6]_inst_i_2_n_0
    SLICE_X13Y0          LUT5 (Prop_lut5_I0_O)        0.124    90.374 r  oled_display/JC_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.744    93.117    JC_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         3.497    96.614 r  JC_OBUF[6]_inst/O
                         net (fo=0)                   0.000    96.614    JC[6]
    P17                                                               r  JC[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   164.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   165.204 r  clk_6p25MHz_reg/Q
                         clock pessimism              0.400   165.604    
                         clock uncertainty           -0.035   165.569    
                         output delay                -3.000   162.569    
  -------------------------------------------------------------------
                         required time                        162.569    
                         arrival time                         -96.614    
  -------------------------------------------------------------------
                         slack                                 65.955    

Slack (MET) :             66.196ns  (required time - arrival time)
  Source:                 oled_display/FSM_onehot_state_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JC[4]
                            (output port clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Max at Slow Process Corner
  Requirement:            80.000ns  (clk_6p25MHz rise@160.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        8.233ns  (logic 4.055ns (49.252%)  route 4.178ns (50.748%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 165.204 - 160.000 ) 
    Source Clock Delay      (SCD):    8.140ns = ( 88.140 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X8Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.524    88.664 r  oled_display/FSM_onehot_state_reg[13]/Q
                         net (fo=126, routed)         4.178    92.842    JC_OBUF[4]
    L17                  OBUF (Prop_obuf_I_O)         3.531    96.373 r  JC_OBUF[4]_inst/O
                         net (fo=0)                   0.000    96.373    JC[4]
    L17                                                               r  JC[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   164.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   165.204 r  clk_6p25MHz_reg/Q
                         clock pessimism              0.400   165.604    
                         clock uncertainty           -0.035   165.569    
                         output delay                -3.000   162.569    
  -------------------------------------------------------------------
                         required time                        162.569    
                         arrival time                         -96.373    
  -------------------------------------------------------------------
                         slack                                 66.196    

Slack (MET) :             66.370ns  (required time - arrival time)
  Source:                 oled_display/FSM_onehot_state_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JC[5]
                            (output port clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Max at Slow Process Corner
  Requirement:            80.000ns  (clk_6p25MHz rise@160.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        8.062ns  (logic 4.102ns (50.878%)  route 3.960ns (49.122%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 165.204 - 160.000 ) 
    Source Clock Delay      (SCD):    8.136ns = ( 88.136 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.566    88.136    oled_display/CLK
    SLICE_X31Y1          FDRE                                         r  oled_display/FSM_onehot_state_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.459    88.595 f  oled_display/FSM_onehot_state_reg[20]/Q
                         net (fo=4, routed)           1.480    90.076    oled_display/FSM_onehot_state_reg_n_0_[20]
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124    90.200 r  oled_display/JC_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.480    92.680    JC_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         3.519    96.199 r  JC_OBUF[5]_inst/O
                         net (fo=0)                   0.000    96.199    JC[5]
    M19                                                               r  JC[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   164.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   165.204 r  clk_6p25MHz_reg/Q
                         clock pessimism              0.400   165.604    
                         clock uncertainty           -0.035   165.569    
                         output delay                -3.000   162.569    
  -------------------------------------------------------------------
                         required time                        162.569    
                         arrival time                         -96.199    
  -------------------------------------------------------------------
                         slack                                 66.370    

Slack (MET) :             133.623ns  (required time - arrival time)
  Source:                 oled_display/FSM_onehot_state_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/spi_word_reg[39]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_6p25MHz fall@240.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        26.426ns  (logic 5.800ns (21.948%)  route 20.626ns (78.052%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.515ns = ( 247.515 - 240.000 ) 
    Source Clock Delay      (SCD):    8.140ns = ( 88.140 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X8Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.524    88.664 r  oled_display/FSM_onehot_state_reg[13]/Q
                         net (fo=126, routed)         2.439    91.104    oled_display/JC_OBUF[3]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    91.228 r  oled_display/p_1_out_carry_i_11__0/O
                         net (fo=7, routed)           1.134    92.361    oled_display/pixel_index[12]
    SLICE_X14Y5          LUT6 (Prop_lut6_I5_O)        0.124    92.485 r  oled_display/p_1_out_carry_i_32/O
                         net (fo=3, routed)           0.527    93.012    oled_display/p_1_out_carry_i_32_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    93.459 r  oled_display/p_1_out_carry_i_13/O[3]
                         net (fo=6, routed)           0.857    94.316    oled_display/p_1_out_carry_i_13_n_4
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.307    94.623 r  oled_display/p_1_out_carry_i_46/O
                         net (fo=1, routed)           0.000    94.623    oled_display/p_1_out_carry_i_46_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.024 r  oled_display/p_1_out_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.024    oled_display/p_1_out_carry_i_24_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    95.358 r  oled_display/p_1_out_carry_i_12/O[1]
                         net (fo=3, routed)           0.679    96.038    oled_display/p_1_out_carry_i_12_n_6
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.303    96.341 r  oled_display/p_1_out_carry_i_22/O
                         net (fo=1, routed)           0.000    96.341    oled_display/p_1_out_carry_i_22_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.874 f  oled_display/p_1_out_carry_i_11/CO[3]
                         net (fo=32, routed)          0.952    97.826    oled_display/p_1_out_carry_i_11_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124    97.950 r  oled_display/p_1_out_carry_i_14/O
                         net (fo=3, routed)           0.313    98.263    oled_display/p_1_out_carry_i_14_n_0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.124    98.387 r  oled_display/p_1_out_carry_i_9__0/O
                         net (fo=40, routed)          0.883    99.270    merge_controller/frame_counter_reg[16]_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124    99.394 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673   101.067    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124   101.191 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517   102.708    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124   102.832 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841   103.673    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124   103.797 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157   104.954    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.078 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689   105.768    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.892 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629   106.521    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124   106.645 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867   107.512    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124   107.636 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394   109.030    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150   109.180 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303   109.483    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326   109.809 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656   110.465    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124   110.589 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.622   111.211    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124   111.335 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.635   111.969    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124   112.093 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.750   112.844    oled_display/pulse_state_reg
    SLICE_X12Y1          LUT4 (Prop_lut4_I1_O)        0.117   112.961 r  oled_display/spi_word[39]_i_8/O
                         net (fo=2, routed)           0.447   113.408    oled_display/spi_word[39]_i_8_n_0
    SLICE_X12Y0          LUT6 (Prop_lut6_I5_O)        0.348   113.756 r  oled_display/spi_word[39]_i_4/O
                         net (fo=1, routed)           0.660   114.416    oled_display/spi_word__37[39]
    SLICE_X12Y0          LUT3 (Prop_lut3_I2_O)        0.150   114.566 r  oled_display/spi_word[39]_i_2/O
                         net (fo=1, routed)           0.000   114.566    oled_display/spi_word[39]_i_2_n_0
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                    240.000   240.000 r  
    W5                                                0.000   240.000 r  clk (IN)
                         net (fo=0)                   0.000   240.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   243.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   244.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   245.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768   245.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   246.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.451   247.515    oled_display/CLK
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[39]/C  (IS_INVERTED)
                         clock pessimism              0.587   248.101    
                         clock uncertainty           -0.035   248.066    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.123   248.189    oled_display/spi_word_reg[39]
  -------------------------------------------------------------------
                         required time                        248.189    
                         arrival time                        -114.566    
  -------------------------------------------------------------------
                         slack                                133.623    

Slack (MET) :             133.678ns  (required time - arrival time)
  Source:                 oled_display/FSM_onehot_state_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/spi_word_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_6p25MHz fall@240.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        26.326ns  (logic 5.768ns (21.910%)  route 20.559ns (78.091%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 247.516 - 240.000 ) 
    Source Clock Delay      (SCD):    8.140ns = ( 88.140 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X8Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.524    88.664 r  oled_display/FSM_onehot_state_reg[13]/Q
                         net (fo=126, routed)         2.439    91.104    oled_display/JC_OBUF[3]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    91.228 r  oled_display/p_1_out_carry_i_11__0/O
                         net (fo=7, routed)           1.134    92.361    oled_display/pixel_index[12]
    SLICE_X14Y5          LUT6 (Prop_lut6_I5_O)        0.124    92.485 r  oled_display/p_1_out_carry_i_32/O
                         net (fo=3, routed)           0.527    93.012    oled_display/p_1_out_carry_i_32_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    93.459 r  oled_display/p_1_out_carry_i_13/O[3]
                         net (fo=6, routed)           0.857    94.316    oled_display/p_1_out_carry_i_13_n_4
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.307    94.623 r  oled_display/p_1_out_carry_i_46/O
                         net (fo=1, routed)           0.000    94.623    oled_display/p_1_out_carry_i_46_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.024 r  oled_display/p_1_out_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.024    oled_display/p_1_out_carry_i_24_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    95.358 r  oled_display/p_1_out_carry_i_12/O[1]
                         net (fo=3, routed)           0.679    96.038    oled_display/p_1_out_carry_i_12_n_6
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.303    96.341 r  oled_display/p_1_out_carry_i_22/O
                         net (fo=1, routed)           0.000    96.341    oled_display/p_1_out_carry_i_22_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.874 f  oled_display/p_1_out_carry_i_11/CO[3]
                         net (fo=32, routed)          0.952    97.826    oled_display/p_1_out_carry_i_11_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124    97.950 r  oled_display/p_1_out_carry_i_14/O
                         net (fo=3, routed)           0.313    98.263    oled_display/p_1_out_carry_i_14_n_0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.124    98.387 r  oled_display/p_1_out_carry_i_9__0/O
                         net (fo=40, routed)          0.883    99.270    merge_controller/frame_counter_reg[16]_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124    99.394 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673   101.067    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124   101.191 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517   102.708    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124   102.832 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841   103.673    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124   103.797 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157   104.954    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.078 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689   105.768    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.892 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629   106.521    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124   106.645 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867   107.512    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124   107.636 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394   109.030    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150   109.180 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303   109.483    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326   109.809 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656   110.465    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124   110.589 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.622   111.211    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124   111.335 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.635   111.969    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124   112.093 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.750   112.844    oled_display/pulse_state_reg
    SLICE_X12Y1          LUT4 (Prop_lut4_I1_O)        0.117   112.961 r  oled_display/spi_word[39]_i_8/O
                         net (fo=2, routed)           0.589   113.550    oled_display/spi_word[39]_i_8_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I4_O)        0.348   113.898 r  oled_display/spi_word[35]_i_2/O
                         net (fo=1, routed)           0.451   114.349    oled_display/spi_word__37[35]
    SLICE_X11Y0          LUT3 (Prop_lut3_I2_O)        0.118   114.467 r  oled_display/spi_word[35]_i_1/O
                         net (fo=1, routed)           0.000   114.467    oled_display/spi_word[35]_i_1_n_0
    SLICE_X11Y0          FDRE                                         r  oled_display/spi_word_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                    240.000   240.000 r  
    W5                                                0.000   240.000 r  clk (IN)
                         net (fo=0)                   0.000   240.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   243.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   244.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   245.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768   245.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   246.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452   247.516    oled_display/CLK
    SLICE_X11Y0          FDRE                                         r  oled_display/spi_word_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.587   248.102    
                         clock uncertainty           -0.035   248.067    
    SLICE_X11Y0          FDRE (Setup_fdre_C_D)        0.078   248.145    oled_display/spi_word_reg[35]
  -------------------------------------------------------------------
                         required time                        248.145    
                         arrival time                        -114.467    
  -------------------------------------------------------------------
                         slack                                133.678    

Slack (MET) :             134.173ns  (required time - arrival time)
  Source:                 oled_display/FSM_onehot_state_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/spi_word_reg[38]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_6p25MHz fall@240.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        25.834ns  (logic 5.629ns (21.789%)  route 20.206ns (78.211%))
  Logic Levels:           25  (CARRY4=4 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.515ns = ( 247.515 - 240.000 ) 
    Source Clock Delay      (SCD):    8.140ns = ( 88.140 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X8Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.524    88.664 r  oled_display/FSM_onehot_state_reg[13]/Q
                         net (fo=126, routed)         2.439    91.104    oled_display/JC_OBUF[3]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    91.228 r  oled_display/p_1_out_carry_i_11__0/O
                         net (fo=7, routed)           1.134    92.361    oled_display/pixel_index[12]
    SLICE_X14Y5          LUT6 (Prop_lut6_I5_O)        0.124    92.485 r  oled_display/p_1_out_carry_i_32/O
                         net (fo=3, routed)           0.527    93.012    oled_display/p_1_out_carry_i_32_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    93.459 r  oled_display/p_1_out_carry_i_13/O[3]
                         net (fo=6, routed)           0.857    94.316    oled_display/p_1_out_carry_i_13_n_4
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.307    94.623 r  oled_display/p_1_out_carry_i_46/O
                         net (fo=1, routed)           0.000    94.623    oled_display/p_1_out_carry_i_46_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.024 r  oled_display/p_1_out_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.024    oled_display/p_1_out_carry_i_24_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    95.358 r  oled_display/p_1_out_carry_i_12/O[1]
                         net (fo=3, routed)           0.679    96.038    oled_display/p_1_out_carry_i_12_n_6
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.303    96.341 r  oled_display/p_1_out_carry_i_22/O
                         net (fo=1, routed)           0.000    96.341    oled_display/p_1_out_carry_i_22_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.874 f  oled_display/p_1_out_carry_i_11/CO[3]
                         net (fo=32, routed)          0.952    97.826    oled_display/p_1_out_carry_i_11_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124    97.950 r  oled_display/p_1_out_carry_i_14/O
                         net (fo=3, routed)           0.313    98.263    oled_display/p_1_out_carry_i_14_n_0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.124    98.387 r  oled_display/p_1_out_carry_i_9__0/O
                         net (fo=40, routed)          0.883    99.270    merge_controller/frame_counter_reg[16]_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124    99.394 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673   101.067    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124   101.191 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517   102.708    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124   102.832 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841   103.673    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124   103.797 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157   104.954    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.078 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689   105.768    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.892 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629   106.521    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124   106.645 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867   107.512    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124   107.636 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394   109.030    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150   109.180 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303   109.483    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326   109.809 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656   110.465    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124   110.589 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.604   111.193    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.124   111.317 f  merge_controller/spi_word[38]_i_6/O
                         net (fo=1, routed)           0.794   112.111    merge_controller/spi_word[38]_i_6_n_0
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.118   112.229 r  merge_controller/spi_word[38]_i_5/O
                         net (fo=1, routed)           1.131   113.360    oled_display/pixel_data[4]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.326   113.686 r  oled_display/spi_word[38]_i_2/O
                         net (fo=1, routed)           0.165   113.851    oled_display/spi_word[38]_i_2_n_0
    SLICE_X12Y1          LUT4 (Prop_lut4_I1_O)        0.124   113.975 r  oled_display/spi_word[38]_i_1/O
                         net (fo=1, routed)           0.000   113.975    oled_display/spi_word[38]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  oled_display/spi_word_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                    240.000   240.000 r  
    W5                                                0.000   240.000 r  clk (IN)
                         net (fo=0)                   0.000   240.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   243.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   244.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   245.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768   245.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   246.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.451   247.515    oled_display/CLK
    SLICE_X12Y1          FDRE                                         r  oled_display/spi_word_reg[38]/C  (IS_INVERTED)
                         clock pessimism              0.587   248.101    
                         clock uncertainty           -0.035   248.066    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.082   248.148    oled_display/spi_word_reg[38]
  -------------------------------------------------------------------
                         required time                        248.148    
                         arrival time                        -113.975    
  -------------------------------------------------------------------
                         slack                                134.173    

Slack (MET) :             134.501ns  (required time - arrival time)
  Source:                 oled_display/FSM_onehot_state_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/spi_word_reg[37]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_6p25MHz fall@240.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        25.549ns  (logic 5.459ns (21.367%)  route 20.090ns (78.633%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 247.516 - 240.000 ) 
    Source Clock Delay      (SCD):    8.140ns = ( 88.140 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X8Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.524    88.664 r  oled_display/FSM_onehot_state_reg[13]/Q
                         net (fo=126, routed)         2.439    91.104    oled_display/JC_OBUF[3]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    91.228 r  oled_display/p_1_out_carry_i_11__0/O
                         net (fo=7, routed)           1.134    92.361    oled_display/pixel_index[12]
    SLICE_X14Y5          LUT6 (Prop_lut6_I5_O)        0.124    92.485 r  oled_display/p_1_out_carry_i_32/O
                         net (fo=3, routed)           0.527    93.012    oled_display/p_1_out_carry_i_32_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    93.459 r  oled_display/p_1_out_carry_i_13/O[3]
                         net (fo=6, routed)           0.857    94.316    oled_display/p_1_out_carry_i_13_n_4
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.307    94.623 r  oled_display/p_1_out_carry_i_46/O
                         net (fo=1, routed)           0.000    94.623    oled_display/p_1_out_carry_i_46_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.024 r  oled_display/p_1_out_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.024    oled_display/p_1_out_carry_i_24_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    95.358 r  oled_display/p_1_out_carry_i_12/O[1]
                         net (fo=3, routed)           0.679    96.038    oled_display/p_1_out_carry_i_12_n_6
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.303    96.341 r  oled_display/p_1_out_carry_i_22/O
                         net (fo=1, routed)           0.000    96.341    oled_display/p_1_out_carry_i_22_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.874 f  oled_display/p_1_out_carry_i_11/CO[3]
                         net (fo=32, routed)          0.952    97.826    oled_display/p_1_out_carry_i_11_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124    97.950 r  oled_display/p_1_out_carry_i_14/O
                         net (fo=3, routed)           0.313    98.263    oled_display/p_1_out_carry_i_14_n_0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.124    98.387 r  oled_display/p_1_out_carry_i_9__0/O
                         net (fo=40, routed)          0.883    99.270    merge_controller/frame_counter_reg[16]_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124    99.394 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673   101.067    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124   101.191 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517   102.708    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124   102.832 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841   103.673    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124   103.797 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157   104.954    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.078 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689   105.768    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124   105.892 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629   106.521    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124   106.645 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867   107.512    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124   107.636 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394   109.030    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150   109.180 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303   109.483    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326   109.809 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656   110.465    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124   110.589 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.622   111.211    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124   111.335 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.635   111.969    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124   112.093 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.796   112.889    oled_display/pulse_state_reg
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.124   113.013 r  oled_display/spi_word[37]_i_2/O
                         net (fo=1, routed)           0.526   113.539    oled_display/spi_word__37[37]
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.150   113.689 r  oled_display/spi_word[37]_i_1/O
                         net (fo=1, routed)           0.000   113.689    oled_display/spi_word[37]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                    240.000   240.000 r  
    W5                                                0.000   240.000 r  clk (IN)
                         net (fo=0)                   0.000   240.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   243.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   244.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   245.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768   245.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   246.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452   247.516    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[37]/C  (IS_INVERTED)
                         clock pessimism              0.587   248.102    
                         clock uncertainty           -0.035   248.067    
    SLICE_X10Y1          FDRE (Setup_fdre_C_D)        0.123   248.190    oled_display/spi_word_reg[37]
  -------------------------------------------------------------------
                         required time                        248.190    
                         arrival time                        -113.689    
  -------------------------------------------------------------------
                         slack                                134.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 oled_display/spi_word_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/spi_word_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.276ns  (logic 0.191ns (69.220%)  route 0.085ns (30.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 83.421 - 80.000 ) 
    Source Clock Delay      (SCD):    2.551ns = ( 82.551 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.564    82.551    oled_display/CLK
    SLICE_X28Y2          FDRE                                         r  oled_display/spi_word_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.146    82.697 r  oled_display/spi_word_reg[7]/Q
                         net (fo=1, routed)           0.085    82.781    oled_display/spi_word_reg_n_0_[7]
    SLICE_X29Y2          LUT3 (Prop_lut3_I1_O)        0.045    82.826 r  oled_display/spi_word[8]_i_1/O
                         net (fo=1, routed)           0.000    82.826    oled_display/spi_word[8]_i_1_n_0
    SLICE_X29Y2          FDRE                                         r  oled_display/spi_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.834    83.421    oled_display/CLK
    SLICE_X29Y2          FDRE                                         r  oled_display/spi_word_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.857    82.564    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.099    82.663    oled_display/spi_word_reg[8]
  -------------------------------------------------------------------
                         required time                        -82.663    
                         arrival time                          82.826    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 oled_display/FSM_onehot_state_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/FSM_onehot_state_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.554ns = ( 82.554 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.567    82.554    oled_display/CLK
    SLICE_X9Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.146    82.700 r  oled_display/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.110    82.810    oled_display/p_4_in
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.045    82.855 r  oled_display/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000    82.855    oled_display/FSM_onehot_state[13]_i_1_n_0
    SLICE_X8Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X8Y0           FDRE                                         r  oled_display/FSM_onehot_state_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.857    82.567    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.124    82.691    oled_display/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                        -82.691    
                         arrival time                          82.855    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 oled_display/FSM_onehot_state_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/FSM_onehot_state_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.321%)  route 0.128ns (46.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 83.420 - 80.000 ) 
    Source Clock Delay      (SCD):    2.551ns = ( 82.551 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.564    82.551    oled_display/CLK
    SLICE_X29Y1          FDRE                                         r  oled_display/FSM_onehot_state_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.146    82.697 r  oled_display/FSM_onehot_state_reg[27]/Q
                         net (fo=2, routed)           0.128    82.824    oled_display/FSM_onehot_state_reg_n_0_[27]
    SLICE_X30Y1          FDRE                                         r  oled_display/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.833    83.420    oled_display/CLK
    SLICE_X30Y1          FDRE                                         r  oled_display/FSM_onehot_state_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.834    82.586    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.067    82.653    oled_display/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                        -82.653    
                         arrival time                          82.824    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 oled_display/spi_word_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/spi_word_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.322ns  (logic 0.212ns (65.804%)  route 0.110ns (34.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.554ns = ( 82.554 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.567    82.554    oled_display/CLK
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.167    82.721 r  oled_display/spi_word_reg[20]/Q
                         net (fo=1, routed)           0.110    82.831    oled_display/spi_word_reg_n_0_[20]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.045    82.876 r  oled_display/spi_word[21]_i_1/O
                         net (fo=1, routed)           0.000    82.876    oled_display/spi_word[21]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.854    82.570    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.124    82.694    oled_display/spi_word_reg[21]
  -------------------------------------------------------------------
                         required time                        -82.694    
                         arrival time                          82.876    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 oled_display/spi_word_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/spi_word_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.293ns  (logic 0.232ns (79.239%)  route 0.061ns (20.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 83.421 - 80.000 ) 
    Source Clock Delay      (SCD):    2.551ns = ( 82.551 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.564    82.551    oled_display/CLK
    SLICE_X28Y2          FDRE                                         r  oled_display/spi_word_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.133    82.684 r  oled_display/spi_word_reg[14]/Q
                         net (fo=1, routed)           0.061    82.744    oled_display/spi_word_reg_n_0_[14]
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.099    82.843 r  oled_display/spi_word[15]_i_1/O
                         net (fo=1, routed)           0.000    82.843    oled_display/spi_word[15]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  oled_display/spi_word_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.834    83.421    oled_display/CLK
    SLICE_X28Y2          FDRE                                         r  oled_display/spi_word_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.870    82.551    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.099    82.650    oled_display/spi_word_reg[15]
  -------------------------------------------------------------------
                         required time                        -82.650    
                         arrival time                          82.843    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 oled_display/FSM_onehot_state_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/FSM_onehot_state_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (58.068%)  route 0.121ns (41.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.554ns = ( 82.554 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.567    82.554    oled_display/CLK
    SLICE_X14Y1          FDRE                                         r  oled_display/FSM_onehot_state_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.167    82.721 r  oled_display/FSM_onehot_state_reg[15]/Q
                         net (fo=3, routed)           0.121    82.841    oled_display/FSM_onehot_state_reg_n_0_[15]
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.854    82.570    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.077    82.647    oled_display/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                        -82.647    
                         arrival time                          82.841    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 oled_display/FSM_onehot_state_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/FSM_onehot_state_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.106%)  route 0.129ns (46.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.554ns = ( 82.554 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.567    82.554    oled_display/CLK
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.146    82.700 r  oled_display/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.129    82.828    oled_display/p_2_in
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.870    82.554    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.079    82.633    oled_display/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                        -82.633    
                         arrival time                          82.828    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 oled_display/FSM_onehot_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/FSM_onehot_state_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.726%)  route 0.148ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 83.421 - 80.000 ) 
    Source Clock Delay      (SCD):    2.551ns = ( 82.551 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.564    82.551    oled_display/CLK
    SLICE_X28Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.146    82.697 r  oled_display/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.148    82.844    oled_display/FSM_onehot_state_reg_n_0_[3]
    SLICE_X29Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.834    83.421    oled_display/CLK
    SLICE_X29Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.857    82.564    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.079    82.643    oled_display/FSM_onehot_state_reg[21]
  -------------------------------------------------------------------
                         required time                        -82.643    
                         arrival time                          82.844    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 oled_display/FSM_onehot_state_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/FSM_onehot_state_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.010%)  route 0.124ns (45.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 83.421 - 80.000 ) 
    Source Clock Delay      (SCD):    2.551ns = ( 82.551 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.564    82.551    oled_display/CLK
    SLICE_X29Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.146    82.697 r  oled_display/FSM_onehot_state_reg[16]/Q
                         net (fo=3, routed)           0.124    82.821    oled_display/FSM_onehot_state_reg_n_0_[16]
    SLICE_X29Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.834    83.421    oled_display/CLK
    SLICE_X29Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.870    82.551    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.054    82.605    oled_display/FSM_onehot_state_reg[17]
  -------------------------------------------------------------------
                         required time                        -82.605    
                         arrival time                          82.821    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 oled_display/FSM_onehot_state_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            oled_display/FSM_onehot_state_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.220%)  route 0.145ns (49.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.554ns = ( 82.554 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.351    81.961    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    81.987 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.567    82.554    oled_display/CLK
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.146    82.700 r  oled_display/FSM_onehot_state_reg[28]/Q
                         net (fo=5, routed)           0.145    82.844    oled_display/FSM_onehot_state_reg_n_0_[28]
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X13Y0          FDRE                                         r  oled_display/FSM_onehot_state_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.870    82.554    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.073    82.627    oled_display/FSM_onehot_state_reg[19]
  -------------------------------------------------------------------
                         required time                        -82.627    
                         arrival time                          82.844    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6p25MHz
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { clk_6p25MHz_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         160.000     157.845    BUFGCTRL_X0Y2  clk_6p25MHz_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X15Y1    oled_display/delay_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X15Y1    oled_display/delay_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X15Y1    oled_display/delay_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X15Y2    oled_display/delay_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X15Y2    oled_display/delay_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X9Y1     oled_display/frame_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X9Y4     oled_display/frame_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X9Y4     oled_display/frame_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X9Y4     oled_display/frame_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y3     oled_display/frame_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y3     oled_display/frame_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y3     oled_display/frame_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y4     oled_display/frame_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y3     oled_display/frame_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y3     oled_display/frame_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X9Y3     oled_display/frame_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_movement
  To Clock:  clk_movement

Setup :            0  Failing Endpoints,  Worst Slack 22222198.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 11111108.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22222198.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/wrong_attempt_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        19.699ns  (logic 3.278ns (16.640%)  route 16.421ns (83.360%))
  Logic Levels:           17  (LUT3=1 LUT4=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.692    19.499    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152    19.651 r  merge_controller/element_correct[2]_i_28/O
                         net (fo=2, routed)           0.827    20.479    merge_controller/element_correct[2]_i_28_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.332    20.811 r  merge_controller/element_correct[2]_i_11/O
                         net (fo=4, routed)           0.834    21.645    merge_controller/element_correct[2]_i_11_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.146    21.791 r  merge_controller/element_correct[0]_i_11/O
                         net (fo=6, routed)           0.913    22.704    merge_controller/element_correct[0]_i_11_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.356    23.060 r  merge_controller/wrong_attempt_count[2]_i_9/O
                         net (fo=1, routed)           1.145    24.205    merge_controller/wrong_attempt_count[2]_i_9_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.348    24.553 r  merge_controller/wrong_attempt_count[2]_i_4/O
                         net (fo=1, routed)           0.642    25.195    merge_controller/wrong_attempt_count[2]_i_4_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.319 f  merge_controller/wrong_attempt_count[2]_i_3/O
                         net (fo=1, routed)           0.958    26.277    merge_controller/wrong_attempt_count[2]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124    26.401 r  merge_controller/wrong_attempt_count[2]_i_2/O
                         net (fo=3, routed)           1.428    27.829    merge_controller/wrong_attempt_count
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124    27.953 r  merge_controller/wrong_attempt_count[0]_i_1/O
                         net (fo=1, routed)           0.000    27.953    merge_controller/wrong_attempt_count[0]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.440 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[0]/C
                         clock pessimism              0.606 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.031 22222228.000    merge_controller/wrong_attempt_count_reg[0]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -27.953    
  -------------------------------------------------------------------
                         slack                              22222198.000    

Slack (MET) :             22222198.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/wrong_attempt_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        19.728ns  (logic 3.307ns (16.763%)  route 16.421ns (83.237%))
  Logic Levels:           17  (LUT3=1 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.692    19.499    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152    19.651 r  merge_controller/element_correct[2]_i_28/O
                         net (fo=2, routed)           0.827    20.479    merge_controller/element_correct[2]_i_28_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.332    20.811 r  merge_controller/element_correct[2]_i_11/O
                         net (fo=4, routed)           0.834    21.645    merge_controller/element_correct[2]_i_11_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.146    21.791 r  merge_controller/element_correct[0]_i_11/O
                         net (fo=6, routed)           0.913    22.704    merge_controller/element_correct[0]_i_11_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.356    23.060 r  merge_controller/wrong_attempt_count[2]_i_9/O
                         net (fo=1, routed)           1.145    24.205    merge_controller/wrong_attempt_count[2]_i_9_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.348    24.553 r  merge_controller/wrong_attempt_count[2]_i_4/O
                         net (fo=1, routed)           0.642    25.195    merge_controller/wrong_attempt_count[2]_i_4_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.319 f  merge_controller/wrong_attempt_count[2]_i_3/O
                         net (fo=1, routed)           0.958    26.277    merge_controller/wrong_attempt_count[2]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124    26.401 r  merge_controller/wrong_attempt_count[2]_i_2/O
                         net (fo=3, routed)           1.428    27.829    merge_controller/wrong_attempt_count
    SLICE_X11Y20         LUT5 (Prop_lut5_I3_O)        0.153    27.982 r  merge_controller/wrong_attempt_count[1]_i_1/O
                         net (fo=1, routed)           0.000    27.982    merge_controller/wrong_attempt_count[1]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.440 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[1]/C
                         clock pessimism              0.606 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.075 22222228.000    merge_controller/wrong_attempt_count_reg[1]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -27.982    
  -------------------------------------------------------------------
                         slack                              22222198.000    

Slack (MET) :             22222198.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/wrong_attempt_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        19.954ns  (logic 3.278ns (16.428%)  route 16.676ns (83.572%))
  Logic Levels:           17  (LUT3=1 LUT4=3 LUT6=13)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.692    19.499    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152    19.651 r  merge_controller/element_correct[2]_i_28/O
                         net (fo=2, routed)           0.827    20.479    merge_controller/element_correct[2]_i_28_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.332    20.811 r  merge_controller/element_correct[2]_i_11/O
                         net (fo=4, routed)           0.834    21.645    merge_controller/element_correct[2]_i_11_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.146    21.791 r  merge_controller/element_correct[0]_i_11/O
                         net (fo=6, routed)           0.913    22.704    merge_controller/element_correct[0]_i_11_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.356    23.060 r  merge_controller/wrong_attempt_count[2]_i_9/O
                         net (fo=1, routed)           1.145    24.205    merge_controller/wrong_attempt_count[2]_i_9_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.348    24.553 r  merge_controller/wrong_attempt_count[2]_i_4/O
                         net (fo=1, routed)           0.642    25.195    merge_controller/wrong_attempt_count[2]_i_4_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.319 f  merge_controller/wrong_attempt_count[2]_i_3/O
                         net (fo=1, routed)           0.958    26.277    merge_controller/wrong_attempt_count[2]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124    26.401 r  merge_controller/wrong_attempt_count[2]_i_2/O
                         net (fo=3, routed)           1.683    28.084    merge_controller/wrong_attempt_count
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.124    28.208 r  merge_controller/wrong_attempt_count[2]_i_1/O
                         net (fo=1, routed)           0.000    28.208    merge_controller/wrong_attempt_count[2]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.440 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[2]/C
                         clock pessimism              0.606 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.032 22222228.000    merge_controller/wrong_attempt_count_reg[2]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -28.208    
  -------------------------------------------------------------------
                         slack                              22222198.000    

Slack (MET) :             22222200.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/all_correct_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        17.963ns  (logic 2.800ns (15.587%)  route 15.163ns (84.413%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.692    19.499    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152    19.651 f  merge_controller/element_correct[2]_i_28/O
                         net (fo=2, routed)           0.735    20.386    merge_controller/element_correct[2]_i_28_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.332    20.719 r  merge_controller/element_correct[0]_i_15/O
                         net (fo=2, routed)           0.444    21.162    merge_controller/element_correct[0]_i_15_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.124    21.286 r  merge_controller/element_correct[0]_i_6/O
                         net (fo=5, routed)           1.607    22.893    merge_controller/element_correct[0]_i_6_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    23.017 r  merge_controller/element_correct[0]_i_7/O
                         net (fo=7, routed)           0.974    23.991    merge_controller/element_correct[0]_i_7_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124    24.115 r  merge_controller/element_correct[1]_i_3/O
                         net (fo=1, routed)           0.286    24.401    merge_controller/element_correct[1]_i_3_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    24.525 r  merge_controller/element_correct[1]_i_2/O
                         net (fo=2, routed)           0.834    25.359    merge_controller/element_correct01_out
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.483 r  merge_controller/all_correct_i_2/O
                         net (fo=1, routed)           0.611    26.094    merge_controller/wrong_attempt_count1
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.218 r  merge_controller/all_correct_i_1/O
                         net (fo=1, routed)           0.000    26.218    merge_controller/all_correct_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  merge_controller/all_correct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.437 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X11Y22         FDRE                                         r  merge_controller/all_correct_reg/C
                         clock pessimism              0.606 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.029 22222228.000    merge_controller/all_correct_reg
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -26.218    
  -------------------------------------------------------------------
                         slack                              22222200.000    

Slack (MET) :             22222200.000ns  (required time - arrival time)
  Source:                 merge_controller/target_y_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/divide_step_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        16.972ns  (logic 2.001ns (11.790%)  route 14.971ns (88.210%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.261ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.556     8.261    merge_controller/clk_movement_BUFG
    SLICE_X14Y20         FDCE                                         r  merge_controller/target_y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.478     8.739 r  merge_controller/target_y_reg[0][2]/Q
                         net (fo=33, routed)          3.179    11.918    merge_controller/target_y_reg[0]_0[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.329    12.247 f  merge_controller/divide_step[0]_i_31/O
                         net (fo=1, routed)           0.586    12.833    merge_controller/divide_step[0]_i_31_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.326    13.159 f  merge_controller/divide_step[0]_i_19/O
                         net (fo=1, routed)           0.940    14.100    merge_controller/divide_step[0]_i_19_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.124    14.224 f  merge_controller/divide_step[0]_i_9/O
                         net (fo=1, routed)           0.294    14.518    merge_controller/divide_step[0]_i_9_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  merge_controller/divide_step[0]_i_4/O
                         net (fo=3, routed)           0.669    15.311    merge_controller/divide_step[0]_i_4_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  merge_controller/divide_step[0]_i_2/O
                         net (fo=2, routed)           1.853    17.288    merge_controller/divide_step[0]_i_2_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.412 r  merge_controller/divide_step[1]_i_4/O
                         net (fo=4, routed)           0.938    18.350    merge_controller/divide_step[1]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.474 f  merge_controller/divide_step[1]_i_5/O
                         net (fo=1, routed)           2.045    20.518    merge_controller/divide_step[1]_i_5_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.642 r  merge_controller/divide_step[1]_i_3/O
                         net (fo=2, routed)           2.743    23.385    merge_controller/divide_step[1]_i_3_n_0
    SLICE_X28Y22         LUT3 (Prop_lut3_I1_O)        0.124    23.509 r  merge_controller/divide_step[1]_i_1/O
                         net (fo=1, routed)           1.724    25.233    merge_controller/divide_step[1]_i_1_n_0
    SLICE_X31Y22         FDCE                                         r  merge_controller/divide_step_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.431 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X31Y22         FDCE                                         r  merge_controller/divide_step_reg[1]/C
                         clock pessimism              0.606 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X31Y22         FDCE (Setup_fdce_C_D)       -0.067 22222228.000    merge_controller/divide_step_reg[1]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -25.233    
  -------------------------------------------------------------------
                         slack                              22222200.000    

Slack (MET) :             22222200.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/element_correct_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        17.194ns  (logic 2.552ns (14.843%)  route 14.642ns (85.157%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.614ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.692    19.499    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152    19.651 f  merge_controller/element_correct[2]_i_28/O
                         net (fo=2, routed)           0.735    20.386    merge_controller/element_correct[2]_i_28_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.332    20.719 r  merge_controller/element_correct[0]_i_15/O
                         net (fo=2, routed)           0.444    21.162    merge_controller/element_correct[0]_i_15_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.124    21.286 r  merge_controller/element_correct[0]_i_6/O
                         net (fo=5, routed)           1.607    22.893    merge_controller/element_correct[0]_i_6_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    23.017 r  merge_controller/element_correct[0]_i_7/O
                         net (fo=7, routed)           0.974    23.991    merge_controller/element_correct[0]_i_7_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124    24.115 r  merge_controller/element_correct[1]_i_3/O
                         net (fo=1, routed)           0.286    24.401    merge_controller/element_correct[1]_i_3_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    24.525 r  merge_controller/element_correct[1]_i_2/O
                         net (fo=2, routed)           0.923    25.448    merge_controller/element_correct01_out
    SLICE_X13Y23         FDRE                                         r  merge_controller/element_correct_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.435 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X13Y23         FDRE                                         r  merge_controller/element_correct_reg[1]/C
                         clock pessimism              0.620 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)       -0.067 22222228.000    merge_controller/element_correct_reg[1]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -25.448    
  -------------------------------------------------------------------
                         slack                              22222200.000    

Slack (MET) :             22222202.000ns  (required time - arrival time)
  Source:                 merge_controller/target_y_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/divide_step_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 2.001ns (12.982%)  route 13.413ns (87.018%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.261ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.556     8.261    merge_controller/clk_movement_BUFG
    SLICE_X14Y20         FDCE                                         r  merge_controller/target_y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.478     8.739 r  merge_controller/target_y_reg[0][2]/Q
                         net (fo=33, routed)          3.179    11.918    merge_controller/target_y_reg[0]_0[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.329    12.247 f  merge_controller/divide_step[0]_i_31/O
                         net (fo=1, routed)           0.586    12.833    merge_controller/divide_step[0]_i_31_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.326    13.159 f  merge_controller/divide_step[0]_i_19/O
                         net (fo=1, routed)           0.940    14.100    merge_controller/divide_step[0]_i_19_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.124    14.224 f  merge_controller/divide_step[0]_i_9/O
                         net (fo=1, routed)           0.294    14.518    merge_controller/divide_step[0]_i_9_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  merge_controller/divide_step[0]_i_4/O
                         net (fo=3, routed)           0.669    15.311    merge_controller/divide_step[0]_i_4_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124    15.435 r  merge_controller/divide_step[0]_i_2/O
                         net (fo=2, routed)           1.853    17.288    merge_controller/divide_step[0]_i_2_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.412 r  merge_controller/divide_step[1]_i_4/O
                         net (fo=4, routed)           0.938    18.350    merge_controller/divide_step[1]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.474 f  merge_controller/divide_step[1]_i_5/O
                         net (fo=1, routed)           2.045    20.518    merge_controller/divide_step[1]_i_5_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.642 r  merge_controller/divide_step[1]_i_3/O
                         net (fo=2, routed)           2.909    23.551    merge_controller/divide_step[1]_i_3_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I4_O)        0.124    23.675 r  merge_controller/divide_step[0]_i_1/O
                         net (fo=1, routed)           0.000    23.675    merge_controller/divide_step[0]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  merge_controller/divide_step_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.432 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X29Y26         FDCE                                         r  merge_controller/divide_step_reg[0]/C
                         clock pessimism              0.606 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)        0.031 22222228.000    merge_controller/divide_step_reg[0]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -23.675    
  -------------------------------------------------------------------
                         slack                              22222202.000    

Slack (MET) :             22222202.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/element_correct_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        16.344ns  (logic 2.552ns (15.614%)  route 13.792ns (84.386%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT6=12)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.682ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.692    19.499    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152    19.651 f  merge_controller/element_correct[2]_i_28/O
                         net (fo=2, routed)           0.735    20.386    merge_controller/element_correct[2]_i_28_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.332    20.719 r  merge_controller/element_correct[0]_i_15/O
                         net (fo=2, routed)           0.444    21.162    merge_controller/element_correct[0]_i_15_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.124    21.286 r  merge_controller/element_correct[0]_i_6/O
                         net (fo=5, routed)           1.607    22.893    merge_controller/element_correct[0]_i_6_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    23.017 r  merge_controller/element_correct[0]_i_7/O
                         net (fo=7, routed)           0.834    23.852    merge_controller/element_correct[0]_i_7_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    23.976 r  merge_controller/element_correct[0]_i_2/O
                         net (fo=1, routed)           0.499    24.474    merge_controller/element_correct[0]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    24.598 r  merge_controller/element_correct[0]_i_1/O
                         net (fo=1, routed)           0.000    24.598    merge_controller/element_correct0
    SLICE_X6Y22          FDRE                                         r  merge_controller/element_correct_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.503 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X6Y22          FDRE                                         r  merge_controller/element_correct_reg[0]/C
                         clock pessimism              0.606 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.079 22222228.000    merge_controller/element_correct_reg[0]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -24.598    
  -------------------------------------------------------------------
                         slack                              22222202.000    

Slack (MET) :             22222202.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/element_correct_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        16.065ns  (logic 2.428ns (15.113%)  route 13.637ns (84.887%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.618ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.692    19.499    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152    19.651 r  merge_controller/element_correct[2]_i_28/O
                         net (fo=2, routed)           0.827    20.479    merge_controller/element_correct[2]_i_28_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.332    20.811 r  merge_controller/element_correct[2]_i_11/O
                         net (fo=4, routed)           0.976    21.787    merge_controller/element_correct[2]_i_11_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124    21.911 r  merge_controller/element_correct[2]_i_7/O
                         net (fo=2, routed)           0.536    22.446    merge_controller/element_correct[2]_i_7_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.124    22.570 r  merge_controller/element_correct[2]_i_2/O
                         net (fo=1, routed)           0.840    23.411    merge_controller/element_correct[2]_i_2_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.124    23.535 r  merge_controller/element_correct[2]_i_1/O
                         net (fo=3, routed)           0.784    24.319    merge_controller/element_correct03_out
    SLICE_X14Y19         FDRE                                         r  merge_controller/element_correct_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.439 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X14Y19         FDRE                                         r  merge_controller/element_correct_reg[2]/C
                         clock pessimism              0.620 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)       -0.024 22222228.000    merge_controller/element_correct_reg[2]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -24.319    
  -------------------------------------------------------------------
                         slack                              22222202.000    

Slack (MET) :             22222202.000ns  (required time - arrival time)
  Source:                 merge_controller/work_array_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/element_correct_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22222220.000ns  (clk_movement rise@22222220.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        15.350ns  (logic 2.298ns (14.971%)  route 13.052ns (85.029%))
  Logic Levels:           13  (LUT4=2 LUT6=11)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.622ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    8.254ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.549     8.254    merge_controller/clk_movement_BUFG
    SLICE_X15Y24         FDCE                                         r  merge_controller/work_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     8.710 r  merge_controller/work_array_reg[1][0]/Q
                         net (fo=18, routed)          1.799    10.510    merge_controller/user_answer_array_reg[5][2]_0[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.634 f  merge_controller/element_correct[2]_i_14/O
                         net (fo=12, routed)          0.833    11.466    merge_controller/element_correct[2]_i_14_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  merge_controller/element_correct[2]_i_30/O
                         net (fo=3, routed)           0.463    12.054    merge_controller/element_correct[2]_i_30_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  merge_controller/element_correct[5]_i_25/O
                         net (fo=6, routed)           1.600    13.778    merge_controller/element_correct[5]_i_25_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  merge_controller/element_correct[5]_i_29/O
                         net (fo=6, routed)           1.024    14.926    merge_controller/element_correct[5]_i_29_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.050 f  merge_controller/element_correct[3]_i_38/O
                         net (fo=2, routed)           0.677    15.727    merge_controller/element_correct[3]_i_38_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  merge_controller/element_correct[4]_i_34/O
                         net (fo=1, routed)           0.701    16.552    merge_controller/element_correct[4]_i_34_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  merge_controller/element_correct[4]_i_18/O
                         net (fo=10, routed)          0.844    17.520    merge_controller/element_correct[4]_i_18_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.644 f  merge_controller/element_correct[3]_i_25/O
                         net (fo=2, routed)           1.039    18.683    merge_controller/element_correct[3]_i_25_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.807 r  merge_controller/element_correct[3]_i_13/O
                         net (fo=9, routed)           0.831    19.638    merge_controller/element_correct[3]_i_13_n_0
    SLICE_X4Y28          LUT4 (Prop_lut4_I1_O)        0.152    19.790 r  merge_controller/element_correct[3]_i_27/O
                         net (fo=2, routed)           0.787    20.577    merge_controller/element_correct[3]_i_27_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.326    20.903 r  merge_controller/element_correct[3]_i_8/O
                         net (fo=2, routed)           0.641    21.544    merge_controller/element_correct[3]_i_8_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.124    21.668 r  merge_controller/element_correct[3]_i_2/O
                         net (fo=1, routed)           0.420    22.088    merge_controller/element_correct[3]_i_2_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    22.212 r  merge_controller/element_correct[3]_i_1/O
                         net (fo=3, routed)           1.392    23.604    merge_controller/element_correct05_out
    SLICE_X14Y16         FDRE                                         r  merge_controller/element_correct_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.443 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X14Y16         FDRE                                         r  merge_controller/element_correct_reg[3]/C
                         clock pessimism              0.620 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)       -0.031 22222228.000    merge_controller/element_correct_reg[3]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                         -23.604    
  -------------------------------------------------------------------
                         slack                              22222202.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 merge_controller/sort_timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/sort_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.560     2.585    merge_controller/clk_movement_BUFG
    SLICE_X15Y32         FDCE                                         r  merge_controller/sort_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141     2.726 r  merge_controller/sort_timer_reg[3]/Q
                         net (fo=5, routed)           0.099     2.825    merge_controller/sort_timer[3]
    SLICE_X14Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.870 r  merge_controller/sort_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.870    merge_controller/sort_timer[5]_i_1_n_0
    SLICE_X14Y32         FDCE                                         r  merge_controller/sort_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X14Y32         FDCE                                         r  merge_controller/sort_timer_reg[5]/C
                         clock pessimism             -0.860     2.598    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.121     2.719    merge_controller/sort_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 merge_controller/sort_timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/sort_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.560     2.585    merge_controller/clk_movement_BUFG
    SLICE_X15Y32         FDCE                                         r  merge_controller/sort_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141     2.726 r  merge_controller/sort_timer_reg[3]/Q
                         net (fo=5, routed)           0.101     2.827    merge_controller/sort_timer[3]
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.872 r  merge_controller/sort_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.872    merge_controller/sort_timer[4]_i_1_n_0
    SLICE_X14Y32         FDCE                                         r  merge_controller/sort_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X14Y32         FDCE                                         r  merge_controller/sort_timer_reg[4]/C
                         clock pessimism             -0.860     2.598    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.120     2.718    merge_controller/sort_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 merge_controller/array_positions_y_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/array_positions_y_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.593     2.618    merge_controller/clk_movement_BUFG
    SLICE_X6Y4           FDCE                                         r  merge_controller/array_positions_y_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     2.782 r  merge_controller/array_positions_y_reg[5][0]/Q
                         net (fo=20, routed)          0.094     2.876    merge_controller/array_positions_y_flat[22]
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.048     2.924 r  merge_controller/array_positions_y[5][2]_i_1/O
                         net (fo=1, routed)           0.000     2.924    merge_controller/array_positions_y[5][2]_i_1_n_0
    SLICE_X7Y4           FDCE                                         r  merge_controller/array_positions_y_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.864     3.494    merge_controller/clk_movement_BUFG
    SLICE_X7Y4           FDCE                                         r  merge_controller/array_positions_y_reg[5][2]/C
                         clock pessimism             -0.863     2.631    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.107     2.738    merge_controller/array_positions_y_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 merge_controller/separator_correct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/separator_colors_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.195%)  route 0.133ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.559     2.584    merge_controller/clk_movement_BUFG
    SLICE_X30Y13         FDRE                                         r  merge_controller/separator_correct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164     2.748 r  merge_controller/separator_correct_reg[0]/Q
                         net (fo=2, routed)           0.133     2.881    merge_controller/separator_correct_reg_n_0_[0]
    SLICE_X28Y12         FDRE                                         r  merge_controller/separator_colors_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.829     3.459    merge_controller/clk_movement_BUFG
    SLICE_X28Y12         FDRE                                         r  merge_controller/separator_colors_reg[0][1]/C
                         clock pessimism             -0.839     2.620    
    SLICE_X28Y12         FDRE (Hold_fdre_C_D)         0.070     2.690    merge_controller/separator_colors_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 merge_controller/value_down_req_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/value_down_req_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556     2.581    merge_controller/clk_movement_BUFG
    SLICE_X10Y27         FDCE                                         r  merge_controller/value_down_req_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     2.745 r  merge_controller/value_down_req_sync_reg[0]/Q
                         net (fo=1, routed)           0.132     2.877    merge_controller/value_down_req_sync_reg_n_0_[0]
    SLICE_X13Y27         FDCE                                         r  merge_controller/value_down_req_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.823     3.453    merge_controller/clk_movement_BUFG
    SLICE_X13Y27         FDCE                                         r  merge_controller/value_down_req_sync_reg[1]/C
                         clock pessimism             -0.839     2.614    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.070     2.684    merge_controller/value_down_req_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 merge_controller/array_positions_y_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/array_positions_y_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.593     2.618    merge_controller/clk_movement_BUFG
    SLICE_X6Y4           FDCE                                         r  merge_controller/array_positions_y_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     2.782 r  merge_controller/array_positions_y_reg[5][0]/Q
                         net (fo=20, routed)          0.094     2.876    merge_controller/array_positions_y_flat[22]
    SLICE_X7Y4           LUT4 (Prop_lut4_I1_O)        0.045     2.921 r  merge_controller/array_positions_y[5][1]_i_1/O
                         net (fo=1, routed)           0.000     2.921    merge_controller/array_positions_y[5][1]_i_1_n_0
    SLICE_X7Y4           FDCE                                         r  merge_controller/array_positions_y_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.864     3.494    merge_controller/clk_movement_BUFG
    SLICE_X7Y4           FDCE                                         r  merge_controller/array_positions_y_reg[5][1]/C
                         clock pessimism             -0.863     2.631    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.091     2.722    merge_controller/array_positions_y_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 merge_controller/user_answer_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/user_answer_array_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553     2.578    merge_controller/clk_movement_BUFG
    SLICE_X13Y24         FDRE                                         r  merge_controller/user_answer_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  merge_controller/user_answer_array_reg[1][0]/Q
                         net (fo=11, routed)          0.123     2.842    merge_controller/answer_data_flat[3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.887 r  merge_controller/user_answer_array[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.887    merge_controller/user_answer_array[1][0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  merge_controller/user_answer_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.820     3.450    merge_controller/clk_movement_BUFG
    SLICE_X13Y24         FDRE                                         r  merge_controller/user_answer_array_reg[1][0]/C
                         clock pessimism             -0.872     2.578    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.092     2.670    merge_controller/user_answer_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 merge_controller/wrong_attempt_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/wrong_attempt_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.399%)  route 0.127ns (40.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.557     2.582    merge_controller/clk_movement_BUFG
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     2.723 r  merge_controller/wrong_attempt_count_reg[2]/Q
                         net (fo=3, routed)           0.127     2.850    merge_controller/wrong_attempt_count_reg_n_0_[2]
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.895 r  merge_controller/wrong_attempt_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.895    merge_controller/wrong_attempt_count[2]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.825     3.455    merge_controller/clk_movement_BUFG
    SLICE_X11Y20         FDRE                                         r  merge_controller/wrong_attempt_count_reg[2]/C
                         clock pessimism             -0.873     2.582    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.092     2.674    merge_controller/wrong_attempt_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 merge_controller/cursor_right_req_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/cursor_right_ack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.522%)  route 0.144ns (40.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.561     2.586    merge_controller/clk_movement_BUFG
    SLICE_X12Y33         FDCE                                         r  merge_controller/cursor_right_req_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164     2.750 r  merge_controller/cursor_right_req_sync_reg[1]/Q
                         net (fo=2, routed)           0.144     2.894    merge_controller/p_0_in133_in
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.048     2.942 r  merge_controller/cursor_right_ack_i_1/O
                         net (fo=1, routed)           0.000     2.942    merge_controller/cursor_right_ack_i_1_n_0
    SLICE_X12Y33         FDCE                                         r  merge_controller/cursor_right_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.829     3.459    merge_controller/clk_movement_BUFG
    SLICE_X12Y33         FDCE                                         r  merge_controller/cursor_right_ack_reg/C
                         clock pessimism             -0.873     2.586    
    SLICE_X12Y33         FDCE (Hold_fdce_C_D)         0.133     2.719    merge_controller/cursor_right_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 merge_controller/flash_timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/flash_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.569%)  route 0.132ns (41.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556     2.581    merge_controller/clk_movement_BUFG
    SLICE_X13Y28         FDCE                                         r  merge_controller/flash_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     2.722 r  merge_controller/flash_timer_reg[1]/Q
                         net (fo=9, routed)           0.132     2.854    merge_controller/flash_timer_reg_n_0_[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I2_O)        0.045     2.899 r  merge_controller/flash_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.899    merge_controller/flash_timer0_in[1]
    SLICE_X13Y28         FDCE                                         r  merge_controller/flash_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.824     3.454    merge_controller/clk_movement_BUFG
    SLICE_X13Y28         FDCE                                         r  merge_controller/flash_timer_reg[1]/C
                         clock pessimism             -0.873     2.581    
    SLICE_X13Y28         FDCE (Hold_fdce_C_D)         0.092     2.673    merge_controller/flash_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_movement
Waveform(ns):       { 0.000 11111110.000 }
Period(ns):         22222220.000
Sources:            { clk_movement_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)    Slack(ns)     Location      Pin
Min Period        n/a     FDPE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X3Y20   merge_controller/array_positions_x_reg[3][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X0Y20   merge_controller/array_positions_x_reg[3][6]/C
Min Period        n/a     FDPE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X11Y14  merge_controller/array_positions_x_reg[4][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X7Y4    merge_controller/array_positions_y_reg[5][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X7Y4    merge_controller/array_positions_y_reg[5][2]/C
Min Period        n/a     FDPE/C   n/a            1.000         22222220.000  22222218.000  SLICE_X7Y3    merge_controller/array_positions_y_reg[5][3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X3Y20   merge_controller/array_positions_x_reg[3][5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X3Y20   merge_controller/array_positions_x_reg[3][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X0Y20   merge_controller/array_positions_x_reg[3][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X0Y20   merge_controller/array_positions_x_reg[3][6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X11Y14  merge_controller/array_positions_x_reg[4][0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X11Y14  merge_controller/array_positions_x_reg[4][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11111110.000  11111109.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X3Y20   merge_controller/array_positions_x_reg[3][5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X0Y20   merge_controller/array_positions_x_reg[3][6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X11Y14  merge_controller/array_positions_x_reg[4][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X13Y14  merge_controller/array_positions_x_reg[4][4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X7Y4    merge_controller/array_positions_y_reg[5][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X7Y4    merge_controller/array_positions_y_reg[5][2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         11111109.000  11111108.000  SLICE_X7Y3    merge_controller/array_positions_y_reg[5][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_6p25MHz
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 clk_6p25MHz_reg/Q
                            (clock source 'clk_6p25MHz'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            clk_6p25MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_6p25MHz rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.124ns (7.234%)  route 1.590ns (92.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.604ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565     5.086    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           1.590     7.195    clk_6p25MHz
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.319 r  clk_6p25MHz_i_1/O
                         net (fo=1, routed)           0.000     7.319    clk_6p25MHz_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  clk_6p25MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  clk_6p25MHz_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X30Y45         FDRE (Setup_fdre_C_D)        0.077    15.008    clk_6p25MHz_reg
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  7.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 clk_6p25MHz_reg/Q
                            (clock source 'clk_6p25MHz'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            clk_6p25MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@80.000ns - clk_6p25MHz fall@80.000ns)
  Data Path Delay:        0.648ns  (logic 0.045ns (6.942%)  route 0.603ns (93.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 81.959 - 80.000 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 81.610 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563    81.446    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    81.610 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.603    82.213    clk_6p25MHz
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.045    82.258 r  clk_6p25MHz_i_1/O
                         net (fo=1, routed)           0.000    82.258    clk_6p25MHz_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  clk_6p25MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  clk_6p25MHz_reg/C
                         clock pessimism             -0.244    81.715    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.120    81.835    clk_6p25MHz_reg
  -------------------------------------------------------------------
                         required time                        -81.835    
                         arrival time                          82.258    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_movement
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -8.167ns,  Total Violation      -64.094ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.167ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 4.100ns (70.843%)  route 1.688ns (29.157%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          1.688    10.451    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    14.132 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.132    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                 -8.167    

Slack (VIOLATED) :        -8.139ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 4.092ns (70.886%)  route 1.681ns (29.114%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.626     8.331    merge_controller/clk_movement_BUFG
    SLICE_X1Y19          FDCE                                         r  merge_controller/array_positions_y_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     8.750 r  merge_controller/array_positions_y_reg[2][4]/Q
                         net (fo=13, routed)          1.681    10.431    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.673    14.104 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.104    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                 -8.139    

Slack (VIOLATED) :        -8.031ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 4.101ns (72.399%)  route 1.563ns (27.601%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.627     8.332    merge_controller/clk_movement_BUFG
    SLICE_X0Y18          FDCE                                         r  merge_controller/array_positions_y_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.419     8.751 r  merge_controller/array_positions_y_reg[1][4]/Q
                         net (fo=12, routed)          1.563    10.314    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.682    13.996 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.996    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                 -8.031    

Slack (VIOLATED) :        -8.023ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 3.957ns (70.098%)  route 1.688ns (29.902%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.638     8.343    merge_controller/clk_movement_BUFG
    SLICE_X0Y3           FDCE                                         r  merge_controller/array_positions_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     8.799 r  merge_controller/array_positions_y_reg[0][5]/Q
                         net (fo=14, routed)          1.688    10.487    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.988 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.988    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                 -8.023    

Slack (VIOLATED) :        -8.022ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 4.097ns (72.591%)  route 1.547ns (27.409%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.638     8.343    merge_controller/clk_movement_BUFG
    SLICE_X1Y3           FDCE                                         r  merge_controller/array_positions_y_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.419     8.762 r  merge_controller/array_positions_y_reg[3][4]/Q
                         net (fo=12, routed)          1.547    10.309    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.678    13.987 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.987    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                 -8.022    

Slack (VIOLATED) :        -7.928ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.986ns (71.827%)  route 1.563ns (28.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.638     8.343    merge_controller/clk_movement_BUFG
    SLICE_X0Y43          FDCE                                         r  merge_controller/array_positions_y_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     8.799 r  merge_controller/array_positions_y_reg[3][5]/Q
                         net (fo=10, routed)          1.563    10.362    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.892 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.892    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                 -7.928    

Slack (VIOLATED) :        -7.909ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 3.970ns (71.795%)  route 1.560ns (28.205%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.638     8.343    merge_controller/clk_movement_BUFG
    SLICE_X1Y4           FDCE                                         r  merge_controller/array_positions_y_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     8.799 r  merge_controller/array_positions_y_reg[1][5]/Q
                         net (fo=10, routed)          1.560    10.359    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.873 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.873    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -13.873    
  -------------------------------------------------------------------
                         slack                                 -7.909    

Slack (VIOLATED) :        -7.875ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 3.965ns (71.981%)  route 1.543ns (28.019%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.626     8.331    merge_controller/clk_movement_BUFG
    SLICE_X1Y19          FDCE                                         r  merge_controller/array_positions_y_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.456     8.787 r  merge_controller/array_positions_y_reg[2][5]/Q
                         net (fo=10, routed)          1.543    10.330    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.839 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.839    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -4.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                 -7.875    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 merge_controller/step_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.138ns (18.550%)  route 4.997ns (81.450%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    8.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.544     8.249    merge_controller/clk_movement_BUFG
    SLICE_X34Y24         FDCE                                         r  merge_controller/step_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     8.767 r  merge_controller/step_timer_reg[7]/Q
                         net (fo=19, routed)          1.069     9.836    merge_controller/step_timer_reg_n_0_[7]
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.960 f  merge_controller/merge_step[1]_i_5/O
                         net (fo=2, routed)           0.505    10.466    merge_controller/merge_step[1]_i_5_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.590 f  merge_controller/state[2]_i_10/O
                         net (fo=1, routed)           1.304    11.894    merge_controller/state[2]_i_10_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.018 r  merge_controller/state[2]_i_6/O
                         net (fo=1, routed)           0.692    12.710    merge_controller/state[2]_i_6_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.834 r  merge_controller/state[2]_i_3/O
                         net (fo=5, routed)           0.371    13.205    merge_controller/state[2]_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.329 r  merge_controller/state[0]_i_1/O
                         net (fo=1, routed)           1.055    14.384    merge_controller/state[0]_i_1_n_0
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.452    14.793    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[0]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X55Y44         FDCE (Setup_fdce_C_D)       -0.081    14.857    merge_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 merge_controller/step_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.138ns (18.217%)  route 5.109ns (81.783%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    8.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.544     8.249    merge_controller/clk_movement_BUFG
    SLICE_X34Y24         FDCE                                         r  merge_controller/step_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     8.767 r  merge_controller/step_timer_reg[7]/Q
                         net (fo=19, routed)          1.069     9.836    merge_controller/step_timer_reg_n_0_[7]
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.960 f  merge_controller/merge_step[1]_i_5/O
                         net (fo=2, routed)           0.505    10.466    merge_controller/merge_step[1]_i_5_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.590 f  merge_controller/state[2]_i_10/O
                         net (fo=1, routed)           1.304    11.894    merge_controller/state[2]_i_10_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.018 r  merge_controller/state[2]_i_6/O
                         net (fo=1, routed)           0.692    12.710    merge_controller/state[2]_i_6_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.834 r  merge_controller/state[2]_i_3/O
                         net (fo=5, routed)           1.538    14.372    merge_controller/state[2]_i_3_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.496 r  merge_controller/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.496    merge_controller/state[2]_i_1_n_0
    SLICE_X59Y51         FDCE                                         r  merge_controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    merge_controller/clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  merge_controller/state_reg[2]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y51         FDCE (Setup_fdce_C_D)        0.029    15.023    merge_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 clk_movement_reg/Q
                            (clock source 'clk_movement'  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            clk_movement_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.045ns (7.029%)  route 0.595ns (92.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.595     2.204    clk_movement
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.249 r  clk_movement_i_1/O
                         net (fo=1, routed)           0.000     2.249    clk_movement_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  clk_movement_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_movement_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.834    clk_movement_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 merge_controller/cursor_right_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/cursor_right_ack_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.561     2.586    merge_controller/clk_movement_BUFG
    SLICE_X12Y33         FDCE                                         r  merge_controller/cursor_right_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164     2.750 r  merge_controller/cursor_right_ack_reg/Q
                         net (fo=3, routed)           0.128     2.878    merge_controller/cursor_right_ack_reg_n_0
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_right_ack_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.829     1.956    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_right_ack_sync_reg[0]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X13Y33         FDCE (Hold_fdce_C_D)         0.070     1.782    merge_controller/cursor_right_ack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 merge_controller/check_answer_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/check_answer_ack_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.302%)  route 0.200ns (58.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556     2.581    merge_controller/clk_movement_BUFG
    SLICE_X13Y27         FDCE                                         r  merge_controller/check_answer_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     2.722 r  merge_controller/check_answer_ack_reg/Q
                         net (fo=4, routed)           0.200     2.923    merge_controller/check_answer_ack_reg_n_0
    SLICE_X12Y29         FDCE                                         r  merge_controller/check_answer_ack_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.825     1.952    merge_controller/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  merge_controller/check_answer_ack_sync_reg[0]/C
                         clock pessimism             -0.244     1.708    
    SLICE_X12Y29         FDCE (Hold_fdce_C_D)         0.060     1.768    merge_controller/check_answer_ack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 merge_controller/value_up_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/value_up_ack_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.122%)  route 0.249ns (63.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556     2.581    merge_controller/clk_movement_BUFG
    SLICE_X15Y27         FDCE                                         r  merge_controller/value_up_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDCE (Prop_fdce_C_Q)         0.141     2.722 r  merge_controller/value_up_ack_reg/Q
                         net (fo=18, routed)          0.249     2.971    merge_controller/value_up_ack_reg_n_0
    SLICE_X10Y31         FDCE                                         r  merge_controller/value_up_ack_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.827     1.954    merge_controller/clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  merge_controller/value_up_ack_sync_reg[0]/C
                         clock pessimism             -0.244     1.710    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.060     1.770    merge_controller/value_up_ack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 merge_controller/value_down_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/value_down_ack_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.850%)  route 0.243ns (62.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556     2.581    merge_controller/clk_movement_BUFG
    SLICE_X14Y28         FDCE                                         r  merge_controller/value_down_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.148     2.729 r  merge_controller/value_down_ack_reg/Q
                         net (fo=13, routed)          0.243     2.972    merge_controller/value_down_ack_reg_n_0
    SLICE_X11Y31         FDCE                                         r  merge_controller/value_down_ack_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.827     1.954    merge_controller/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  merge_controller/value_down_ack_sync_reg[0]/C
                         clock pessimism             -0.244     1.710    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.017     1.727    merge_controller/value_down_ack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 merge_controller/cursor_left_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/cursor_left_ack_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.298%)  route 0.301ns (64.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556     2.581    merge_controller/clk_movement_BUFG
    SLICE_X14Y28         FDCE                                         r  merge_controller/cursor_left_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     2.745 r  merge_controller/cursor_left_ack_reg/Q
                         net (fo=6, routed)           0.301     3.046    merge_controller/cursor_left_ack_reg_n_0
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.829     1.956    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[0]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X13Y33         FDCE (Hold_fdce_C_D)         0.075     1.787    merge_controller/cursor_left_ack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 merge_controller/tutorial_animating_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/cursor_right_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.231ns (23.925%)  route 0.735ns (76.075%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553     2.578    merge_controller/clk_movement_BUFG
    SLICE_X28Y27         FDCE                                         r  merge_controller/tutorial_animating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     2.719 f  merge_controller/tutorial_animating_reg/Q
                         net (fo=38, routed)          0.522     3.241    merge_controller/tutorial_animating_reg_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     3.286 r  merge_controller/debounce_left[19]_i_4/O
                         net (fo=88, routed)          0.212     3.499    merge_controller/debounce_left[19]_i_4_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.045     3.544 r  merge_controller/cursor_right_req_i_1/O
                         net (fo=1, routed)           0.000     3.544    merge_controller/cursor_right_req_i_1_n_0
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_right_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.829     1.956    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_right_req_reg/C
                         clock pessimism             -0.244     1.712    
    SLICE_X13Y33         FDCE (Hold_fdce_C_D)         0.092     1.804    merge_controller/cursor_right_req_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 merge_controller/tutorial_animating_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/cursor_left_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.231ns (23.901%)  route 0.736ns (76.099%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553     2.578    merge_controller/clk_movement_BUFG
    SLICE_X28Y27         FDCE                                         r  merge_controller/tutorial_animating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     2.719 f  merge_controller/tutorial_animating_reg/Q
                         net (fo=38, routed)          0.522     3.241    merge_controller/tutorial_animating_reg_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     3.286 r  merge_controller/debounce_left[19]_i_4/O
                         net (fo=88, routed)          0.213     3.500    merge_controller/debounce_left[19]_i_4_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.045     3.545 r  merge_controller/cursor_left_req_i_1/O
                         net (fo=1, routed)           0.000     3.545    merge_controller/cursor_left_req_i_1_n_0
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.829     1.956    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_req_reg/C
                         clock pessimism             -0.244     1.712    
    SLICE_X13Y33         FDCE (Hold_fdce_C_D)         0.091     1.803    merge_controller/cursor_left_req_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 merge_controller/tutorial_animating_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/value_down_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.231ns (22.727%)  route 0.785ns (77.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553     2.578    merge_controller/clk_movement_BUFG
    SLICE_X28Y27         FDCE                                         r  merge_controller/tutorial_animating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     2.719 f  merge_controller/tutorial_animating_reg/Q
                         net (fo=38, routed)          0.522     3.241    merge_controller/tutorial_animating_reg_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     3.286 r  merge_controller/debounce_left[19]_i_4/O
                         net (fo=88, routed)          0.263     3.550    merge_controller/debounce_left[19]_i_4_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.045     3.595 r  merge_controller/value_down_req_i_1/O
                         net (fo=1, routed)           0.000     3.595    merge_controller/value_down_req_i_1_n_0
    SLICE_X10Y31         FDCE                                         r  merge_controller/value_down_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.827     1.954    merge_controller/clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  merge_controller/value_down_req_reg/C
                         clock pessimism             -0.244     1.710    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.121     1.831    merge_controller/value_down_req_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 merge_controller/tutorial_animating_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            merge_controller/value_up_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.231ns (21.483%)  route 0.844ns (78.517%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390     2.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553     2.578    merge_controller/clk_movement_BUFG
    SLICE_X28Y27         FDCE                                         r  merge_controller/tutorial_animating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     2.719 f  merge_controller/tutorial_animating_reg/Q
                         net (fo=38, routed)          0.522     3.241    merge_controller/tutorial_animating_reg_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     3.286 r  merge_controller/debounce_left[19]_i_4/O
                         net (fo=88, routed)          0.322     3.608    merge_controller/debounce_left[19]_i_4_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.045     3.653 r  merge_controller/value_up_req_i_1/O
                         net (fo=1, routed)           0.000     3.653    merge_controller/value_up_req_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  merge_controller/value_up_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.828     1.955    merge_controller/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  merge_controller/value_up_req_reg/C
                         clock pessimism             -0.244     1.711    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121     1.832    merge_controller/value_up_req_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  1.821    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_6p25MHz

Setup :            1  Failing Endpoint ,  Worst Slack       -1.216ns,  Total Violation       -1.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.216ns  (required time - arrival time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[7]
                            (output port clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_6p25MHz rise@160.000ns - sys_clk_pin rise@150.000ns)
  Data Path Delay:        9.386ns  (logic 5.081ns (54.132%)  route 4.305ns (45.868%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Path Skew:        5.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 165.204 - 160.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 150.000 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    150.000   150.000 r  
                         input delay                  4.000   154.000    
    R2                                                0.000   154.000 r  sw[15] (IN)
                         net (fo=0)                   0.000   154.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456   155.456 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          2.776   158.232    led_OBUF[15]
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.124   158.356 r  JC_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.529   159.885    JC_OBUF[7]
    R18                  OBUF (Prop_obuf_I_O)         3.500   163.386 r  JC_OBUF[7]_inst/O
                         net (fo=0)                   0.000   163.386    JC[7]
    R18                                                               r  JC[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445   164.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418   165.204 r  clk_6p25MHz_reg/Q
                         clock pessimism              0.000   165.204    
                         clock uncertainty           -0.035   165.169    
                         output delay                -3.000   162.169    
  -------------------------------------------------------------------
                         required time                        162.169    
                         arrival time                        -163.386    
  -------------------------------------------------------------------
                         slack                                 -1.216    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.174ns  (logic 1.706ns (15.266%)  route 9.468ns (84.734%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.132    85.174    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y2          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[26]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.174    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.174ns  (logic 1.706ns (15.266%)  route 9.468ns (84.734%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.132    85.174    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y2          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[27]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.174    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.165ns  (logic 1.706ns (15.279%)  route 9.459ns (84.721%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.123    85.165    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y0          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[17]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.165    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.165ns  (logic 1.706ns (15.279%)  route 9.459ns (84.721%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.123    85.165    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y0          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[18]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.165    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.165ns  (logic 1.706ns (15.279%)  route 9.459ns (84.721%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.123    85.165    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y0          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[19]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.165    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.165ns  (logic 1.706ns (15.279%)  route 9.459ns (84.721%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.123    85.165    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y0          FDRE                                         r  oled_display/spi_word_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y0          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[20]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.165    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.136ns  (logic 1.706ns (15.319%)  route 9.430ns (84.681%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.094    85.136    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y1          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[21]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.136    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.136ns  (logic 1.706ns (15.319%)  route 9.430ns (84.681%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.094    85.136    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y1          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[22]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.136    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        11.136ns  (logic 1.706ns (15.319%)  route 9.430ns (84.681%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
                         input delay                  4.000    74.000    
    T2                                                0.000    74.000 f  sw[10] (IN)
                         net (fo=0)                   0.000    74.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458    75.458 f  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    80.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    80.949 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.969    83.918    oled_display/btn_reset
    SLICE_X14Y0          LUT3 (Prop_lut3_I2_O)        0.124    84.042 r  oled_display/spi_word[39]_i_1/O
                         net (fo=45, routed)          1.094    85.136    oled_display/spi_word[39]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.000    87.516    
                         clock uncertainty           -0.035    87.480    
    SLICE_X10Y1          FDRE (Setup_fdre_C_R)       -0.519    86.961    oled_display/spi_word_reg[24]
  -------------------------------------------------------------------
                         required time                         86.961    
                         arrival time                         -85.136    
  -------------------------------------------------------------------
                         slack                                  1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[33]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        6.613ns  (logic 2.171ns (32.826%)  route 4.442ns (67.174%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Input Delay:            2.000ns
  Clock Path Skew:        8.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 88.140 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 80.000 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
                         input delay                  2.000    82.000    
    R2                                                0.000    82.000 r  sw[15] (IN)
                         net (fo=0)                   0.000    82.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.386    83.386 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          1.144    84.530    merge_controller/led_OBUF[0]
    SLICE_X64Y50         LUT4 (Prop_lut4_I2_O)        0.121    84.651 f  merge_controller/spi_word[33]_i_18/O
                         net (fo=1, routed)           1.719    86.371    oled_display/state_reg[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.264    86.635 f  oled_display/spi_word[33]_i_8/O
                         net (fo=4, routed)           0.267    86.902    merge_controller/state_reg[1]_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.100    87.002 r  merge_controller/spi_word[33]_i_4/O
                         net (fo=1, routed)           0.127    87.129    merge_controller/spi_word[33]_i_4_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.100    87.229 r  merge_controller/spi_word[33]_i_3/O
                         net (fo=1, routed)           0.830    88.059    oled_display/pixel_data[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I1_O)        0.100    88.159 r  oled_display/spi_word[33]_i_2/O
                         net (fo=1, routed)           0.354    88.513    oled_display/spi_word__37[33]
    SLICE_X12Y0          LUT3 (Prop_lut3_I2_O)        0.100    88.613 r  oled_display/spi_word[33]_i_1/O
                         net (fo=1, routed)           0.000    88.613    oled_display/spi_word[33]_i_1_n_0
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[33]/C  (IS_INVERTED)
                         clock pessimism              0.000    88.140    
    SLICE_X12Y0          FDRE (Hold_fdre_C_D)         0.339    88.479    oled_display/spi_word_reg[33]
  -------------------------------------------------------------------
                         required time                        -88.479    
                         arrival time                          88.613    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        6.845ns  (logic 1.879ns (27.447%)  route 4.966ns (72.553%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Input Delay:            2.000ns
  Clock Path Skew:        8.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 88.140 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 80.000 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
                         input delay                  2.000    82.000    
    R2                                                0.000    82.000 r  sw[15] (IN)
                         net (fo=0)                   0.000    82.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.386    83.386 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          2.823    86.209    oled_display/led_OBUF[8]
    SLICE_X15Y8          LUT6 (Prop_lut6_I2_O)        0.100    86.309 f  oled_display/spi_word[27]_i_10/O
                         net (fo=1, routed)           0.602    86.911    merge_controller/frame_counter_reg[16]
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.100    87.011 r  merge_controller/spi_word[27]_i_5/O
                         net (fo=1, routed)           0.365    87.376    merge_controller/spi_word[27]_i_5_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.100    87.476 r  merge_controller/spi_word[27]_i_3/O
                         net (fo=1, routed)           0.426    87.902    oled_display/pixel_data[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.100    88.002 r  oled_display/spi_word[27]_i_2/O
                         net (fo=1, routed)           0.750    88.752    oled_display/spi_word__37[27]
    SLICE_X10Y2          LUT3 (Prop_lut3_I2_O)        0.093    88.845 r  oled_display/spi_word[27]_i_1/O
                         net (fo=1, routed)           0.000    88.845    oled_display/spi_word[27]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000    88.140    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.349    88.489    oled_display/spi_word_reg[27]
  -------------------------------------------------------------------
                         required time                        -88.489    
                         arrival time                          88.845    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/delay_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        2.335ns  (logic 0.186ns (7.967%)  route 2.149ns (92.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 83.423 - 80.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 81.468 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585    81.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    81.609 r  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107    82.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045    82.761 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.041    83.803    oled_display/btn_reset
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.836    83.423    oled_display/clk_6p25MHz_reg
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.179    
    SLICE_X15Y4          FDRE (Hold_fdre_C_R)        -0.011    83.168    oled_display/delay_reg[16]
  -------------------------------------------------------------------
                         required time                        -83.168    
                         arrival time                          83.803    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/delay_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        2.335ns  (logic 0.186ns (7.967%)  route 2.149ns (92.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 83.423 - 80.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 81.468 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585    81.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    81.609 r  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107    82.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045    82.761 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.041    83.803    oled_display/btn_reset
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.836    83.423    oled_display/clk_6p25MHz_reg
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.179    
    SLICE_X15Y4          FDRE (Hold_fdre_C_R)        -0.011    83.168    oled_display/delay_reg[17]
  -------------------------------------------------------------------
                         required time                        -83.168    
                         arrival time                          83.803    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/delay_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        2.335ns  (logic 0.186ns (7.967%)  route 2.149ns (92.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 83.423 - 80.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 81.468 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585    81.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    81.609 r  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107    82.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045    82.761 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.041    83.803    oled_display/btn_reset
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.836    83.423    oled_display/clk_6p25MHz_reg
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.179    
    SLICE_X15Y4          FDRE (Hold_fdre_C_R)        -0.011    83.168    oled_display/delay_reg[18]
  -------------------------------------------------------------------
                         required time                        -83.168    
                         arrival time                          83.803    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/delay_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        2.335ns  (logic 0.186ns (7.967%)  route 2.149ns (92.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 83.423 - 80.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 81.468 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585    81.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    81.609 r  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107    82.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045    82.761 r  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.041    83.803    oled_display/btn_reset
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.836    83.423    oled_display/clk_6p25MHz_reg
    SLICE_X15Y4          FDRE                                         r  oled_display/delay_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.179    
    SLICE_X15Y4          FDRE (Hold_fdre_C_R)        -0.011    83.168    oled_display/delay_reg[19]
  -------------------------------------------------------------------
                         required time                        -83.168    
                         arrival time                          83.803    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        7.117ns  (logic 1.886ns (26.500%)  route 5.231ns (73.500%))
  Logic Levels:           6  (IBUF=1 LUT6=5)
  Input Delay:            2.000ns
  Clock Path Skew:        8.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 88.140 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 80.000 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
                         input delay                  2.000    82.000    
    R2                                                0.000    82.000 r  sw[15] (IN)
                         net (fo=0)                   0.000    82.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.386    83.386 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          3.702    87.087    oled_display/led_OBUF[8]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.100    87.187 r  oled_display/spi_word[28]_i_6/O
                         net (fo=1, routed)           0.234    87.421    merge_controller/FSM_onehot_state_reg[13]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.100    87.521 f  merge_controller/spi_word[28]_i_4/O
                         net (fo=1, routed)           0.776    88.297    oled_display/tutorial_practice_mode_reg
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.100    88.397 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.390    88.787    oled_display/spi_word[28]_i_3_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.100    88.887 r  oled_display/spi_word[25]_i_4/O
                         net (fo=1, routed)           0.129    89.017    oled_display/spi_word[25]_i_4_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I3_O)        0.100    89.117 r  oled_display/spi_word[25]_i_1/O
                         net (fo=1, routed)           0.000    89.117    oled_display/spi_word[25]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  oled_display/spi_word_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X9Y2           FDRE                                         r  oled_display/spi_word_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.000    88.140    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.272    88.412    oled_display/spi_word_reg[25]
  -------------------------------------------------------------------
                         required time                        -88.412    
                         arrival time                          89.117    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        7.208ns  (logic 1.886ns (26.165%)  route 5.322ns (73.835%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Input Delay:            2.000ns
  Clock Path Skew:        8.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 88.140 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 80.000 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
                         input delay                  2.000    82.000    
    R2                                                0.000    82.000 r  sw[15] (IN)
                         net (fo=0)                   0.000    82.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.386    83.386 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          3.702    87.087    oled_display/led_OBUF[8]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.100    87.187 r  oled_display/spi_word[28]_i_6/O
                         net (fo=1, routed)           0.234    87.421    merge_controller/FSM_onehot_state_reg[13]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.100    87.521 f  merge_controller/spi_word[28]_i_4/O
                         net (fo=1, routed)           0.776    88.297    oled_display/tutorial_practice_mode_reg
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.100    88.397 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.287    88.685    oled_display/spi_word[28]_i_3_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.100    88.785 r  oled_display/spi_word[24]_i_2/O
                         net (fo=1, routed)           0.323    89.108    oled_display/spi_word__37[24]
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.100    89.208 r  oled_display/spi_word[24]_i_1/O
                         net (fo=1, routed)           0.000    89.208    oled_display/spi_word[24]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.000    88.140    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.337    88.477    oled_display/spi_word_reg[24]
  -------------------------------------------------------------------
                         required time                        -88.477    
                         arrival time                          89.208    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        7.257ns  (logic 1.686ns (23.231%)  route 5.571ns (76.769%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        8.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 88.140 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 80.000 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
                         input delay                  2.000    82.000    
    R2                                                0.000    82.000 r  sw[15] (IN)
                         net (fo=0)                   0.000    82.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.386    83.386 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          4.287    87.673    merge_controller/led_OBUF[0]
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.100    87.773 r  merge_controller/spi_word[31]_i_7/O
                         net (fo=1, routed)           0.782    88.555    oled_display/pixel_data[1]
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.100    88.655 r  oled_display/spi_word[31]_i_3/O
                         net (fo=2, routed)           0.502    89.157    oled_display/spi_word[31]_i_3_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I3_O)        0.100    89.257 r  oled_display/spi_word[31]_i_1/O
                         net (fo=1, routed)           0.000    89.257    oled_display/spi_word[31]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000    88.140    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.273    88.413    oled_display/spi_word_reg[31]
  -------------------------------------------------------------------
                         required time                        -88.413    
                         arrival time                          89.257    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/spi_word_reg[37]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_6p25MHz fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        7.357ns  (logic 2.292ns (31.153%)  route 5.065ns (68.847%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        8.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 88.140 - 80.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 80.000 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
                         input delay                  2.000    82.000    
    R2                                                0.000    82.000 r  sw[15] (IN)
                         net (fo=0)                   0.000    82.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.386    83.386 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          1.144    84.530    merge_controller/led_OBUF[0]
    SLICE_X64Y50         LUT4 (Prop_lut4_I2_O)        0.121    84.651 f  merge_controller/spi_word[33]_i_18/O
                         net (fo=1, routed)           1.719    86.371    oled_display/state_reg[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.264    86.635 f  oled_display/spi_word[33]_i_8/O
                         net (fo=4, routed)           0.497    87.132    oled_display/spi_word_reg[27]_0
    SLICE_X28Y11         LUT2 (Prop_lut2_I0_O)        0.100    87.232 f  oled_display/spi_word[37]_i_11/O
                         net (fo=2, routed)           0.145    87.377    merge_controller/hint_separators_reg[1]_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.100    87.477 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.531    88.008    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.100    88.108 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.694    88.802    oled_display/pulse_state_reg
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.100    88.902 r  oled_display/spi_word[37]_i_2/O
                         net (fo=1, routed)           0.334    89.236    oled_display/spi_word__37[37]
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.121    89.357 r  oled_display/spi_word[37]_i_1/O
                         net (fo=1, routed)           0.000    89.357    oled_display/spi_word[37]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    83.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.565    85.086    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518    85.604 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.870    86.474    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    86.570 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.570    88.140    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[37]/C  (IS_INVERTED)
                         clock pessimism              0.000    88.140    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.349    88.489    oled_display/spi_word_reg[37]
  -------------------------------------------------------------------
                         required time                        -88.489    
                         arrival time                          89.357    
  -------------------------------------------------------------------
                         slack                                  0.867    





---------------------------------------------------------------------------------------------------
From Clock:  clk_movement
  To Clock:  clk_6p25MHz

Setup :            0  Failing Endpoints,  Worst Slack       60.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack 22222138.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.045ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[39]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        19.393ns  (logic 3.049ns (15.722%)  route 16.344ns (84.278%))
  Logic Levels:           16  (LUT3=3 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.515ns = ( 87.515 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    22.351 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303    22.654    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326    22.980 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656    23.636    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.760 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.622    24.382    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124    24.506 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.635    25.141    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124    25.265 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.750    26.015    oled_display/pulse_state_reg
    SLICE_X12Y1          LUT4 (Prop_lut4_I1_O)        0.117    26.132 r  oled_display/spi_word[39]_i_8/O
                         net (fo=2, routed)           0.447    26.579    oled_display/spi_word[39]_i_8_n_0
    SLICE_X12Y0          LUT6 (Prop_lut6_I5_O)        0.348    26.927 r  oled_display/spi_word[39]_i_4/O
                         net (fo=1, routed)           0.660    27.587    oled_display/spi_word__37[39]
    SLICE_X12Y0          LUT3 (Prop_lut3_I2_O)        0.150    27.737 r  oled_display/spi_word[39]_i_2/O
                         net (fo=1, routed)           0.000    27.737    oled_display/spi_word[39]_i_2_n_0
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.451    87.515    oled_display/CLK
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[39]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.694    
                         clock uncertainty           -0.035    87.659    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.123    87.782    oled_display/spi_word_reg[39]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                         -27.737    
  -------------------------------------------------------------------
                         slack                                 60.045    

Slack (MET) :             60.100ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        19.294ns  (logic 3.017ns (15.637%)  route 16.277ns (84.363%))
  Logic Levels:           16  (LUT3=3 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    22.351 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303    22.654    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326    22.980 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656    23.636    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.760 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.622    24.382    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124    24.506 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.635    25.141    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124    25.265 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.750    26.015    oled_display/pulse_state_reg
    SLICE_X12Y1          LUT4 (Prop_lut4_I1_O)        0.117    26.132 r  oled_display/spi_word[39]_i_8/O
                         net (fo=2, routed)           0.589    26.722    oled_display/spi_word[39]_i_8_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I4_O)        0.348    27.070 r  oled_display/spi_word[35]_i_2/O
                         net (fo=1, routed)           0.451    27.520    oled_display/spi_word__37[35]
    SLICE_X11Y0          LUT3 (Prop_lut3_I2_O)        0.118    27.638 r  oled_display/spi_word[35]_i_1/O
                         net (fo=1, routed)           0.000    27.638    oled_display/spi_word[35]_i_1_n_0
    SLICE_X11Y0          FDRE                                         r  oled_display/spi_word_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X11Y0          FDRE                                         r  oled_display/spi_word_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.695    
                         clock uncertainty           -0.035    87.660    
    SLICE_X11Y0          FDRE (Setup_fdre_C_D)        0.078    87.738    oled_display/spi_word_reg[35]
  -------------------------------------------------------------------
                         required time                         87.738    
                         arrival time                         -27.638    
  -------------------------------------------------------------------
                         slack                                 60.100    

Slack (MET) :             60.595ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[38]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.802ns  (logic 2.878ns (15.307%)  route 15.924ns (84.693%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.515ns = ( 87.515 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    22.351 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303    22.654    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326    22.980 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656    23.636    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.760 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.604    24.364    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.124    24.488 f  merge_controller/spi_word[38]_i_6/O
                         net (fo=1, routed)           0.794    25.282    merge_controller/spi_word[38]_i_6_n_0
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.118    25.400 r  merge_controller/spi_word[38]_i_5/O
                         net (fo=1, routed)           1.131    26.531    oled_display/pixel_data[4]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.326    26.857 r  oled_display/spi_word[38]_i_2/O
                         net (fo=1, routed)           0.165    27.022    oled_display/spi_word[38]_i_2_n_0
    SLICE_X12Y1          LUT4 (Prop_lut4_I1_O)        0.124    27.146 r  oled_display/spi_word[38]_i_1/O
                         net (fo=1, routed)           0.000    27.146    oled_display/spi_word[38]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  oled_display/spi_word_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.451    87.515    oled_display/CLK
    SLICE_X12Y1          FDRE                                         r  oled_display/spi_word_reg[38]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.694    
                         clock uncertainty           -0.035    87.659    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.082    87.741    oled_display/spi_word_reg[38]
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                         -27.146    
  -------------------------------------------------------------------
                         slack                                 60.595    

Slack (MET) :             60.923ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[37]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.516ns  (logic 2.708ns (14.625%)  route 15.808ns (85.375%))
  Logic Levels:           15  (LUT3=3 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    22.351 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303    22.654    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326    22.980 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656    23.636    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.760 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.622    24.382    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124    24.506 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.635    25.141    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124    25.265 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.796    26.061    oled_display/pulse_state_reg
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.124    26.185 r  oled_display/spi_word[37]_i_2/O
                         net (fo=1, routed)           0.526    26.710    oled_display/spi_word__37[37]
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.150    26.860 r  oled_display/spi_word[37]_i_1/O
                         net (fo=1, routed)           0.000    26.860    oled_display/spi_word[37]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[37]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.695    
                         clock uncertainty           -0.035    87.660    
    SLICE_X10Y1          FDRE (Setup_fdre_C_D)        0.123    87.783    oled_display/spi_word_reg[37]
  -------------------------------------------------------------------
                         required time                         87.783    
                         arrival time                         -26.860    
  -------------------------------------------------------------------
                         slack                                 60.923    

Slack (MET) :             60.984ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 2.454ns (13.327%)  route 15.960ns (86.673%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.124    22.325 f  merge_controller/spi_word[27]_i_14/O
                         net (fo=1, routed)           0.416    22.741    merge_controller/spi_word[27]_i_14_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.124    22.865 f  merge_controller/spi_word[27]_i_7/O
                         net (fo=1, routed)           0.650    23.515    merge_controller/spi_word[27]_i_7_n_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.639 f  merge_controller/spi_word[27]_i_4/O
                         net (fo=2, routed)           0.729    24.368    merge_controller/spi_word[27]_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I5_O)        0.124    24.492 f  merge_controller/spi_word[28]_i_4/O
                         net (fo=1, routed)           0.906    25.398    oled_display/tutorial_practice_mode_reg
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.124    25.522 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.346    25.869    oled_display/spi_word[28]_i_3_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.993 r  oled_display/spi_word[26]_i_2/O
                         net (fo=1, routed)           0.641    26.634    oled_display/spi_word__37[26]
    SLICE_X10Y2          LUT3 (Prop_lut3_I2_O)        0.124    26.758 r  oled_display/spi_word[26]_i_1/O
                         net (fo=1, routed)           0.000    26.758    oled_display/spi_word[26]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.695    
                         clock uncertainty           -0.035    87.660    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.082    87.742    oled_display/spi_word_reg[26]
  -------------------------------------------------------------------
                         required time                         87.742    
                         arrival time                         -26.758    
  -------------------------------------------------------------------
                         slack                                 60.984    

Slack (MET) :             60.990ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[36]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.404ns  (logic 2.676ns (14.540%)  route 15.728ns (85.460%))
  Logic Levels:           15  (LUT3=3 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    22.351 r  merge_controller/spi_word[38]_i_17/O
                         net (fo=1, routed)           0.303    22.654    merge_controller/spi_word[38]_i_17_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326    22.980 r  merge_controller/spi_word[38]_i_11/O
                         net (fo=1, routed)           0.656    23.636    merge_controller/spi_word[38]_i_11_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.760 r  merge_controller/spi_word[38]_i_7/O
                         net (fo=2, routed)           0.622    24.382    merge_controller/spi_word[38]_i_7_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124    24.506 r  merge_controller/spi_word[37]_i_5/O
                         net (fo=1, routed)           0.635    25.141    merge_controller/spi_word[37]_i_5_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124    25.265 r  merge_controller/spi_word[37]_i_3/O
                         net (fo=3, routed)           0.791    26.056    oled_display/pulse_state_reg
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.124    26.180 r  oled_display/spi_word[36]_i_2/O
                         net (fo=1, routed)           0.451    26.630    oled_display/spi_word__37[36]
    SLICE_X11Y1          LUT3 (Prop_lut3_I2_O)        0.118    26.748 r  oled_display/spi_word[36]_i_1/O
                         net (fo=1, routed)           0.000    26.748    oled_display/spi_word[36]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  oled_display/spi_word_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X11Y1          FDRE                                         r  oled_display/spi_word_reg[36]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.695    
                         clock uncertainty           -0.035    87.660    
    SLICE_X11Y1          FDRE (Setup_fdre_C_D)        0.078    87.738    oled_display/spi_word_reg[36]
  -------------------------------------------------------------------
                         required time                         87.738    
                         arrival time                         -26.748    
  -------------------------------------------------------------------
                         slack                                 60.990    

Slack (MET) :             61.013ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.335ns  (logic 2.454ns (13.385%)  route 15.881ns (86.615%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.124    22.325 f  merge_controller/spi_word[27]_i_14/O
                         net (fo=1, routed)           0.416    22.741    merge_controller/spi_word[27]_i_14_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.124    22.865 f  merge_controller/spi_word[27]_i_7/O
                         net (fo=1, routed)           0.650    23.515    merge_controller/spi_word[27]_i_7_n_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.639 f  merge_controller/spi_word[27]_i_4/O
                         net (fo=2, routed)           0.729    24.368    merge_controller/spi_word[27]_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I5_O)        0.124    24.492 f  merge_controller/spi_word[28]_i_4/O
                         net (fo=1, routed)           0.906    25.398    oled_display/tutorial_practice_mode_reg
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.124    25.522 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.475    25.998    oled_display/spi_word[28]_i_3_n_0
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  oled_display/spi_word[28]_i_2/O
                         net (fo=1, routed)           0.433    26.555    oled_display/spi_word__37[28]
    SLICE_X11Y1          LUT3 (Prop_lut3_I2_O)        0.124    26.679 r  oled_display/spi_word[28]_i_1/O
                         net (fo=1, routed)           0.000    26.679    oled_display/spi_word[28]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  oled_display/spi_word_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X11Y1          FDRE                                         r  oled_display/spi_word_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.695    
                         clock uncertainty           -0.035    87.660    
    SLICE_X11Y1          FDRE (Setup_fdre_C_D)        0.032    87.692    oled_display/spi_word_reg[28]
  -------------------------------------------------------------------
                         required time                         87.692    
                         arrival time                         -26.679    
  -------------------------------------------------------------------
                         slack                                 61.013    

Slack (MET) :             61.201ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.199ns  (logic 2.454ns (13.485%)  route 15.745ns (86.515%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.124    22.325 f  merge_controller/spi_word[27]_i_14/O
                         net (fo=1, routed)           0.416    22.741    merge_controller/spi_word[27]_i_14_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.124    22.865 f  merge_controller/spi_word[27]_i_7/O
                         net (fo=1, routed)           0.650    23.515    merge_controller/spi_word[27]_i_7_n_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.639 f  merge_controller/spi_word[27]_i_4/O
                         net (fo=2, routed)           0.729    24.368    merge_controller/spi_word[27]_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I5_O)        0.124    24.492 f  merge_controller/spi_word[28]_i_4/O
                         net (fo=1, routed)           0.906    25.398    oled_display/tutorial_practice_mode_reg
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.124    25.522 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.336    25.859    oled_display/spi_word[28]_i_3_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.983 r  oled_display/spi_word[24]_i_2/O
                         net (fo=1, routed)           0.436    26.419    oled_display/spi_word__37[24]
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.124    26.543 r  oled_display/spi_word[24]_i_1/O
                         net (fo=1, routed)           0.000    26.543    oled_display/spi_word[24]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.695    
                         clock uncertainty           -0.035    87.660    
    SLICE_X10Y1          FDRE (Setup_fdre_C_D)        0.084    87.744    oled_display/spi_word_reg[24]
  -------------------------------------------------------------------
                         required time                         87.744    
                         arrival time                         -26.543    
  -------------------------------------------------------------------
                         slack                                 61.201    

Slack (MET) :             61.306ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.041ns  (logic 2.454ns (13.603%)  route 15.587ns (86.397%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.515ns = ( 87.515 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.394    22.201    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.124    22.325 f  merge_controller/spi_word[27]_i_14/O
                         net (fo=1, routed)           0.416    22.741    merge_controller/spi_word[27]_i_14_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.124    22.865 f  merge_controller/spi_word[27]_i_7/O
                         net (fo=1, routed)           0.650    23.515    merge_controller/spi_word[27]_i_7_n_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.639 f  merge_controller/spi_word[27]_i_4/O
                         net (fo=2, routed)           0.729    24.368    merge_controller/spi_word[27]_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I5_O)        0.124    24.492 f  merge_controller/spi_word[28]_i_4/O
                         net (fo=1, routed)           0.906    25.398    oled_display/tutorial_practice_mode_reg
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.124    25.522 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.460    25.982    oled_display/spi_word[28]_i_3_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.124    26.106 r  oled_display/spi_word[25]_i_4/O
                         net (fo=1, routed)           0.154    26.261    oled_display/spi_word[25]_i_4_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I3_O)        0.124    26.385 r  oled_display/spi_word[25]_i_1/O
                         net (fo=1, routed)           0.000    26.385    oled_display/spi_word[25]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  oled_display/spi_word_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.451    87.515    oled_display/CLK
    SLICE_X9Y2           FDRE                                         r  oled_display/spi_word_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.694    
                         clock uncertainty           -0.035    87.659    
    SLICE_X9Y2           FDRE (Setup_fdre_C_D)        0.032    87.691    oled_display/spi_word_reg[25]
  -------------------------------------------------------------------
                         required time                         87.691    
                         arrival time                         -26.385    
  -------------------------------------------------------------------
                         slack                                 61.306    

Slack (MET) :             61.322ns  (required time - arrival time)
  Source:                 merge_controller/array_positions_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@0.000ns)
  Data Path Delay:        18.072ns  (logic 2.480ns (13.723%)  route 15.592ns (86.277%))
  Logic Levels:           15  (LUT3=4 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 87.516 - 80.000 ) 
    Source Clock Delay      (SCD):    8.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_movement_reg/Q
                         net (fo=2, routed)           1.005     6.609    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.705 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.639     8.344    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     8.763 r  merge_controller/array_positions_y_reg[0][4]/Q
                         net (fo=16, routed)          3.503    12.266    merge_controller/array_colors_reg[5][1]_0[6]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.299    12.565 r  merge_controller/p_1_out_carry_i_1__0/O
                         net (fo=17, routed)          1.673    14.238    oled_display/array_positions_y_reg[0][2]_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.362 f  oled_display/g0_b0__6_i_5/O
                         net (fo=9, routed)           1.517    15.880    oled_display/g0_b0__6_i_5_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    16.004 r  oled_display/g0_b0__7_i_4/O
                         net (fo=4, routed)           0.841    16.845    oled_display/g0_b0__7_i_4_n_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.124    16.969 r  oled_display/g0_b0__7_i_2/O
                         net (fo=6, routed)           1.157    18.125    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/number_rel_y[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.249 f  oled_display/g0_b2__7/O
                         net (fo=1, routed)           0.689    18.939    oled_display/display_engine/answer_box_gen[2].answer_box_renderer/font_lookup/row_data[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  oled_display/spi_word[34]_i_221/O
                         net (fo=1, routed)           0.629    19.692    oled_display/spi_word[34]_i_221_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  oled_display/spi_word[34]_i_205/O
                         net (fo=1, routed)           0.867    20.683    oled_display/spi_word[34]_i_205_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  oled_display/spi_word[34]_i_95/O
                         net (fo=4, routed)           1.383    22.190    merge_controller/array_positions_x_reg[2][6]_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I0_O)        0.124    22.314 r  merge_controller/spi_word[33]_i_23/O
                         net (fo=1, routed)           0.158    22.472    merge_controller/spi_word[33]_i_23_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    22.596 r  merge_controller/spi_word[33]_i_12/O
                         net (fo=1, routed)           0.453    23.049    merge_controller/spi_word[33]_i_12_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    23.173 r  merge_controller/spi_word[33]_i_6/O
                         net (fo=2, routed)           0.756    23.929    merge_controller/spi_word[33]_i_6_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    24.053 r  merge_controller/spi_word[31]_i_7/O
                         net (fo=1, routed)           0.913    24.966    oled_display/pixel_data[1]
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.124    25.090 r  oled_display/spi_word[31]_i_3/O
                         net (fo=2, routed)           0.477    25.567    oled_display/spi_word[31]_i_3_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.691 r  oled_display/spi_word[30]_i_2/O
                         net (fo=1, routed)           0.575    26.266    oled_display/spi_word__37[30]
    SLICE_X11Y2          LUT3 (Prop_lut3_I2_O)        0.150    26.416 r  oled_display/spi_word[30]_i_1/O
                         net (fo=1, routed)           0.000    26.416    oled_display/spi_word[30]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.445    84.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    85.204 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.768    85.972    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.063 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         1.452    87.516    oled_display/CLK
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.180    87.695    
                         clock uncertainty           -0.035    87.660    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.078    87.738    oled_display/spi_word_reg[30]
  -------------------------------------------------------------------
                         required time                         87.738    
                         arrival time                         -26.416    
  -------------------------------------------------------------------
                         slack                                 61.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/pulse_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.626ns  (logic 0.344ns (21.152%)  route 1.282ns (78.848%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.578ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X30Y22         FDRE                                         r  merge_controller/pulse_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 f  merge_controller/pulse_state_reg/Q
                         net (fo=2, routed)           0.563 22222220.000    merge_controller/pulse_state_signal
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 f  merge_controller/spi_word[37]_i_4/O
                         net (fo=7, routed)           0.437 22222220.000    oled_display/pulse_state_reg_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.145 22222220.000    oled_display/spi_word[28]_i_3_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.045 22222220.000 r  oled_display/spi_word[24]_i_2/O
                         net (fo=1, routed)           0.137 22222220.000    oled_display/spi_word__37[24]
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.045 22222220.000 r  oled_display/spi_word[24]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[24]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X10Y1          FDRE                                         r  oled_display/spi_word_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.125    83.340    oled_display/spi_word_reg[24]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/pulse_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.569ns  (logic 0.344ns (21.921%)  route 1.225ns (78.079%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.578ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X30Y22         FDRE                                         r  merge_controller/pulse_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 f  merge_controller/pulse_state_reg/Q
                         net (fo=2, routed)           0.563 22222220.000    merge_controller/pulse_state_signal
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 f  merge_controller/spi_word[37]_i_4/O
                         net (fo=7, routed)           0.437 22222220.000    oled_display/pulse_state_reg_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.174 22222220.000    oled_display/spi_word[28]_i_3_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.045 22222220.000 r  oled_display/spi_word[25]_i_4/O
                         net (fo=1, routed)           0.051 22222220.000    oled_display/spi_word[25]_i_4_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 r  oled_display/spi_word[25]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[25]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  oled_display/spi_word_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X9Y2           FDRE                                         r  oled_display/spi_word_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.098    83.313    oled_display/spi_word_reg[25]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/pulse_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.688ns  (logic 0.344ns (20.383%)  route 1.344ns (79.617%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.578ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X30Y22         FDRE                                         r  merge_controller/pulse_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 f  merge_controller/pulse_state_reg/Q
                         net (fo=2, routed)           0.563 22222220.000    merge_controller/pulse_state_signal
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 f  merge_controller/spi_word[37]_i_4/O
                         net (fo=7, routed)           0.437 22222220.000    oled_display/pulse_state_reg_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.143 22222220.000    oled_display/spi_word[28]_i_3_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 r  oled_display/spi_word[26]_i_2/O
                         net (fo=1, routed)           0.200 22222220.000    oled_display/spi_word__37[26]
    SLICE_X10Y2          LUT3 (Prop_lut3_I2_O)        0.045 22222220.000 r  oled_display/spi_word[26]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[26]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.124    83.339    oled_display/spi_word_reg[26]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/answer_colors_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.648ns  (logic 0.369ns (22.397%)  route 1.279ns (77.603%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.582ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.557 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X28Y17         FDRE                                         r  merge_controller/answer_colors_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141 22222220.000 r  merge_controller/answer_colors_reg[1][2]/Q
                         net (fo=4, routed)           0.160 22222220.000    merge_controller/answer_colors_flat[5]
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 f  merge_controller/spi_word[27]_i_8/O
                         net (fo=1, routed)           0.290 22222220.000    merge_controller/spi_word[27]_i_8_n_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.045 22222220.000 f  merge_controller/spi_word[27]_i_4/O
                         net (fo=2, routed)           0.247 22222220.000    merge_controller/spi_word[27]_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.045 22222220.000 r  merge_controller/spi_word[27]_i_3/O
                         net (fo=1, routed)           0.200 22222220.000    oled_display/pixel_data[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.045 22222220.000 r  oled_display/spi_word[27]_i_2/O
                         net (fo=1, routed)           0.382 22222220.000    oled_display/spi_word__37[27]
    SLICE_X10Y2          LUT3 (Prop_lut3_I2_O)        0.048 22222220.000 r  oled_display/spi_word[27]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[27]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X10Y2          FDRE                                         r  oled_display/spi_word_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.135    83.350    oled_display/spi_word_reg[27]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/pulse_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.676ns  (logic 0.344ns (20.521%)  route 1.332ns (79.479%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.578ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X30Y22         FDRE                                         r  merge_controller/pulse_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 f  merge_controller/pulse_state_reg/Q
                         net (fo=2, routed)           0.563 22222220.000    merge_controller/pulse_state_signal
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 f  merge_controller/spi_word[37]_i_4/O
                         net (fo=7, routed)           0.437 22222220.000    oled_display/pulse_state_reg_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 r  oled_display/spi_word[28]_i_3/O
                         net (fo=4, routed)           0.197 22222220.000    oled_display/spi_word[28]_i_3_n_0
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.045 22222220.000 r  oled_display/spi_word[28]_i_2/O
                         net (fo=1, routed)           0.135 22222220.000    oled_display/spi_word__37[28]
    SLICE_X11Y1          LUT3 (Prop_lut3_I2_O)        0.045 22222220.000 r  oled_display/spi_word[28]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[28]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  oled_display/spi_word_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X11Y1          FDRE                                         r  oled_display/spi_word_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.098    83.313    oled_display/spi_word_reg[28]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/answer_colors_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.582ns  (logic 0.366ns (23.133%)  route 1.216ns (76.867%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.583ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.558 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X28Y16         FDRE                                         r  merge_controller/answer_colors_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141 22222220.000 r  merge_controller/answer_colors_reg[5][0]/Q
                         net (fo=4, routed)           0.109 22222220.000    merge_controller/answer_colors_flat[15]
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 f  merge_controller/spi_word[34]_i_22/O
                         net (fo=1, routed)           0.172 22222220.000    merge_controller/spi_word[34]_i_22_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045 22222220.000 r  merge_controller/spi_word[34]_i_7/O
                         net (fo=1, routed)           0.274 22222220.000    merge_controller/spi_word[34]_i_7_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I4_O)        0.045 22222220.000 r  merge_controller/spi_word[34]_i_3/O
                         net (fo=3, routed)           0.518 22222220.000    oled_display/pixel_data[3]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.045 22222220.000 r  oled_display/spi_word[29]_i_2/O
                         net (fo=1, routed)           0.143 22222220.000    oled_display/spi_word__37[29]
    SLICE_X11Y2          LUT3 (Prop_lut3_I2_O)        0.045 22222220.000 r  oled_display/spi_word[29]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[29]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.098    83.313    oled_display/spi_word_reg[29]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/answer_colors_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.679ns  (logic 0.412ns (24.542%)  route 1.267ns (75.458%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.583ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.558 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X29Y16         FDRE                                         r  merge_controller/answer_colors_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141 22222220.000 r  merge_controller/answer_colors_reg[5][1]/Q
                         net (fo=4, routed)           0.129 22222220.000    merge_controller/answer_colors_flat[16]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 f  merge_controller/spi_word[33]_i_14/O
                         net (fo=1, routed)           0.049 22222220.000    merge_controller/spi_word[33]_i_14_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045 22222220.000 r  merge_controller/spi_word[33]_i_6/O
                         net (fo=2, routed)           0.288 22222220.000    merge_controller/spi_word[33]_i_6_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.045 22222220.000 r  merge_controller/spi_word[31]_i_7/O
                         net (fo=1, routed)           0.424 22222220.000    oled_display/pixel_data[1]
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.045 22222220.000 r  oled_display/spi_word[31]_i_3/O
                         net (fo=2, routed)           0.185 22222220.000    oled_display/spi_word[31]_i_3_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.045 22222220.000 r  oled_display/spi_word[30]_i_2/O
                         net (fo=1, routed)           0.191 22222220.000    oled_display/spi_word__37[30]
    SLICE_X11Y2          LUT3 (Prop_lut3_I2_O)        0.046 22222220.000 r  oled_display/spi_word[30]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[30]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.114    83.329    oled_display/spi_word_reg[30]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/answer_colors_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.475ns  (logic 0.366ns (24.809%)  route 1.109ns (75.191%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.583ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.558 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X29Y16         FDRE                                         r  merge_controller/answer_colors_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141 22222220.000 r  merge_controller/answer_colors_reg[5][1]/Q
                         net (fo=4, routed)           0.129 22222220.000    merge_controller/answer_colors_flat[16]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 f  merge_controller/spi_word[33]_i_14/O
                         net (fo=1, routed)           0.049 22222220.000    merge_controller/spi_word[33]_i_14_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045 22222220.000 r  merge_controller/spi_word[33]_i_6/O
                         net (fo=2, routed)           0.288 22222220.000    merge_controller/spi_word[33]_i_6_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.045 22222220.000 r  merge_controller/spi_word[31]_i_7/O
                         net (fo=1, routed)           0.424 22222220.000    oled_display/pixel_data[1]
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.045 22222220.000 r  oled_display/spi_word[31]_i_3/O
                         net (fo=2, routed)           0.219 22222220.000    oled_display/spi_word[31]_i_3_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I3_O)        0.045 22222220.000 r  oled_display/spi_word[31]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[31]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X11Y2          FDRE                                         r  oled_display/spi_word_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.099    83.314    oled_display/spi_word_reg[31]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/answer_colors_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[32]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.585ns  (logic 0.366ns (23.099%)  route 1.219ns (76.901%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.583ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.558 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X28Y16         FDRE                                         r  merge_controller/answer_colors_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141 22222220.000 r  merge_controller/answer_colors_reg[5][0]/Q
                         net (fo=4, routed)           0.109 22222220.000    merge_controller/answer_colors_flat[15]
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 f  merge_controller/spi_word[34]_i_22/O
                         net (fo=1, routed)           0.172 22222220.000    merge_controller/spi_word[34]_i_22_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045 22222220.000 r  merge_controller/spi_word[34]_i_7/O
                         net (fo=1, routed)           0.274 22222220.000    merge_controller/spi_word[34]_i_7_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I4_O)        0.045 22222220.000 r  merge_controller/spi_word[34]_i_3/O
                         net (fo=3, routed)           0.528 22222220.000    oled_display/pixel_data[3]
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.045 22222220.000 r  oled_display/spi_word[32]_i_2/O
                         net (fo=1, routed)           0.135 22222220.000    oled_display/spi_word__37[32]
    SLICE_X11Y0          LUT3 (Prop_lut3_I2_O)        0.045 22222220.000 r  oled_display/spi_word[32]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[32]_i_1_n_0
    SLICE_X11Y0          FDRE                                         r  oled_display/spi_word_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X11Y0          FDRE                                         r  oled_display/spi_word_reg[32]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X11Y0          FDRE (Hold_fdre_C_D)         0.098    83.313    oled_display/spi_word_reg[32]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    

Slack (MET) :             22222138.000ns  (arrival time - required time)
  Source:                 merge_controller/separator_colors_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Destination:            oled_display/spi_word_reg[33]/D
                            (falling edge-triggered cell FDRE clocked by clk_6p25MHz  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_6p25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22222138.000ns  (clk_6p25MHz fall@80.000ns - clk_movement rise@22222220.000ns)
  Data Path Delay:        1.488ns  (logic 0.460ns (30.913%)  route 1.028ns (69.087%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 83.424 - 80.000 ) 
    Source Clock Delay      (SCD):    2.586ns = ( 22222222.000 - 22222220.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.561 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X30Y11         FDRE                                         r  merge_controller/separator_colors_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 f  merge_controller/separator_colors_reg[4][0]/Q
                         net (fo=1, routed)           0.163 22222220.000    merge_controller/separator_colors_flat[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I2_O)        0.043 22222220.000 f  merge_controller/spi_word[34]_i_14/O
                         net (fo=4, routed)           0.219 22222220.000    merge_controller/spi_word[34]_i_14_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.118 22222220.000 r  merge_controller/spi_word[33]_i_4/O
                         net (fo=1, routed)           0.050 22222220.000    merge_controller/spi_word[33]_i_4_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 r  merge_controller/spi_word[33]_i_3/O
                         net (fo=1, routed)           0.446 22222220.000    oled_display/pixel_data[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I1_O)        0.045 22222220.000 r  oled_display/spi_word[33]_i_2/O
                         net (fo=1, routed)           0.150 22222220.000    oled_display/spi_word__37[33]
    SLICE_X12Y0          LUT3 (Prop_lut3_I2_O)        0.045 22222220.000 r  oled_display/spi_word[33]_i_1/O
                         net (fo=1, routed)           0.000 22222220.000    oled_display/spi_word[33]_i_1_n_0
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p25MHz fall edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    81.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832    81.959    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.204    82.163 f  clk_6p25MHz_reg/Q
                         net (fo=3, routed)           0.395    82.558    clk_6p25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    82.587 f  clk_6p25MHz_BUFG_inst/O
                         net (fo=115, routed)         0.837    83.424    oled_display/CLK
    SLICE_X12Y0          FDRE                                         r  oled_display/spi_word_reg[33]/C  (IS_INVERTED)
                         clock pessimism             -0.244    83.180    
                         clock uncertainty            0.035    83.215    
    SLICE_X12Y0          FDRE (Hold_fdre_C_D)         0.125    83.340    oled_display/spi_word_reg[33]
  -------------------------------------------------------------------
                         required time                        -83.819    
                         arrival time                       22222222.000    
  -------------------------------------------------------------------
                         slack                              22222138.000    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_movement

Setup :            0  Failing Endpoints,  Worst Slack 22212214.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_positions_y_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        16.775ns  (logic 0.828ns (4.936%)  route 15.947ns (95.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 9995.092 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk (IN)
                         net (fo=0)                   0.000  9990.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571  9995.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456  9995.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         6.676 10002.224    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.124 10002.348 r  merge_controller/array_positions_y[1][5]_i_7/O
                         net (fo=37, routed)          6.140 10008.488    merge_controller/array_positions_y[1][5]_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.124 10008.612 r  merge_controller/array_positions_y[0][5]_i_3/O
                         net (fo=1, routed)           1.318 10009.930    merge_controller/array_positions_y[0][5]_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124 10010.054 r  merge_controller/array_positions_y[0][5]_i_1/O
                         net (fo=6, routed)           1.812 10011.866    merge_controller/array_positions_y[0][5]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.520 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][0]/C
                         clock pessimism              0.180 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X1Y1           FDCE (Setup_fdce_C_CE)      -0.205 22222228.000    merge_controller/array_positions_y_reg[0][0]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.867    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_positions_y_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        16.334ns  (logic 0.828ns (5.069%)  route 15.506ns (94.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.697ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 9995.092 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk (IN)
                         net (fo=0)                   0.000  9990.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571  9995.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456  9995.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         6.676 10002.224    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.124 10002.348 r  merge_controller/array_positions_y[1][5]_i_7/O
                         net (fo=37, routed)          6.140 10008.488    merge_controller/array_positions_y[1][5]_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.124 10008.612 r  merge_controller/array_positions_y[0][5]_i_3/O
                         net (fo=1, routed)           1.318 10009.930    merge_controller/array_positions_y[0][5]_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124 10010.054 r  merge_controller/array_positions_y[0][5]_i_1/O
                         net (fo=6, routed)           1.372 10011.426    merge_controller/array_positions_y[0][5]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  merge_controller/array_positions_y_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.518 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X1Y7           FDCE                                         r  merge_controller/array_positions_y_reg[0][1]/C
                         clock pessimism              0.180 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X1Y7           FDCE (Setup_fdce_C_CE)      -0.205 22222228.000    merge_controller/array_positions_y_reg[0][1]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.427    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_positions_y_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        16.334ns  (logic 0.828ns (5.069%)  route 15.506ns (94.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.697ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 9995.092 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk (IN)
                         net (fo=0)                   0.000  9990.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571  9995.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456  9995.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         6.676 10002.224    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.124 10002.348 r  merge_controller/array_positions_y[1][5]_i_7/O
                         net (fo=37, routed)          6.140 10008.488    merge_controller/array_positions_y[1][5]_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.124 10008.612 r  merge_controller/array_positions_y[0][5]_i_3/O
                         net (fo=1, routed)           1.318 10009.930    merge_controller/array_positions_y[0][5]_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124 10010.054 r  merge_controller/array_positions_y[0][5]_i_1/O
                         net (fo=6, routed)           1.372 10011.426    merge_controller/array_positions_y[0][5]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  merge_controller/array_positions_y_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.518 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X1Y7           FDCE                                         r  merge_controller/array_positions_y_reg[0][2]/C
                         clock pessimism              0.180 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X1Y7           FDCE (Setup_fdce_C_CE)      -0.205 22222228.000    merge_controller/array_positions_y_reg[0][2]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.427    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_positions_y_reg[0][3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        16.368ns  (logic 0.828ns (5.059%)  route 15.540ns (94.941%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.698ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 9995.092 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk (IN)
                         net (fo=0)                   0.000  9990.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571  9995.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456  9995.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         6.676 10002.224    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.124 10002.348 r  merge_controller/array_positions_y[1][5]_i_7/O
                         net (fo=37, routed)          6.140 10008.488    merge_controller/array_positions_y[1][5]_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.124 10008.612 r  merge_controller/array_positions_y[0][5]_i_3/O
                         net (fo=1, routed)           1.318 10009.930    merge_controller/array_positions_y[0][5]_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124 10010.054 r  merge_controller/array_positions_y[0][5]_i_1/O
                         net (fo=6, routed)           1.405 10011.459    merge_controller/array_positions_y[0][5]_i_1_n_0
    SLICE_X1Y6           FDPE                                         r  merge_controller/array_positions_y_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.519 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X1Y6           FDPE                                         r  merge_controller/array_positions_y_reg[0][3]/C
                         clock pessimism              0.180 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X1Y6           FDPE (Setup_fdpe_C_CE)      -0.205 22222228.000    merge_controller/array_positions_y_reg[0][3]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.460    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_positions_y_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        16.775ns  (logic 0.828ns (4.936%)  route 15.947ns (95.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 9995.092 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk (IN)
                         net (fo=0)                   0.000  9990.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571  9995.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456  9995.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         6.676 10002.224    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.124 10002.348 r  merge_controller/array_positions_y[1][5]_i_7/O
                         net (fo=37, routed)          6.140 10008.488    merge_controller/array_positions_y[1][5]_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.124 10008.612 r  merge_controller/array_positions_y[0][5]_i_3/O
                         net (fo=1, routed)           1.318 10009.930    merge_controller/array_positions_y[0][5]_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124 10010.054 r  merge_controller/array_positions_y[0][5]_i_1/O
                         net (fo=6, routed)           1.812 10011.866    merge_controller/array_positions_y[0][5]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.520 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X1Y1           FDCE                                         r  merge_controller/array_positions_y_reg[0][4]/C
                         clock pessimism              0.180 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X1Y1           FDCE (Setup_fdce_C_CE)      -0.205 22222228.000    merge_controller/array_positions_y_reg[0][4]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.867    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_positions_y_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        16.632ns  (logic 0.828ns (4.978%)  route 15.804ns (95.022%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.698ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 9995.092 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk (IN)
                         net (fo=0)                   0.000  9990.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.571  9995.092    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456  9995.548 r  merge_controller/state_reg[1]/Q
                         net (fo=177, routed)         6.676 10002.224    merge_controller/array_colors_reg[5][1]_0[9]
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.124 10002.348 r  merge_controller/array_positions_y[1][5]_i_7/O
                         net (fo=37, routed)          6.140 10008.488    merge_controller/array_positions_y[1][5]_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.124 10008.612 r  merge_controller/array_positions_y[0][5]_i_3/O
                         net (fo=1, routed)           1.318 10009.930    merge_controller/array_positions_y[0][5]_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124 10010.054 r  merge_controller/array_positions_y[0][5]_i_1/O
                         net (fo=6, routed)           1.669 10011.723    merge_controller/array_positions_y[0][5]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  merge_controller/array_positions_y_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.519 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X0Y3           FDCE                                         r  merge_controller/array_positions_y_reg[0][5]/C
                         clock pessimism              0.180 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205 22222228.000    merge_controller/array_positions_y_reg[0][5]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.724    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/user_answer_array_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        17.622ns  (logic 2.381ns (13.513%)  route 15.241ns (86.487%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            4.000ns
  Clock Path Skew:        7.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.614ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    R2                                                0.000  9994.000 r  sw[15] (IN)
                         net (fo=0)                   0.000  9994.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456  9995.456 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          8.161 10003.616    merge_controller/led_OBUF[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.118 10003.734 r  merge_controller/pulse_timer[4]_i_4/O
                         net (fo=1, routed)           1.706 10005.440    merge_controller/pulse_timer[4]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.326 10005.767 r  merge_controller/pulse_timer[4]_i_2/O
                         net (fo=17, routed)          3.582 10009.349    merge_controller/pulse_timer
    SLICE_X13Y24         LUT4 (Prop_lut4_I0_O)        0.154 10009.503 r  merge_controller/user_answer_array[0][2]_i_5/O
                         net (fo=3, routed)           1.792 10011.295    merge_controller/user_answer_array[0][2]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.327 10011.622 r  merge_controller/user_answer_array[0][1]_i_1/O
                         net (fo=1, routed)           0.000 10011.622    merge_controller/user_answer_array[0][1]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  merge_controller/user_answer_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.435 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X12Y23         FDRE                                         r  merge_controller/user_answer_array_reg[0][1]/C
                         clock pessimism              0.000 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.081 22222228.000    merge_controller/user_answer_array_reg[0][1]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.621    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/user_answer_array_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        17.797ns  (logic 2.148ns (12.071%)  route 15.649ns (87.929%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            4.000ns
  Clock Path Skew:        7.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    R2                                                0.000  9994.000 r  sw[15] (IN)
                         net (fo=0)                   0.000  9994.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456  9995.456 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          8.161 10003.616    merge_controller/led_OBUF[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.118 10003.734 r  merge_controller/pulse_timer[4]_i_4/O
                         net (fo=1, routed)           1.706 10005.440    merge_controller/pulse_timer[4]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.326 10005.767 r  merge_controller/pulse_timer[4]_i_2/O
                         net (fo=17, routed)          3.041 10008.808    merge_controller/pulse_timer
    SLICE_X29Y25         LUT4 (Prop_lut4_I0_O)        0.124 10008.932 r  merge_controller/user_answer_array[2][2]_i_3/O
                         net (fo=3, routed)           2.741 10011.673    merge_controller/user_answer_array[2][2]_i_3_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124 10011.797 r  merge_controller/user_answer_array[2][0]_i_1/O
                         net (fo=1, routed)           0.000 10011.797    merge_controller/user_answer_array[2][0]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  merge_controller/user_answer_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.437 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X10Y22         FDRE                                         r  merge_controller/user_answer_array_reg[2][0]/C
                         clock pessimism              0.000 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X10Y22         FDRE (Setup_fdre_C_D)        0.079 22222228.000    merge_controller/user_answer_array_reg[2][0]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.797    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/user_answer_array_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        18.013ns  (logic 2.148ns (11.926%)  route 15.865ns (88.074%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            4.000ns
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    R2                                                0.000  9994.000 r  sw[15] (IN)
                         net (fo=0)                   0.000  9994.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456  9995.456 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          8.161 10003.616    merge_controller/led_OBUF[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.118 10003.734 r  merge_controller/pulse_timer[4]_i_4/O
                         net (fo=1, routed)           1.706 10005.440    merge_controller/pulse_timer[4]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.326 10005.767 r  merge_controller/pulse_timer[4]_i_2/O
                         net (fo=17, routed)          3.041 10008.808    merge_controller/pulse_timer
    SLICE_X29Y25         LUT4 (Prop_lut4_I0_O)        0.124 10008.932 r  merge_controller/user_answer_array[2][2]_i_3/O
                         net (fo=3, routed)           2.957 10011.889    merge_controller/user_answer_array[2][2]_i_3_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124 10012.013 r  merge_controller/user_answer_array[2][1]_i_1/O
                         net (fo=1, routed)           0.000 10012.013    merge_controller/user_answer_array[2][1]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  merge_controller/user_answer_array_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.433 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X13Y24         FDRE                                         r  merge_controller/user_answer_array_reg[2][1]/C
                         clock pessimism              0.000 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.032 22222228.000    merge_controller/user_answer_array_reg[2][1]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10012.013    
  -------------------------------------------------------------------
                         slack                              22212214.000    

Slack (MET) :             22212214.000ns  (required time - arrival time)
  Source:                 sw[15]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/user_answer_array_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        17.650ns  (logic 2.376ns (13.463%)  route 15.274ns (86.537%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            4.000ns
  Clock Path Skew:        7.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.614ns = ( 22222228.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    R2                                                0.000  9994.000 r  sw[15] (IN)
                         net (fo=0)                   0.000  9994.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456  9995.456 r  sw_IBUF[15]_inst/O
                         net (fo=93, routed)          8.161 10003.616    merge_controller/led_OBUF[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.118 10003.734 r  merge_controller/pulse_timer[4]_i_4/O
                         net (fo=1, routed)           1.706 10005.440    merge_controller/pulse_timer[4]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.326 10005.767 r  merge_controller/pulse_timer[4]_i_2/O
                         net (fo=17, routed)          3.670 10009.437    merge_controller/pulse_timer
    SLICE_X13Y26         LUT4 (Prop_lut4_I0_O)        0.150 10009.587 r  merge_controller/user_answer_array[4][2]_i_3/O
                         net (fo=3, routed)           1.737 10011.324    merge_controller/user_answer_array[4][2]_i_3_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.326 10011.650 r  merge_controller/user_answer_array[4][2]_i_1/O
                         net (fo=1, routed)           0.000 10011.650    merge_controller/user_answer_array[4][2]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  merge_controller/user_answer_array_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 22222222.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 22222224.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 22222224.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.444 22222226.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.418 22222226.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.884 22222226.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22222226.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         1.435 22222228.000    merge_controller/clk_movement_BUFG
    SLICE_X13Y26         FDRE                                         r  merge_controller/user_answer_array_reg[4][2]/C
                         clock pessimism              0.000 22222228.000    
                         clock uncertainty           -0.035 22222228.000    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)        0.031 22222228.000    merge_controller/user_answer_array_reg[4][2]
  -------------------------------------------------------------------
                         required time                      22222226.000    
                         arrival time                       -10011.650    
  -------------------------------------------------------------------
                         slack                              22212214.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 merge_controller/check_answer_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/check_answer_req_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.164ns (8.590%)  route 1.745ns (91.410%))
  Logic Levels:           0  
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.557     1.440    merge_controller/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  merge_controller/check_answer_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  merge_controller/check_answer_req_reg/Q
                         net (fo=3, routed)           1.745     3.349    merge_controller/check_answer_req_reg_n_0
    SLICE_X12Y28         FDCE                                         r  merge_controller/check_answer_req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.824     3.454    merge_controller/clk_movement_BUFG
    SLICE_X12Y28         FDCE                                         r  merge_controller/check_answer_req_sync_reg[0]/C
                         clock pessimism             -0.244     3.210    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.060     3.270    merge_controller/check_answer_req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 merge_controller/cursor_left_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/cursor_left_req_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.141ns (7.371%)  route 1.772ns (92.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.561     1.444    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_left_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  merge_controller/cursor_left_req_reg/Q
                         net (fo=3, routed)           1.772     3.357    merge_controller/cursor_left_req_reg_n_0
    SLICE_X14Y29         FDCE                                         r  merge_controller/cursor_left_req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.825     3.455    merge_controller/clk_movement_BUFG
    SLICE_X14Y29         FDCE                                         r  merge_controller/cursor_left_req_sync_reg[0]/C
                         clock pessimism             -0.244     3.211    
    SLICE_X14Y29         FDCE (Hold_fdce_C_D)         0.060     3.271    merge_controller/cursor_left_req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 merge_controller/cursor_right_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/cursor_right_req_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.141ns (7.226%)  route 1.810ns (92.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.561     1.444    merge_controller/clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  merge_controller/cursor_right_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  merge_controller/cursor_right_req_reg/Q
                         net (fo=3, routed)           1.810     3.395    merge_controller/cursor_right_req_reg_n_0
    SLICE_X12Y33         FDCE                                         r  merge_controller/cursor_right_req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.829     3.459    merge_controller/clk_movement_BUFG
    SLICE_X12Y33         FDCE                                         r  merge_controller/cursor_right_req_sync_reg[0]/C
                         clock pessimism             -0.244     3.215    
    SLICE_X12Y33         FDCE (Hold_fdce_C_D)         0.052     3.267    merge_controller/cursor_right_req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 merge_controller/value_down_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/value_down_req_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.164ns (8.373%)  route 1.795ns (91.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.559     1.442    merge_controller/clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  merge_controller/value_down_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  merge_controller/value_down_req_reg/Q
                         net (fo=3, routed)           1.795     3.401    merge_controller/value_down_req_reg_n_0
    SLICE_X10Y27         FDCE                                         r  merge_controller/value_down_req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.823     3.453    merge_controller/clk_movement_BUFG
    SLICE_X10Y27         FDCE                                         r  merge_controller/value_down_req_sync_reg[0]/C
                         clock pessimism             -0.244     3.209    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.059     3.268    merge_controller/value_down_req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.401    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 merge_controller/value_up_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/value_up_req_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.164ns (8.293%)  route 1.814ns (91.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.560     1.443    merge_controller/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  merge_controller/value_up_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  merge_controller/value_up_req_reg/Q
                         net (fo=3, routed)           1.814     3.421    merge_controller/value_up_req_reg_n_0
    SLICE_X11Y27         FDCE                                         r  merge_controller/value_up_req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.823     3.453    merge_controller/clk_movement_BUFG
    SLICE_X11Y27         FDCE                                         r  merge_controller/value_up_req_sync_reg[0]/C
                         clock pessimism             -0.244     3.209    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.075     3.284    merge_controller/value_up_req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 merge_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.231ns (11.530%)  route 1.772ns (88.470%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.566     1.449    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  merge_controller/state_reg[0]/Q
                         net (fo=191, routed)         1.298     2.888    merge_controller/array_colors_reg[5][1]_0[8]
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.933 f  merge_controller/array_colors[3][2]_i_3/O
                         net (fo=2, routed)           0.474     3.408    merge_controller/array_colors[3][2]_i_3_n_0
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.045     3.453 r  merge_controller/array_colors[3][2]_i_1/O
                         net (fo=1, routed)           0.000     3.453    merge_controller/array_colors[3][2]_i_1_n_0
    SLICE_X32Y22         FDCE                                         r  merge_controller/array_colors_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.819     3.449    merge_controller/clk_movement_BUFG
    SLICE_X32Y22         FDCE                                         r  merge_controller/array_colors_reg[3][2]/C
                         clock pessimism             -0.244     3.205    
    SLICE_X32Y22         FDCE (Hold_fdce_C_D)         0.091     3.296    merge_controller/array_colors_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 merge_controller/state_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/target_y_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.229ns (10.896%)  route 1.873ns (89.104%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.553     1.436    merge_controller/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  merge_controller/state_reg[2]_rep/Q
                         net (fo=97, routed)          1.230     2.807    merge_controller/state_reg[2]_rep_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I1_O)        0.045     2.852 r  merge_controller/target_y[0][4]_i_3/O
                         net (fo=6, routed)           0.643     3.495    merge_controller/target_y[0][4]_i_3_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I2_O)        0.043     3.538 r  merge_controller/target_y[0][2]_i_1/O
                         net (fo=1, routed)           0.000     3.538    merge_controller/target_y[0][2]_i_1_n_0
    SLICE_X14Y20         FDCE                                         r  merge_controller/target_y_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.825     3.455    merge_controller/clk_movement_BUFG
    SLICE_X14Y20         FDCE                                         r  merge_controller/target_y_reg[0][2]/C
                         clock pessimism             -0.244     3.211    
    SLICE_X14Y20         FDCE (Hold_fdce_C_D)         0.131     3.342    merge_controller/target_y_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 merge_controller/state_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/separator_visible_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.186ns (9.491%)  route 1.774ns (90.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.553     1.436    merge_controller/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  merge_controller/state_reg[2]_rep/Q
                         net (fo=97, routed)          0.555     2.132    merge_controller/state_reg[2]_rep_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.177 r  merge_controller/separator_visible[4]_i_1/O
                         net (fo=5, routed)           1.219     3.396    merge_controller/separator_visible[4]_i_1_n_0
    SLICE_X30Y18         FDCE                                         r  merge_controller/separator_visible_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.823     3.453    merge_controller/clk_movement_BUFG
    SLICE_X30Y18         FDCE                                         r  merge_controller/separator_visible_reg[2]/C
                         clock pessimism             -0.244     3.209    
    SLICE_X30Y18         FDCE (Hold_fdce_C_CE)       -0.016     3.193    merge_controller/separator_visible_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 merge_controller/state_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/target_y_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.231ns (10.981%)  route 1.873ns (89.019%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.553     1.436    merge_controller/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  merge_controller/state_reg[2]_rep/Q
                         net (fo=97, routed)          1.230     2.807    merge_controller/state_reg[2]_rep_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I1_O)        0.045     2.852 r  merge_controller/target_y[0][4]_i_3/O
                         net (fo=6, routed)           0.643     3.495    merge_controller/target_y[0][4]_i_3_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I4_O)        0.045     3.540 r  merge_controller/target_y[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.540    merge_controller/target_y[0][0]_i_1_n_0
    SLICE_X14Y20         FDCE                                         r  merge_controller/target_y_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.825     3.455    merge_controller/clk_movement_BUFG
    SLICE_X14Y20         FDCE                                         r  merge_controller/target_y_reg[0][0]/C
                         clock pessimism             -0.244     3.211    
    SLICE_X14Y20         FDCE (Hold_fdce_C_D)         0.121     3.332    merge_controller/target_y_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 merge_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/tutorial_practice_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             clk_movement
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.186ns (8.962%)  route 1.889ns (91.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.566     1.449    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  merge_controller/state_reg[0]/Q
                         net (fo=191, routed)         1.889     3.479    merge_controller/array_colors_reg[5][1]_0[8]
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.045     3.524 r  merge_controller/tutorial_practice_mode_i_1/O
                         net (fo=1, routed)           0.000     3.524    merge_controller/tutorial_practice_mode_i_1_n_0
    SLICE_X28Y20         FDCE                                         r  merge_controller/tutorial_practice_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.822     3.452    merge_controller/clk_movement_BUFG
    SLICE_X28Y20         FDCE                                         r  merge_controller/tutorial_practice_mode_reg/C
                         clock pessimism             -0.244     3.208    
    SLICE_X28Y20         FDCE (Hold_fdce_C_D)         0.092     3.300    merge_controller/tutorial_practice_mode_reg
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_movement

Setup :            0  Failing Endpoints,  Worst Slack 22212222.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.843ns  (logic 0.470ns (9.696%)  route 4.373ns (90.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.538  9998.844    merge_controller/btn_reset
    SLICE_X31Y19         FDCE                                         f  merge_controller/array_colors_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.555 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X31Y19         FDCE                                         r  merge_controller/array_colors_reg[0][0]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[0][0]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.843    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.680ns  (logic 0.470ns (10.033%)  route 4.211ns (89.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.375  9998.681    merge_controller/btn_reset
    SLICE_X29Y19         FDCE                                         f  merge_controller/array_colors_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.555 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X29Y19         FDCE                                         r  merge_controller/array_colors_reg[0][1]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X29Y19         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[0][1]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.680    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.843ns  (logic 0.470ns (9.696%)  route 4.373ns (90.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.538  9998.844    merge_controller/btn_reset
    SLICE_X30Y19         FDCE                                         f  merge_controller/array_colors_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.555 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X30Y19         FDCE                                         r  merge_controller/array_colors_reg[0][2]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.105 22222220.000    merge_controller/array_colors_reg[0][2]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.843    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.899ns  (logic 0.470ns (9.585%)  route 4.430ns (90.415%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.594  9998.900    merge_controller/btn_reset
    SLICE_X31Y21         FDCE                                         f  merge_controller/array_colors_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X31Y21         FDCE                                         r  merge_controller/array_colors_reg[1][0]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X31Y21         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[1][0]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.899    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.736ns  (logic 0.470ns (9.915%)  route 4.267ns (90.085%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.431  9998.736    merge_controller/btn_reset
    SLICE_X31Y18         FDCE                                         f  merge_controller/array_colors_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X31Y18         FDCE                                         r  merge_controller/array_colors_reg[1][1]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X31Y18         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[1][1]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.736    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.899ns  (logic 0.470ns (9.585%)  route 4.430ns (90.415%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.594  9998.900    merge_controller/btn_reset
    SLICE_X30Y21         FDCE                                         f  merge_controller/array_colors_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X30Y21         FDCE                                         r  merge_controller/array_colors_reg[1][2]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X30Y21         FDCE (Recov_fdce_C_CLR)     -0.105 22222220.000    merge_controller/array_colors_reg[1][2]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.899    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.764ns  (logic 0.470ns (9.857%)  route 4.295ns (90.143%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.459  9998.765    merge_controller/btn_reset
    SLICE_X32Y21         FDCE                                         f  merge_controller/array_colors_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.553 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X32Y21         FDCE                                         r  merge_controller/array_colors_reg[2][0]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X32Y21         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[2][0]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.764    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.925ns  (logic 0.470ns (9.534%)  route 4.456ns (90.466%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.620  9998.926    merge_controller/btn_reset
    SLICE_X32Y19         FDCE                                         f  merge_controller/array_colors_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.555 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X32Y19         FDCE                                         r  merge_controller/array_colors_reg[2][1]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X32Y19         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[2][1]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.925    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[2][2]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.925ns  (logic 0.470ns (9.534%)  route 4.456ns (90.466%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.620  9998.926    merge_controller/btn_reset
    SLICE_X32Y19         FDCE                                         f  merge_controller/array_colors_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.555 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X32Y19         FDCE                                         r  merge_controller/array_colors_reg[2][2]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X32Y19         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[2][2]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.925    
  -------------------------------------------------------------------
                         slack                              22212222.000    

Slack (MET) :             22212222.000ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/array_colors_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            22212230.000ns  (clk_movement rise@22222220.000ns - sys_clk_pin rise@9990.000ns)
  Data Path Delay:        4.990ns  (logic 0.470ns (9.411%)  route 4.520ns (90.589%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 22222222.000 - 22222220.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9990.000 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   9990.000  9990.000 r  
                         input delay                  4.000  9994.000    
    T2                                                0.000  9994.000 r  sw[10] (IN)
                         net (fo=0)                   0.000  9994.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.414  9994.414 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          2.836  9997.250    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.056  9997.306 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.684  9998.990    merge_controller/btn_reset
    SLICE_X32Y18         FDCE                                         f  merge_controller/array_colors_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                  22222220.000 22222220.000 r  
    W5                                                0.000 22222220.000 r  clk (IN)
                         net (fo=0)                   0.000 22222220.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 22222220.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631 22222220.000    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562 22222220.000    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164 22222220.000 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.390 22222220.000    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026 22222220.000 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.556 22222220.000    merge_controller/clk_movement_BUFG
    SLICE_X32Y18         FDCE                                         r  merge_controller/array_colors_reg[3][0]/C
                         clock pessimism              0.000 22222220.000    
                         clock uncertainty           -0.035 22222220.000    
    SLICE_X32Y18         FDCE (Recov_fdce_C_CLR)     -0.153 22222220.000    merge_controller/array_colors_reg[3][0]
  -------------------------------------------------------------------
                         required time                      22222220.000    
                         arrival time                       -9998.989    
  -------------------------------------------------------------------
                         slack                              22212222.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/tutorial_animating_reg/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.186ns (10.008%)  route 1.672ns (89.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.565     3.327    merge_controller/btn_reset
    SLICE_X28Y27         FDCE                                         f  merge_controller/tutorial_animating_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.820     3.450    merge_controller/clk_movement_BUFG
    SLICE_X28Y27         FDCE                                         r  merge_controller/tutorial_animating_reg/C
                         clock pessimism             -0.244     3.206    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.092     3.114    merge_controller/tutorial_animating_reg
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/sort_timer_reg[4]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.186ns (9.413%)  route 1.790ns (90.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.683     3.444    merge_controller/btn_reset
    SLICE_X14Y32         FDCE                                         f  merge_controller/sort_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X14Y32         FDCE                                         r  merge_controller/sort_timer_reg[4]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X14Y32         FDCE (Remov_fdce_C_CLR)     -0.067     3.147    merge_controller/sort_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/sort_timer_reg[5]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.186ns (9.413%)  route 1.790ns (90.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.683     3.444    merge_controller/btn_reset
    SLICE_X14Y32         FDCE                                         f  merge_controller/sort_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X14Y32         FDCE                                         r  merge_controller/sort_timer_reg[5]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X14Y32         FDCE (Remov_fdce_C_CLR)     -0.067     3.147    merge_controller/sort_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/sort_timer_reg[0]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.186ns (9.413%)  route 1.790ns (90.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.683     3.444    merge_controller/btn_reset
    SLICE_X15Y32         FDCE                                         f  merge_controller/sort_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X15Y32         FDCE                                         r  merge_controller/sort_timer_reg[0]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X15Y32         FDCE (Remov_fdce_C_CLR)     -0.092     3.122    merge_controller/sort_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/sort_timer_reg[1]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.186ns (9.413%)  route 1.790ns (90.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.683     3.444    merge_controller/btn_reset
    SLICE_X15Y32         FDCE                                         f  merge_controller/sort_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X15Y32         FDCE                                         r  merge_controller/sort_timer_reg[1]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X15Y32         FDCE (Remov_fdce_C_CLR)     -0.092     3.122    merge_controller/sort_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/sort_timer_reg[2]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.186ns (9.413%)  route 1.790ns (90.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.683     3.444    merge_controller/btn_reset
    SLICE_X15Y32         FDCE                                         f  merge_controller/sort_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X15Y32         FDCE                                         r  merge_controller/sort_timer_reg[2]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X15Y32         FDCE (Remov_fdce_C_CLR)     -0.092     3.122    merge_controller/sort_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/sort_timer_reg[3]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.186ns (9.413%)  route 1.790ns (90.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.683     3.444    merge_controller/btn_reset
    SLICE_X15Y32         FDCE                                         f  merge_controller/sort_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.828     3.458    merge_controller/clk_movement_BUFG
    SLICE_X15Y32         FDCE                                         r  merge_controller/sort_timer_reg[3]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X15Y32         FDCE (Remov_fdce_C_CLR)     -0.092     3.122    merge_controller/sort_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/divide_step_reg[0]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.186ns (9.383%)  route 1.796ns (90.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.689     3.450    merge_controller/btn_reset
    SLICE_X29Y26         FDCE                                         f  merge_controller/divide_step_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.818     3.448    merge_controller/clk_movement_BUFG
    SLICE_X29Y26         FDCE                                         r  merge_controller/divide_step_reg[0]/C
                         clock pessimism             -0.244     3.204    
    SLICE_X29Y26         FDCE (Remov_fdce_C_CLR)     -0.092     3.112    merge_controller/divide_step_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/step_timer_reg[4]/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.186ns (9.363%)  route 1.801ns (90.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.693     3.455    merge_controller/btn_reset
    SLICE_X28Y26         FDCE                                         f  merge_controller/step_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.818     3.448    merge_controller/clk_movement_BUFG
    SLICE_X28Y26         FDCE                                         r  merge_controller/step_timer_reg[4]/C
                         clock pessimism             -0.244     3.204    
    SLICE_X28Y26         FDCE (Remov_fdce_C_CLR)     -0.092     3.112    merge_controller/step_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/cursor_right_ack_reg/CLR
                            (removal check against rising-edge clock clk_movement  {rise@0.000ns fall@11111110.000ns period=22222220.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_movement rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.186ns (8.730%)  route 1.945ns (91.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.837     3.599    merge_controller/btn_reset
    SLICE_X12Y33         FDCE                                         f  merge_controller/cursor_right_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_movement rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.204     2.162 r  clk_movement_reg/Q
                         net (fo=2, routed)           0.439     2.602    clk_movement
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.631 r  clk_movement_BUFG_inst/O
                         net (fo=258, routed)         0.829     3.459    merge_controller/clk_movement_BUFG
    SLICE_X12Y33         FDCE                                         r  merge_controller/cursor_right_ack_reg/C
                         clock pessimism             -0.244     3.215    
    SLICE_X12Y33         FDCE (Remov_fdce_C_CLR)     -0.067     3.148    merge_controller/cursor_right_ack_reg
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 1.582ns (17.117%)  route 7.660ns (82.883%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.292    13.242    merge_controller/btn_reset
    SLICE_X59Y51         FDCE                                         f  merge_controller/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    merge_controller/clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  merge_controller/state_reg[2]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.814    
    SLICE_X59Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    merge_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.582ns (17.632%)  route 7.390ns (82.368%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         2.022    12.972    merge_controller/btn_reset
    SLICE_X64Y43         FDCE                                         f  merge_controller/state_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.519    14.860    merge_controller/clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  merge_controller/state_reg[2]_rep__0/C
                         clock pessimism              0.000    14.860    
                         clock uncertainty           -0.035    14.825    
    SLICE_X64Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.506    merge_controller/state_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 1.582ns (17.954%)  route 7.229ns (82.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.861    12.811    merge_controller/btn_reset
    SLICE_X55Y44         FDCE                                         f  merge_controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.452    14.793    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[0]/C
                         clock pessimism              0.000    14.793    
                         clock uncertainty           -0.035    14.758    
    SLICE_X55Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.353    merge_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 1.582ns (17.954%)  route 7.229ns (82.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.861    12.811    merge_controller/btn_reset
    SLICE_X55Y44         FDCE                                         f  merge_controller/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.452    14.793    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  merge_controller/state_reg[1]/C
                         clock pessimism              0.000    14.793    
                         clock uncertainty           -0.035    14.758    
    SLICE_X55Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.353    merge_controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_down_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 1.582ns (18.439%)  route 6.997ns (81.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.630    12.579    merge_controller/btn_reset
    SLICE_X9Y40          FDCE                                         f  merge_controller/debounce_down_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.448    14.789    merge_controller/clk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  merge_controller/debounce_down_reg[10]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.349    merge_controller/debounce_down_reg[10]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_down_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 1.582ns (18.439%)  route 6.997ns (81.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.630    12.579    merge_controller/btn_reset
    SLICE_X9Y40          FDCE                                         f  merge_controller/debounce_down_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.448    14.789    merge_controller/clk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  merge_controller/debounce_down_reg[11]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.349    merge_controller/debounce_down_reg[11]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_down_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 1.582ns (18.439%)  route 6.997ns (81.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.630    12.579    merge_controller/btn_reset
    SLICE_X9Y40          FDCE                                         f  merge_controller/debounce_down_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.448    14.789    merge_controller/clk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  merge_controller/debounce_down_reg[12]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.349    merge_controller/debounce_down_reg[12]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 1.582ns (18.475%)  route 6.981ns (81.525%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.613    12.563    merge_controller/btn_reset
    SLICE_X15Y48         FDCE                                         f  merge_controller/debounce_right_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.451    14.792    merge_controller/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  merge_controller/debounce_right_reg[17]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.035    14.757    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.352    merge_controller/debounce_right_reg[17]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 1.582ns (18.475%)  route 6.981ns (81.525%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.613    12.563    merge_controller/btn_reset
    SLICE_X15Y48         FDCE                                         f  merge_controller/debounce_right_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.451    14.792    merge_controller/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  merge_controller/debounce_right_reg[18]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.035    14.757    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.352    merge_controller/debounce_right_reg[18]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 sw[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 1.582ns (18.475%)  route 6.981ns (81.525%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T2                                                0.000     4.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     4.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     5.458 r  sw_IBUF[10]_inst/O
                         net (fo=73, routed)          5.368    10.825    merge_controller/sw_IBUF[5]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         1.613    12.563    merge_controller/btn_reset
    SLICE_X15Y48         FDCE                                         f  merge_controller/debounce_right_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.451    14.792    merge_controller/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  merge_controller/debounce_right_reg[19]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.035    14.757    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.352    merge_controller/debounce_right_reg[19]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  1.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_prev_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.186ns (12.324%)  route 1.323ns (87.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.216     2.977    merge_controller/btn_reset
    SLICE_X29Y27         FDCE                                         f  merge_controller/state_prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.820     1.947    merge_controller/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_prev_reg[0]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    merge_controller/state_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_prev_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.186ns (12.324%)  route 1.323ns (87.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.216     2.977    merge_controller/btn_reset
    SLICE_X29Y27         FDCE                                         f  merge_controller/state_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.820     1.947    merge_controller/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_prev_reg[1]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    merge_controller/state_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_reg[2]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.186ns (12.324%)  route 1.323ns (87.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.216     2.977    merge_controller/btn_reset
    SLICE_X29Y27         FDCE                                         f  merge_controller/state_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.820     1.947    merge_controller/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  merge_controller/state_reg[2]_rep/C
                         clock pessimism             -0.478     1.469    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    merge_controller/state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/state_prev_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.186ns (11.930%)  route 1.373ns (88.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.266     3.027    merge_controller/btn_reset
    SLICE_X30Y27         FDCE                                         f  merge_controller/state_prev_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.819     1.946    merge_controller/clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  merge_controller/state_prev_reg[2]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    merge_controller/state_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/check_answer_ack_sync_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.188%)  route 1.476ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.369     3.131    merge_controller/btn_reset
    SLICE_X12Y29         FDCE                                         f  merge_controller/check_answer_ack_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.825     1.952    merge_controller/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  merge_controller/check_answer_ack_sync_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    merge_controller/check_answer_ack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/check_answer_ack_sync_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.188%)  route 1.476ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.369     3.131    merge_controller/btn_reset
    SLICE_X12Y29         FDCE                                         f  merge_controller/check_answer_ack_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.825     1.952    merge_controller/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  merge_controller/check_answer_ack_sync_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    merge_controller/check_answer_ack_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/check_answer_req_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.188%)  route 1.476ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.369     3.131    merge_controller/btn_reset
    SLICE_X12Y29         FDCE                                         f  merge_controller/check_answer_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.825     1.952    merge_controller/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  merge_controller/check_answer_req_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    merge_controller/check_answer_req_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/tutorial_mode_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.188%)  route 1.476ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.369     3.131    merge_controller/btn_reset
    SLICE_X12Y29         FDCE                                         f  merge_controller/tutorial_mode_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.825     1.952    merge_controller/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  merge_controller/tutorial_mode_prev_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    merge_controller/tutorial_mode_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/paused_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.186ns (10.369%)  route 1.608ns (89.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.501     3.262    merge_controller/btn_reset
    SLICE_X14Y27         FDCE                                         f  merge_controller/paused_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.823     1.950    merge_controller/clk_IBUF_BUFG
    SLICE_X14Y27         FDCE                                         r  merge_controller/paused_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X14Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    merge_controller/paused_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.225%)  route 1.633ns (89.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           1.107     2.716    merge_controller/Q[1]
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.761 f  merge_controller/FSM_onehot_state[31]_i_1/O
                         net (fo=378, routed)         0.526     3.287    merge_controller/btn_reset
    SLICE_X12Y37         FDCE                                         f  merge_controller/debounce_left_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.832     1.959    merge_controller/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  merge_controller/debounce_left_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    merge_controller/debounce_left_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  1.873    





