--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 340 paths analyzed, 140 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (6 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.928ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X26Y42.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.103ns (Levels of Logic = 1)
  Clock Path Skew:      -4.790ns (0.447 - 5.237)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][13838_3156
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X49Y22.C3      net (fanout=2)        2.169   Inst_SysCon/RstDbncQ_1
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (1.582ns logic, 4.521ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.375ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X49Y22.D1      net (fanout=1)        0.648   Inst_SysCon/RstDbncQ_9
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (1.257ns logic, 3.118ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.154ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X49Y22.D4      net (fanout=2)        0.427   Inst_SysCon/RstDbncQ_8
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (1.257ns logic, 2.897ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.040ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X49Y22.D6      net (fanout=2)        0.313   Inst_SysCon/RstDbncQ_6
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (1.257ns logic, 2.783ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X49Y22.C2      net (fanout=2)        0.619   Inst_SysCon/RstDbncQ_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (0.998ns logic, 2.971ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.198ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.BQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X49Y22.D2      net (fanout=2)        0.432   Inst_SysCon/RstDbncQ_3
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (1.296ns logic, 2.902ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.092ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X49Y22.D3      net (fanout=2)        0.326   Inst_SysCon/RstDbncQ_2
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.296ns logic, 2.796ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.982ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.CQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X49Y22.D5      net (fanout=2)        0.216   Inst_SysCon/RstDbncQ_4
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.296ns logic, 2.686ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.293ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.447 - 1.056)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X49Y22.C4      net (fanout=3)        1.960   Inst_SysCon/RstQ<99>
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (0.981ns logic, 4.312ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.726ns (Levels of Logic = 1)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.DQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X49Y22.C5      net (fanout=2)        0.337   Inst_SysCon/RstDbncQ_5
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.037ns logic, 2.689ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X26Y42.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.063ns (Levels of Logic = 1)
  Clock Path Skew:      -4.790ns (0.447 - 5.237)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][13838_3156
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X49Y22.C3      net (fanout=2)        2.169   Inst_SysCon/RstDbncQ_1
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (1.542ns logic, 4.521ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X49Y22.D1      net (fanout=1)        0.648   Inst_SysCon/RstDbncQ_9
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.217ns logic, 3.118ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.114ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X49Y22.D4      net (fanout=2)        0.427   Inst_SysCon/RstDbncQ_8
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.217ns logic, 2.897ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.000ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X49Y22.D6      net (fanout=2)        0.313   Inst_SysCon/RstDbncQ_6
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (1.217ns logic, 2.783ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.929ns (Levels of Logic = 1)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X49Y22.C2      net (fanout=2)        0.619   Inst_SysCon/RstDbncQ_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (0.958ns logic, 2.971ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.158ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.BQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X49Y22.D2      net (fanout=2)        0.432   Inst_SysCon/RstDbncQ_3
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.256ns logic, 2.902ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.052ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X49Y22.D3      net (fanout=2)        0.326   Inst_SysCon/RstDbncQ_2
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.256ns logic, 2.796ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.942ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.CQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X49Y22.D5      net (fanout=2)        0.216   Inst_SysCon/RstDbncQ_4
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (1.256ns logic, 2.686ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.253ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.447 - 1.056)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X49Y22.C4      net (fanout=3)        1.960   Inst_SysCon/RstQ<99>
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (0.941ns logic, 4.312ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.686ns (Levels of Logic = 1)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.DQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X49Y22.C5      net (fanout=2)        0.337   Inst_SysCon/RstDbncQ_5
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (0.997ns logic, 2.689ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_97 (SLICE_X26Y42.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.048ns (Levels of Logic = 1)
  Clock Path Skew:      -4.790ns (0.447 - 5.237)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][13838_3156
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X49Y22.C3      net (fanout=2)        2.169   Inst_SysCon/RstDbncQ_1
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (1.527ns logic, 4.521ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.320ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X49Y22.D1      net (fanout=1)        0.648   Inst_SysCon/RstDbncQ_9
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.202ns logic, 3.118ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.099ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X49Y22.D4      net (fanout=2)        0.427   Inst_SysCon/RstDbncQ_8
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (1.202ns logic, 2.897ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.985ns (Levels of Logic = 2)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X49Y22.D6      net (fanout=2)        0.313   Inst_SysCon/RstDbncQ_6
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.202ns logic, 2.783ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.914ns (Levels of Logic = 1)
  Clock Path Skew:      -2.756ns (0.447 - 3.203)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X49Y22.C2      net (fanout=2)        0.619   Inst_SysCon/RstDbncQ_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (0.943ns logic, 2.971ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.BQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X49Y22.D2      net (fanout=2)        0.432   Inst_SysCon/RstDbncQ_3
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.241ns logic, 2.902ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.037ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X49Y22.D3      net (fanout=2)        0.326   Inst_SysCon/RstDbncQ_2
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (1.241ns logic, 2.796ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.927ns (Levels of Logic = 2)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.CQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X49Y22.D5      net (fanout=2)        0.216   Inst_SysCon/RstDbncQ_4
    SLICE_X49Y22.D       Tilo                  0.259   lut4163_7
                                                       lut4163_7
    SLICE_X49Y22.C6      net (fanout=1)        0.118   lut4163_7
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.241ns logic, 2.686ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.447 - 1.056)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X49Y22.C4      net (fanout=3)        1.960   Inst_SysCon/RstQ<99>
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (0.926ns logic, 4.312ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.671ns (Levels of Logic = 1)
  Clock Path Skew:      -2.120ns (0.447 - 2.567)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.DQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X49Y22.C5      net (fanout=2)        0.337   Inst_SysCon/RstDbncQ_5
    SLICE_X49Y22.C       Tilo                  0.259   lut4163_7
                                                       lut4164_8
    SLICE_X26Y42.CE      net (fanout=2)        2.352   ][24231_9
    SLICE_X26Y42.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (0.982ns logic, 2.689ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_4 (SLICE_X35Y94.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.559ns (0.813 - 0.254)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y88.DQ      Tcko                  0.234   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X35Y94.D6      net (fanout=3)        0.409   Inst_SysCon/prevRes<0>
    SLICE_X35Y94.CLK     Tah         (-Th)    -0.215   Inst_SysCon/DcmProgReg<4>
                                                       lut8748_2442
                                                       Inst_SysCon/DcmProgReg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.449ns logic, 0.409ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd4 (SLICE_X35Y93.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd5 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.294 - 0.141)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd5 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.AQ      Tcko                  0.198   Inst_SysCon/state_FSM_FFd4-In
                                                       Inst_SysCon/state_FSM_FFd5
    SLICE_X35Y93.CX      net (fanout=1)        0.271   Inst_SysCon/state_FSM_FFd4-In
    SLICE_X35Y93.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/state_FSM_FFd6
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.257ns logic, 0.271ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_9 (SLICE_X50Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstDbncQ_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstDbncQ_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.CQ      Tcko                  0.200   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X50Y22.DX      net (fanout=2)        0.137   Inst_SysCon/RstDbncQ_8
    SLICE_X50Y22.CLK     Tckdi       (-Th)    -0.048   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.942ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ][13838_3156/CLK0
  Logical resource: Inst_SysCon/RstDbncQ_1/CLK0
  Location pin: ILOGIC_X26Y0.CLK0
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X26Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X26Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X26Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X26Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X20Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X20Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X20Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X36Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X50Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X50Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X50Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X50Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<3>/SR
  Logical resource: Inst_SysCon/bitCount_1/SR
  Location pin: SLICE_X34Y94.SR
  Clock network: ][13095_2454
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X26Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X26Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X26Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X26Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<0>/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X30Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X30Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X30Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: lut4093_2/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X34Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<3>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X34Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<3>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X34Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<3>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X34Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<3>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X34Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X48Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X48Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X48Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X48Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X21Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X21Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X21Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X21Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X21Y36.SR
  Clock network: ][IN_virtPIBox_4997_9590
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: lut8412_2225/SR
  Logical resource: Inst_SysCon/state_FSM_FFd1/SR
  Location pin: SLICE_X33Y88.SR
  Clock network: ][24193_5
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X21Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X21Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X21Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X21Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X21Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X31Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: lut8412_2225/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X33Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd6/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X35Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd6/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X35Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd6/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X35Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd6/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X35Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X35Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X35Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X35Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X37Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3409 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.766ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.721ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.AMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_4
    SLICE_X1Y76.A6       net (fanout=5)        7.422   Inst_camctlA/D_O<4>
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4354_119
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        2.068   ][24362_120
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.721ns (1.231ns logic, 9.490ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.DMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_7
    SLICE_X1Y76.D6       net (fanout=4)        7.087   Inst_camctlA/D_O<7>
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4348_114
    MCB_X0Y1.P1WRDATA23  net (fanout=1)        2.001   ][24359_115
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.319ns (1.231ns logic, 9.088ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA22), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.CMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_6
    SLICE_X1Y76.C6       net (fanout=6)        7.297   Inst_camctlA/D_O<6>
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4350_116
    MCB_X0Y1.P1WRDATA22  net (fanout=1)        1.679   lut4350_116
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.207ns (1.231ns logic, 8.976ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDCA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pc_rd_addr1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pc_rd_addr1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.CQ       Tcko                  0.200   Inst_FBCtl/pc_rd_addr1<3>
                                                       Inst_FBCtl/pc_rd_addr1_2
    MCB_X0Y1.P0CMDCA7    net (fanout=3)        0.134   Inst_FBCtl/pc_rd_addr1<2>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.229ns logic, 0.134ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDCA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pc_rd_addr1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pc_rd_addr1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.AQ       Tcko                  0.200   Inst_FBCtl/pc_rd_addr1<3>
                                                       Inst_FBCtl/pc_rd_addr1_0
    MCB_X0Y1.P0CMDCA5    net (fanout=3)        0.137   Inst_FBCtl/pc_rd_addr1<0>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.229ns logic, 0.137ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X13Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X13Y53.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X13Y53.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X0Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X0Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X0Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X0Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X0Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X0Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X0Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X0Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X0Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X0Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X0Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X0Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X0Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X0Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X0Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X0Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X0Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X0Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X0Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X0Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X0Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: ][IN_virtPIBox_5005_9600
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: ][IN_virtPIBox_5005_9600
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: ][IN_virtPIBox_5005_9600
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: ][IN_virtPIBox_5005_9600
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_int_rst/CLK
  Logical resource: Inst_FBCtl/pa_int_rst/CK
  Location pin: SLICE_X6Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_data_sel/CLK
  Logical resource: Inst_FBCtl/pa_wr_data_sel/CK
  Location pin: SLICE_X6Y57.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/rd_data_sel0/CLK
  Logical resource: Inst_FBCtl/rd_data_sel0/CK
  Location pin: SLICE_X6Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/CK
  Location pin: SLICE_X14Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CK
  Location pin: SLICE_X14Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/CK
  Location pin: SLICE_X14Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CK
  Location pin: SLICE_X14Y54.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_0/CK
  Location pin: SLICE_X1Y53.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_1/CK
  Location pin: SLICE_X1Y53.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_2/CK
  Location pin: SLICE_X1Y53.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_3/CK
  Location pin: SLICE_X1Y53.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_8/CK
  Location pin: SLICE_X1Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_9/CK
  Location pin: SLICE_X1Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_10/CK
  Location pin: SLICE_X1Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_11/CK
  Location pin: SLICE_X1Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_12/CK
  Location pin: SLICE_X1Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_13/CK
  Location pin: SLICE_X1Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_14/CK
  Location pin: SLICE_X1Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_15/CK
  Location pin: SLICE_X1Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_4/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_5/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1956895 paths analyzed, 8712 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.213ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA24), 5460 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.187ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.187ns (6.134ns logic, 7.053ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.187ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.187ns (6.134ns logic, 7.053ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.174ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.174ns (5.845ns logic, 7.329ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.174ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.174ns (5.845ns logic, 7.329ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.180ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.180ns (6.133ns logic, 7.047ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.180ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.180ns (6.133ns logic, 7.047ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.117ns (6.133ns logic, 6.984ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.117ns (6.133ns logic, 6.984ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.101ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.101ns (6.134ns logic, 6.967ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.101ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.101ns (6.134ns logic, 6.967ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.088ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.088ns (5.845ns logic, 7.243ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.088ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.088ns (5.845ns logic, 7.243ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.094ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.094ns (6.133ns logic, 6.961ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.094ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.094ns (6.133ns logic, 6.961ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.081ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.081ns (6.023ns logic, 7.058ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.081ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.081ns (6.023ns logic, 7.058ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.080ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.080ns (6.031ns logic, 7.049ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.080ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.080ns (6.031ns logic, 7.049ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (6.134ns logic, 6.932ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (6.134ns logic, 6.932ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (6.134ns logic, 6.932ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (6.134ns logic, 6.932ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (6.134ns logic, 6.932ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (6.134ns logic, 6.932ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.063ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (6.134ns logic, 6.929ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.063ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (6.134ns logic, 6.929ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.064ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.064ns (6.031ns logic, 7.033ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.064ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.064ns (6.031ns logic, 7.033ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.062ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.062ns (6.018ns logic, 7.044ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.062ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.062ns (6.018ns logic, 7.044ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (5.845ns logic, 7.208ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (5.845ns logic, 7.208ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (5.845ns logic, 7.208ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (5.845ns logic, 7.208ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (5.845ns logic, 7.208ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (5.845ns logic, 7.208ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.055ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (5.953ns logic, 7.102ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.055ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (5.953ns logic, 7.102ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.059ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (6.133ns logic, 6.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.050ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (5.845ns logic, 7.205ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.059ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (6.133ns logic, 6.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.059ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (6.133ns logic, 6.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.059ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (6.133ns logic, 6.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.059ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (6.133ns logic, 6.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.059ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (6.133ns logic, 6.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.050ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (5.845ns logic, 7.205ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.056ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.056ns (6.133ns logic, 6.923ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.056ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.056ns (6.133ns logic, 6.923ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.051ns (Levels of Logic = 7)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.051ns (5.845ns logic, 7.206ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.051ns (Levels of Logic = 7)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.051ns (5.845ns logic, 7.206ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.031ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (6.133ns logic, 6.898ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.031ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (6.133ns logic, 6.898ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.021ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.CX       net (fanout=6)        0.690   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Tcxcy                 0.093   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.021ns (5.847ns logic, 7.174ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.021ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.CX       net (fanout=6)        0.690   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Tcxcy                 0.093   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.021ns (5.847ns logic, 7.174ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.008ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.DX       net (fanout=6)        0.683   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Tdxcy                 0.087   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.008ns (5.841ns logic, 7.167ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.008ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.DX       net (fanout=6)        0.683   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Tdxcy                 0.087   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.008ns (5.841ns logic, 7.167ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.007ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.D6       net (fanout=6)        0.508   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (6.015ns logic, 6.992ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.007ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A4       net (fanout=6)        0.508   hijacker1/Gaussian1<4>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (6.018ns logic, 6.989ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.007ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A4       net (fanout=6)        0.508   hijacker1/Gaussian1<4>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (6.018ns logic, 6.989ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.007ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.D6       net (fanout=6)        0.508   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (6.015ns logic, 6.992ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.995ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.995ns (6.023ns logic, 6.972ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.995ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.995ns (6.023ns logic, 6.972ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.996ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (6.133ns logic, 6.863ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.994ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.994ns (6.031ns logic, 6.963ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.996ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (6.133ns logic, 6.863ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.994ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.994ns (6.031ns logic, 6.963ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.996ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (6.133ns logic, 6.863ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.996ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (6.133ns logic, 6.863ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.996ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (6.133ns logic, 6.863ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.996ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (6.133ns logic, 6.863ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.994ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.BX       net (fanout=6)        0.631   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.994ns (5.879ns logic, 7.115ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.994ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.BX       net (fanout=6)        0.631   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.994ns (5.879ns logic, 7.115ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.993ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (6.133ns logic, 6.860ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.993ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D3       net (fanout=6)        0.698   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (6.133ns logic, 6.860ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.134ns logic, 6.846ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.134ns logic, 6.846ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.134ns logic, 6.846ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.134ns logic, 6.846ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.134ns logic, 6.846ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.134ns logic, 6.846ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.978ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.978ns (6.031ns logic, 6.947ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.978ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.978ns (6.031ns logic, 6.947ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.979ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B6       net (fanout=1)        0.361   hijacker1/Gaussian1<9>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.979ns (6.134ns logic, 6.845ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.979ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B6       net (fanout=1)        0.361   hijacker1/Gaussian1<9>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D4       net (fanout=6)        0.822   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.979ns (6.134ns logic, 6.845ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.976ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.976ns (6.018ns logic, 6.958ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.976ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.976ns (6.018ns logic, 6.958ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.967ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (5.845ns logic, 7.122ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.967ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (5.845ns logic, 7.122ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.967ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (5.845ns logic, 7.122ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.967ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (5.845ns logic, 7.122ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.967ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (5.845ns logic, 7.122ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.967ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (5.845ns logic, 7.122ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.969ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.969ns (5.953ns logic, 7.016ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.969ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.969ns (5.953ns logic, 7.016ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.973ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.973ns (6.133ns logic, 6.840ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.973ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.973ns (6.133ns logic, 6.840ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.973ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.973ns (6.133ns logic, 6.840ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.973ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.973ns (6.133ns logic, 6.840ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.973ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.973ns (6.133ns logic, 6.840ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.973ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M12      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y42.D5       net (fanout=5)        0.736   hijacker1/DHL[0].m_ac/n0010<12>
    SLICE_X6Y42.DMUX     Tilo                  0.261   hijacker1/DHL[0].DoG<7>
                                                       lut4732_141
    SLICE_X7Y41.C4       net (fanout=1)        0.484   lut4732_141
    SLICE_X7Y41.C        Tilo                  0.259   lut4733_142
                                                       lut4733_142
    SLICE_X7Y41.B6       net (fanout=2)        0.293   lut4733_142
    SLICE_X7Y41.B        Tilo                  0.259   lut4733_142
                                                       lut4734_143
    SLICE_X1Y52.C4       net (fanout=1)        1.590   lut4734_143
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.973ns (6.133ns logic, 6.840ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X0Y39.DIADI0), 17984 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.592ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.592ns (6.043ns logic, 6.549ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.486ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.486ns (5.897ns logic, 6.589ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.422ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.422ns (5.846ns logic, 6.576ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.370ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.370ns (5.935ns logic, 6.435ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.320ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.CMUX    Topac                 0.533   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (5.749ns logic, 6.571ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.299ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.299ns (5.904ns logic, 6.395ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.264ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.264ns (5.789ns logic, 6.475ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.259ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.BMUX    Topab                 0.432   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.259ns (5.648ns logic, 6.611ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.200ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.200ns (5.738ns logic, 6.462ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.098ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.CMUX    Topac                 0.533   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.098ns (5.641ns logic, 6.457ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.077ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.077ns (5.796ns logic, 6.281ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.079ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.079ns (5.406ns logic, 6.673ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.037ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.BMUX    Topab                 0.432   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.037ns (5.540ns logic, 6.497ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.973ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.973ns (5.260ns logic, 6.713ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.967ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.AMUX    Topaa                 0.377   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D4      net (fanout=2)        0.453   hijacker1/OM1/hCornor/XEdge<0>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.967ns (5.593ns logic, 6.374ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.947ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.947ns (5.822ns logic, 6.125ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.933ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.B2       net (fanout=3)        0.546   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.933ns (5.935ns logic, 5.998ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.909ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.909ns (5.209ns logic, 6.700ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.827ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.B2       net (fanout=3)        0.546   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.827ns (5.789ns logic, 6.038ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.807ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.CMUX    Topac                 0.533   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.807ns (5.112ns logic, 6.695ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.792ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B3      net (fanout=3)        0.501   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.792ns (5.768ns logic, 6.024ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.786ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.786ns (5.267ns logic, 6.519ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.777ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X9Y82.B1       net (fanout=4)        0.782   lut5295_289
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.777ns (5.676ns logic, 6.101ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.770ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C1      net (fanout=3)        0.662   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.770ns (5.797ns logic, 5.973ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.763ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.B2       net (fanout=3)        0.546   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.763ns (5.738ns logic, 6.025ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.756ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Tbxcy                 0.157   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.756ns (5.604ns logic, 6.152ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.746ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.BMUX    Topab                 0.432   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.746ns (5.011ns logic, 6.735ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.745ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.AMUX    Topaa                 0.377   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D4      net (fanout=2)        0.453   hijacker1/OM1/hCornor/XEdge<0>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.745ns (5.485ns logic, 6.260ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_1 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.741ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_1 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.BQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_1
    SLICE_X15Y82.D4      net (fanout=3)        0.460   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<1>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.741ns (5.921ns logic, 5.820ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.742ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.A3       net (fanout=3)        0.578   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.742ns (5.514ns logic, 6.228ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_10 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.731ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_10 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.CQ      Tcko                  0.447   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_10
    SLICE_X15Y82.D5      net (fanout=3)        0.411   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<10>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.731ns (5.960ns logic, 5.771ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.725ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.725ns (5.714ns logic, 6.011ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.708ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X13Y82.B1      net (fanout=3)        0.458   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.708ns (5.730ns logic, 5.978ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.696ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.COUT    Topcyc                0.295   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.696ns (5.725ns logic, 5.971ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.694ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B6      net (fanout=3)        0.320   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (5.851ns logic, 5.843ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.676ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.COUT    Topcya                0.395   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.676ns (5.529ns logic, 6.147ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.671ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X9Y82.B1       net (fanout=4)        0.782   lut5295_289
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.671ns (5.530ns logic, 6.141ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.661ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.CMUX    Topac                 0.533   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.B2       net (fanout=3)        0.546   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.661ns (5.641ns logic, 6.020ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.640ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.B2       net (fanout=3)        0.546   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.640ns (5.796ns logic, 5.844ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.636ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.A3       net (fanout=3)        0.578   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.636ns (5.368ns logic, 6.268ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.629ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.DMUX    Topbd                 0.537   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.C5      net (fanout=5)        0.400   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<2>
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.629ns (5.807ns logic, 5.822ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.614ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B10      net (fanout=36)       0.688   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.614ns (5.676ns logic, 5.938ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.607ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X9Y82.B1       net (fanout=4)        0.782   lut5295_289
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.607ns (5.479ns logic, 6.128ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.601ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Tbxcy                 0.157   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B3      net (fanout=3)        0.501   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.601ns (5.550ns logic, 6.051ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.600ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.BMUX    Topab                 0.432   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.B2       net (fanout=3)        0.546   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.600ns (5.540ns logic, 6.060ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.584ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B3      net (fanout=3)        0.501   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.A0       net (fanout=3)        0.833   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.584ns (5.239ns logic, 6.345ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.579ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Tbxcy                 0.157   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C1      net (fanout=3)        0.662   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.579ns (5.579ns logic, 6.000ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.576ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.DQ      Tcko                  0.447   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20
    SLICE_X13Y84.D3      net (fanout=3)        0.516   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.576ns (6.082ns logic, 5.494ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.572ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.A3       net (fanout=3)        0.578   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.572ns (5.317ns logic, 6.255ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.571ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.A2       net (fanout=3)        0.713   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.571ns (5.406ns logic, 6.165ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.551ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X8Y81.A2       net (fanout=2)        0.619   lut5312_293
    SLICE_X8Y81.A        Tilo                  0.205   lut5313_294
                                                       lut5313_294
    DSP48_X0Y20.B4       net (fanout=3)        0.742   lut5313_294
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.551ns (5.676ns logic, 5.875ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.541ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.COUT    Topcyc                0.295   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B3      net (fanout=3)        0.501   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.541ns (5.671ns logic, 5.870ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.538ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X13Y82.B1      net (fanout=3)        0.458   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.538ns (5.533ns logic, 6.005ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.534ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Tbxcy                 0.157   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.534ns (5.496ns logic, 6.038ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.519ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.COUT    Topcyc                0.295   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C1      net (fanout=3)        0.662   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.519ns (5.700ns logic, 5.819ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_1 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.519ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_1 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.BQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_1
    SLICE_X15Y82.D4      net (fanout=3)        0.460   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<1>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.519ns (5.813ns logic, 5.706ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.521ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.COUT    Topcya                0.395   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B3      net (fanout=3)        0.501   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.521ns (5.475ns logic, 6.046ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.514ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.DMUX    Topbd                 0.537   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X13Y82.B5      net (fanout=5)        0.241   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<2>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.514ns (5.753ns logic, 5.761ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.510ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B16      net (fanout=36)       0.584   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.510ns (5.676ns logic, 5.834ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_10 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.509ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_10 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.CQ      Tcko                  0.447   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_10
    SLICE_X15Y82.D5      net (fanout=3)        0.411   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<10>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.509ns (5.852ns logic, 5.657ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.510ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B17      net (fanout=36)       0.584   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.510ns (5.676ns logic, 5.834ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.508ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B10      net (fanout=36)       0.688   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.508ns (5.530ns logic, 5.978ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.505ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.CMUX    Topac                 0.533   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X9Y82.B1       net (fanout=4)        0.782   lut5295_289
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.505ns (5.382ns logic, 6.123ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.503ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Tbxcy                 0.157   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B6      net (fanout=3)        0.320   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.503ns (5.633ns logic, 5.870ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.500ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X13Y82.B1      net (fanout=3)        0.458   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.A0       net (fanout=3)        0.833   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.500ns (5.201ns logic, 6.299ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.499ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.COUT    Topcya                0.395   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C1      net (fanout=3)        0.662   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.499ns (5.504ns logic, 5.995ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.484ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X9Y82.B1       net (fanout=4)        0.782   lut5295_289
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.484ns (5.537ns logic, 5.947ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.486ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B6      net (fanout=3)        0.320   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.A0       net (fanout=3)        0.833   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.486ns (5.322ns logic, 6.164ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.486ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X9Y82.B1       net (fanout=4)        0.782   lut5295_289
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.486ns (5.147ns logic, 6.339ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.480ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CX      net (fanout=2)        0.742   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.COUT    Tcxcy                 0.107   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.480ns (5.537ns logic, 5.943ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.474ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.COUT    Topcyc                0.295   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.474ns (5.617ns logic, 5.857ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.479ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C1      net (fanout=3)        0.662   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.479ns (5.268ns logic, 6.211ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.470ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.DQ      Tcko                  0.447   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20
    SLICE_X13Y84.D3      net (fanout=3)        0.516   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.470ns (5.936ns logic, 5.534ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.470ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.CMUX    Topac                 0.533   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.A3       net (fanout=3)        0.578   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.470ns (5.220ns logic, 6.250ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.468ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B8       net (fanout=36)       0.542   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.468ns (5.676ns logic, 5.792ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.468ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B7       net (fanout=36)       0.542   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.468ns (5.676ns logic, 5.792ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.465ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X11Y81.B4      net (fanout=4)        0.498   lut5296_290
    SLICE_X11Y81.B       Tilo                  0.259   lut5319_299
                                                       lut5319_299
    SLICE_X11Y81.A4      net (fanout=1)        0.440   lut5319_299
    SLICE_X11Y81.A       Tilo                  0.259   lut5319_299
                                                       lut5320_300
    DSP48_X0Y20.A2       net (fanout=3)        0.713   ][24601_301
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.465ns (5.260ns logic, 6.205ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.461ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B12      net (fanout=36)       0.535   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.461ns (5.676ns logic, 5.785ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.461ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B11      net (fanout=36)       0.535   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.461ns (5.676ns logic, 5.785ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.461ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B14      net (fanout=36)       0.535   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.461ns (5.676ns logic, 5.785ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.449ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.A3       net (fanout=3)        0.578   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.449ns (5.375ns logic, 6.074ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.454ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.AMUX    Topaa                 0.377   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D4      net (fanout=2)        0.453   hijacker1/OM1/hCornor/XEdge<0>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.454ns (4.956ns logic, 6.498ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.454ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.COUT    Topcya                0.395   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.454ns (5.421ns logic, 6.033ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.443ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.COUT    Topcyc                0.295   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B6      net (fanout=3)        0.320   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.443ns (5.754ns logic, 5.689ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.448ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B6       net (fanout=36)       0.522   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.448ns (5.676ns logic, 5.772ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.447ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B15      net (fanout=36)       0.521   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.447ns (5.676ns logic, 5.771ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.447ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Topbc                 0.514   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B13      net (fanout=36)       0.521   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.447ns (5.676ns logic, 5.771ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.445ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X8Y81.A2       net (fanout=2)        0.619   lut5312_293
    SLICE_X8Y81.A        Tilo                  0.205   lut5313_294
                                                       lut5313_294
    DSP48_X0Y20.B4       net (fanout=3)        0.742   lut5313_294
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.445ns (5.530ns logic, 5.915ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.444ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B10      net (fanout=36)       0.688   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.444ns (5.479ns logic, 5.965ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.444ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.BMUX    Topab                 0.432   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X9Y82.B1       net (fanout=4)        0.782   lut5295_289
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.444ns (5.281ns logic, 6.163ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.436ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.CMUX    Topac                 0.533   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X13Y82.B1      net (fanout=3)        0.458   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.436ns (5.436ns logic, 6.000ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.434ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.COUT    Topcyb                0.375   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.AMUX    Tcina                 0.177   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X11Y82.C3      net (fanout=3)        0.700   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<3>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.A1       net (fanout=3)        0.755   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.434ns (5.185ns logic, 6.249ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.429ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.DMUX    Tbxd                  0.310   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.C5      net (fanout=5)        0.400   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<2>
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.429ns (5.580ns logic, 5.849ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.423ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.COUT    Topcya                0.395   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X12Y83.CIN     net (fanout=1)        0.003   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
    SLICE_X12Y83.BMUX    Tcinb                 0.260   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>7
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_6
    SLICE_X13Y82.B6      net (fanout=3)        0.320   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<4>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.423ns (5.558ns logic, 5.865ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.415ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.AQ      Tcko                  0.391   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/DX_ShiftReg_19
    SLICE_X15Y82.D2      net (fanout=2)        1.035   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<19>
    SLICE_X15Y82.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/DX_ShiftReg<22>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.C4      net (fanout=2)        0.770   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd1
    SLICE_X12Y82.CMUX    Topcc                 0.392   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>2
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X13Y82.B1      net (fanout=3)        0.458   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X13Y82.B       Tilo                  0.259   lut5325_305
                                                       lut5325_305
    SLICE_X11Y82.D3      net (fanout=1)        0.822   lut5325_305
    SLICE_X11Y82.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5326_306
    SLICE_X9Y81.B1       net (fanout=1)        0.799   lut5326_306
    SLICE_X9Y81.B        Tilo                  0.259   lut5327_307
                                                       lut5327_307
    DSP48_X0Y20.B0       net (fanout=3)        0.512   lut5327_307
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.415ns (5.591ns logic, 5.824ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.409ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X12Y82.A3      net (fanout=5)        1.981   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X12Y82.BMUX    Topab                 0.432   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.A3       net (fanout=3)        0.578   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_A_M            2.835   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.409ns (5.119ns logic, 6.290ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.407ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.DMUX    Topbd                 0.537   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.C5      net (fanout=5)        0.400   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<2>
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X9Y82.B2       net (fanout=4)        0.639   lut5296_290
    SLICE_X9Y82.B        Tilo                  0.259   lut5322_302
                                                       lut5322_302
    SLICE_X9Y82.A2       net (fanout=1)        0.765   lut5322_302
    SLICE_X9Y82.A        Tilo                  0.259   lut5322_302
                                                       lut5323_303
    DSP48_X0Y20.B1       net (fanout=3)        0.517   ][24602_304
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.407ns (5.699ns logic, 5.708ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.406ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.DQ      Tcko                  0.447   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_20
    SLICE_X13Y84.D3      net (fanout=3)        0.516   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<20>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BX      net (fanout=2)        0.415   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.CMUX    Taxc                  0.317   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D2      net (fanout=3)        0.650   hijacker1/OM1/hCornor/Madd_n0086_Madd_lut<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5312_293
    SLICE_X11Y83.C3      net (fanout=2)        0.463   lut5312_293
    SLICE_X11Y83.CMUX    Tilo                  0.313   lut5315_295
                                                       lut5316_296
    SLICE_X11Y83.B1      net (fanout=1)        0.673   lut5316_296
    SLICE_X11Y83.B       Tilo                  0.259   lut5315_295
                                                       lut5317_297
    DSP48_X0Y20.B3       net (fanout=3)        0.899   ][24600_298
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.406ns (5.885ns logic, 5.521ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.404ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B17      net (fanout=36)       0.584   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.404ns (5.530ns logic, 5.874ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 (FF)
  Destination:          hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.404ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0 to hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.AQ      Tcko                  0.408   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<3>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_0
    SLICE_X13Y84.D5      net (fanout=5)        1.571   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<0>
    SLICE_X13Y84.DMUX    Tilo                  0.313   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.B5      net (fanout=2)        0.388   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd
    SLICE_X12Y82.BMUX    Topbb                 0.368   hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>3
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_lut<0>1
                                                       hijacker1/OM1/hCornor/_i000002/Madd_n0016_Madd_cy<0>_2
    SLICE_X11Y82.D1      net (fanout=3)        0.690   hijacker1/OM1/hCornor/XEdge<1>
    SLICE_X11Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5295_289
    SLICE_X11Y82.C4      net (fanout=4)        0.477   lut5295_289
    SLICE_X11Y82.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD
                                                       lut5296_290
    SLICE_X7Y82.A3       net (fanout=4)        0.736   lut5296_290
    SLICE_X7Y82.A        Tilo                  0.259   lut5297_291
                                                       lut5297_291
    DSP48_X0Y20.B16      net (fanout=36)       0.584   lut5297_291
    DSP48_X0Y20.M5       Tdspdo_B_M            3.364   hijacker1/OM1/hCornor/m_a/Mmult_n0010
                                                       hijacker1/OM1/hCornor/m_a/Mmult_n0010
    RAMB8_X0Y39.DIADI0   net (fanout=3)        1.428   hijacker1/OM1/hCornor/m_a/n0010<5>
    RAMB8_X0Y39.CLKAWRCLKTrdck_DIA             0.300   hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.404ns (5.530ns logic, 5.874ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA16), 2165 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.476ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.476ns (5.935ns logic, 6.541ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.476ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.476ns (5.935ns logic, 6.541ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.463ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.463ns (5.646ns logic, 6.817ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.463ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.463ns (5.646ns logic, 6.817ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.469ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.469ns (5.934ns logic, 6.535ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.469ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.469ns (5.934ns logic, 6.535ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.406ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.406ns (5.934ns logic, 6.472ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.406ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.406ns (5.934ns logic, 6.472ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.370ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.370ns (5.824ns logic, 6.546ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.370ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.370ns (5.824ns logic, 6.546ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.369ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.369ns (5.832ns logic, 6.537ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.369ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.369ns (5.832ns logic, 6.537ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.355ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (5.935ns logic, 6.420ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.355ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (5.935ns logic, 6.420ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.355ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (5.935ns logic, 6.420ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.355ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (5.935ns logic, 6.420ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.355ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (5.935ns logic, 6.420ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.355ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B5       net (fanout=6)        0.569   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (5.935ns logic, 6.420ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.353ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.353ns (5.832ns logic, 6.521ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.353ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.353ns (5.832ns logic, 6.521ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.351ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.351ns (5.819ns logic, 6.532ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.351ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.351ns (5.819ns logic, 6.532ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (5.646ns logic, 6.696ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (5.646ns logic, 6.696ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (5.646ns logic, 6.696ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (5.646ns logic, 6.696ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (5.646ns logic, 6.696ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D2       net (fanout=5)        0.848   hijacker1/Gaussian1<7>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (5.646ns logic, 6.696ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.344ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.344ns (5.754ns logic, 6.590ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.344ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.344ns (5.754ns logic, 6.590ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.348ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.348ns (5.934ns logic, 6.414ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.348ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.348ns (5.934ns logic, 6.414ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.348ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.348ns (5.934ns logic, 6.414ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.348ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.348ns (5.934ns logic, 6.414ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.348ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.348ns (5.934ns logic, 6.414ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.348ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<8>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.348ns (5.934ns logic, 6.414ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.340ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.340ns (5.646ns logic, 6.694ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.340ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.340ns (5.646ns logic, 6.694ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.310ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.CX       net (fanout=6)        0.690   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Tcxcy                 0.093   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.310ns (5.648ns logic, 6.662ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.310ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.CX       net (fanout=6)        0.690   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Tcxcy                 0.093   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.310ns (5.648ns logic, 6.662ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.297ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.DX       net (fanout=6)        0.683   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Tdxcy                 0.087   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.297ns (5.642ns logic, 6.655ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.297ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.DX       net (fanout=6)        0.683   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Tdxcy                 0.087   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.297ns (5.642ns logic, 6.655ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.296ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A4       net (fanout=6)        0.508   hijacker1/Gaussian1<4>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.296ns (5.819ns logic, 6.477ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.296ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A4       net (fanout=6)        0.508   hijacker1/Gaussian1<4>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.296ns (5.819ns logic, 6.477ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.296ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.D6       net (fanout=6)        0.508   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.296ns (5.816ns logic, 6.480ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.296ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.D6       net (fanout=6)        0.508   hijacker1/Gaussian1<3>
    SLICE_X6Y41.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.296ns (5.816ns logic, 6.480ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.285ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.934ns logic, 6.351ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.285ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.934ns logic, 6.351ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.285ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.934ns logic, 6.351ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.285ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.934ns logic, 6.351ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.285ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.934ns logic, 6.351ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.285ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.A4       net (fanout=3)        0.500   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.934ns logic, 6.351ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.283ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.BX       net (fanout=6)        0.631   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.283ns (5.680ns logic, 6.603ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.283ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.BX       net (fanout=6)        0.631   hijacker1/Gaussian1<1>
    SLICE_X6Y41.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.283ns (5.680ns logic, 6.603ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.268ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B6       net (fanout=1)        0.361   hijacker1/Gaussian1<9>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.268ns (5.935ns logic, 6.333ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.268ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.408   hijacker1/Gaussian1<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X6Y41.B6       net (fanout=1)        0.361   hijacker1/Gaussian1<9>
    SLICE_X6Y41.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.268ns (5.935ns logic, 6.333ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.253ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.AX       net (fanout=6)        0.654   hijacker1/Gaussian1<4>
    SLICE_X6Y42.DQ       Tito_logic            0.786   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.253ns (5.630ns logic, 6.623ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.253ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.AX       net (fanout=6)        0.654   hijacker1/Gaussian1<4>
    SLICE_X6Y42.DQ       Tito_logic            0.786   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.253ns (5.630ns logic, 6.623ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.249ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (5.824ns logic, 6.425ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.249ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (5.824ns logic, 6.425ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.249ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (5.824ns logic, 6.425ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.249ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (5.824ns logic, 6.425ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.249ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (5.824ns logic, 6.425ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.249ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X6Y42.B5       net (fanout=6)        0.577   hijacker1/Gaussian1<5>
    SLICE_X6Y42.DQ       Tad_logic             0.980   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (5.824ns logic, 6.425ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.248ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.248ns (5.832ns logic, 6.416ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.248ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.248ns (5.832ns logic, 6.416ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.248ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.248ns (5.832ns logic, 6.416ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.248ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.248ns (5.832ns logic, 6.416ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.248ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.248ns (5.832ns logic, 6.416ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.248ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C6       net (fanout=6)        0.565   hijacker1/Gaussian1<2>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.248ns (5.832ns logic, 6.416ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.232ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (5.832ns logic, 6.400ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.232ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (5.832ns logic, 6.400ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.232ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (5.832ns logic, 6.400ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.232ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (5.832ns logic, 6.400ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.232ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (5.832ns logic, 6.400ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.232ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X6Y41.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<10>
    SLICE_X6Y41.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (5.832ns logic, 6.400ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.819ns logic, 6.411ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.819ns logic, 6.411ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.819ns logic, 6.411ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.819ns logic, 6.411ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.819ns logic, 6.411ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X6Y42.A6       net (fanout=1)        0.563   hijacker1/Gaussian1<12>
    SLICE_X6Y42.DQ       Tad_logic             0.975   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (5.819ns logic, 6.411ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.221ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8
    SLICE_X6Y42.C6       net (fanout=6)        0.564   hijacker1/Gaussian1<6>
    SLICE_X6Y42.DQ       Tad_logic             0.844   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<6>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.221ns (5.688ns logic, 6.533ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.221ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8
    SLICE_X6Y42.C6       net (fanout=6)        0.564   hijacker1/Gaussian1<6>
    SLICE_X6Y42.DQ       Tad_logic             0.844   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<6>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.221ns (5.688ns logic, 6.533ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.226ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.BQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.D5       net (fanout=1)        0.438   hijacker1/Gaussian1<11>
    SLICE_X6Y41.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.226ns (5.816ns logic, 6.410ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.754ns logic, 6.469ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.754ns logic, 6.469ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.226ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.BQ       Tcko                  0.408   hijacker1/Gaussian1<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X6Y41.D5       net (fanout=1)        0.438   hijacker1/Gaussian1<11>
    SLICE_X6Y41.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.226ns (5.816ns logic, 6.410ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.754ns logic, 6.469ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.754ns logic, 6.469ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.754ns logic, 6.469ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.CQ       Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X6Y41.AX       net (fanout=3)        0.618   hijacker1/Gaussian1<0>
    SLICE_X6Y41.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y42.DQ       Tito_logic            0.711   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.754ns logic, 6.469ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.219ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A12      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.646ns logic, 6.573ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.219ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A8       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.646ns logic, 6.573ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.219ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A14      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.646ns logic, 6.573ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.219ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A10      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.646ns logic, 6.573ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.219ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A11      net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.646ns logic, 6.573ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.219ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X6Y42.D1       net (fanout=1)        0.725   hijacker1/Gaussian1<15>
    SLICE_X6Y42.DQ       Tad_logic             0.802   hijacker1/DHL[0].DoG<7>
                                                       lut4480_1108
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A9       net (fanout=13)       0.539   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.646ns logic, 6.573ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.206ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_8
    SLICE_X6Y42.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<14>
    SLICE_X6Y42.DQ       Tad_logic             0.844   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<6>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A16      net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.206ns (5.688ns logic, 6.518ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.206ns (Levels of Logic = 6)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.408   hijacker1/win1/Window_4
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_8
    SLICE_X6Y42.C3       net (fanout=1)        0.549   hijacker1/Gaussian1<14>
    SLICE_X6Y42.DQ       Tad_logic             0.844   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<6>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
                                                       hijacker1/DHL[0].DoG<7>_rt
    DSP48_X0Y10.A7       net (fanout=13)       0.660   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y40.D5       net (fanout=7)        1.302   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y40.D        Tilo                  0.259   lut4795_177
                                                       lut4795_177
    SLICE_X7Y41.A6       net (fanout=2)        0.519   lut4795_177
    SLICE_X7Y41.A        Tilo                  0.259   lut4733_142
                                                       lut4796_178
    SLICE_X1Y52.A6       net (fanout=2)        1.241   lut4796_178
    SLICE_X1Y52.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4798_180
    SLICE_X1Y54.B1       net (fanout=2)        1.111   lut4798_180
    SLICE_X1Y54.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_2
                                                       lut4843_207
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.136   ][24443_208
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.206ns (5.688ns logic, 6.518ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2CMDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pb_wr_addr_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pb_wr_addr_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y80.CQ       Tcko                  0.200   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    MCB_X0Y1.P2CMDRA7    net (fanout=3)        0.162   Inst_FBCtl/pb_wr_addr<14>
    MCB_X0Y1.P2CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.229ns logic, 0.162ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2CMDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pb_wr_addr_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pb_wr_addr_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.DQ       Tcko                  0.200   Inst_FBCtl/pb_wr_addr<11>
                                                       Inst_FBCtl/pb_wr_addr_11
    MCB_X0Y1.P2CMDRA4    net (fanout=3)        0.135   Inst_FBCtl/pb_wr_addr<11>
    MCB_X0Y1.P2CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.229ns logic, 0.135ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_80 (SLICE_X14Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff_64 (FF)
  Destination:          hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_80 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff_64 to hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AMUX    Tshcko                0.238   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<59>
                                                       hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff_64
    SLICE_X14Y30.DX      net (fanout=4)        0.234   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<64>
    SLICE_X14Y30.CLK     Tdh         (-Th)     0.100   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>
                                                       hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_80
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.138ns logic, 0.234ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y24.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y32.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y40.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y45.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y45.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y44.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y44.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y30.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y43.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y43.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y41.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y39.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y47.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y46.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y46.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y43.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y44.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y45.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y42.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_3/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_2/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_6/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_0/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_5/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_1/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_7/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_4/CLK
  Location pin: SLICE_X6Y43.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_81/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_87/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_83/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_84/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_82/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_86/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_80/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<85>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_85/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_57/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_58/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_56/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_55/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_54/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_59/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_53/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<52>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_52/CLK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_56/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_61/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_55/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_64/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_53/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_60/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_52/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<54>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_54/CLK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_57/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_61/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_59/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_60/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_52/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_64/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_53/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIy_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIy_col_sum_SR_58/CLK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<29>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_29/CLK
  Location pin: SLICE_X18Y87.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_23/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_27/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_25/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_26/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_21/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_28/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_22/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<24>/CLK
  Logical resource: hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_24/CLK
  Location pin: SLICE_X18Y88.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_1/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_6/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_3/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_7/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_2/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_5/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_0/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_4/CLK
  Location pin: SLICE_X22Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<59>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_56/CLK
  Location pin: SLICE_X22Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<59>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_61/CLK
  Location pin: SLICE_X22Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6077 paths analyzed, 1480 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.575ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/ERR_O (SLICE_X36Y24.D3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      13.006ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.AQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X33Y88.A1      net (fanout=26)       5.835   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X33Y88.A       Tilo                  0.259   lut8412_2225
                                                       lut8412_2225
    SLICE_X36Y24.D3      net (fanout=11)       6.124   lut8412_2225
    SLICE_X36Y24.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut10277_3107
                                                       Inst_camctlA/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                     13.006ns (1.047ns logic, 11.959ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.CQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X33Y88.A5      net (fanout=25)       4.743   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X33Y88.A       Tilo                  0.259   lut8412_2225
                                                       lut8412_2225
    SLICE_X36Y24.D3      net (fanout=11)       6.124   lut8412_2225
    SLICE_X36Y24.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut10277_3107
                                                       Inst_camctlA/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                     11.914ns (1.047ns logic, 10.867ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (SLICE_X44Y26.A6), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.971ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.AQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X33Y88.A1      net (fanout=26)       5.835   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X33Y88.A       Tilo                  0.259   lut8412_2225
                                                       lut8412_2225
    SLICE_X43Y28.A4      net (fanout=11)       5.350   lut8412_2225
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.971ns (1.254ns logic, 11.717ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.879ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.CQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X33Y88.A5      net (fanout=25)       4.743   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X33Y88.A       Tilo                  0.259   lut8412_2225
                                                       lut8412_2225
    SLICE_X43Y28.A4      net (fanout=11)       5.350   lut8412_2225
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.879ns (1.254ns logic, 10.625ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.440ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y28.AMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_0
    SLICE_X45Y38.B4      net (fanout=4)        1.916   Inst_camctlA/Inst_TWICtl/sclCnt<0>
    SLICE_X45Y38.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8260_1694
    SLICE_X43Y24.D3      net (fanout=20)       2.270   lut8260_1694
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.440ns (1.786ns logic, 5.654ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y28.DMUX    Tshcko                0.488   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_3
    SLICE_X45Y38.B2      net (fanout=2)        1.875   Inst_camctlA/Inst_TWICtl/sclCnt<3>
    SLICE_X45Y38.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8260_1694
    SLICE_X43Y24.D3      net (fanout=20)       2.270   lut8260_1694
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (1.813ns logic, 5.613ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.161ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y28.CQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_4
    SLICE_X45Y38.B3      net (fanout=3)        1.707   Inst_camctlA/Inst_TWICtl/sclCnt<4>
    SLICE_X45Y38.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8260_1694
    SLICE_X43Y24.D3      net (fanout=20)       2.270   lut8260_1694
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (1.716ns logic, 5.445ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y28.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_1
    SLICE_X45Y38.B1      net (fanout=4)        1.670   Inst_camctlA/Inst_TWICtl/sclCnt<1>
    SLICE_X45Y38.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8260_1694
    SLICE_X43Y24.D3      net (fanout=20)       2.270   lut8260_1694
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (1.716ns logic, 5.408ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.942ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_5 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y28.CQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_5
    SLICE_X45Y38.B5      net (fanout=3)        1.432   Inst_camctlA/Inst_TWICtl/sclCnt<5>
    SLICE_X45Y38.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8260_1694
    SLICE_X43Y24.D3      net (fanout=20)       2.270   lut8260_1694
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (1.772ns logic, 5.170ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y28.BQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_2
    SLICE_X45Y38.B6      net (fanout=3)        1.371   Inst_camctlA/Inst_TWICtl/sclCnt<2>
    SLICE_X45Y38.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8260_1694
    SLICE_X43Y24.D3      net (fanout=20)       2.270   lut8260_1694
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.825ns (1.716ns logic, 5.109ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.943ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y37.CMUX    Tshcko                0.461   ][12357_1780
                                                       Inst_camctlA/initA_1
    SLICE_X34Y41.D2      net (fanout=22)       1.322   Inst_camctlA/initA<1>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X42Y29.B1      net (fanout=7)        2.061   Inst_camctlA/_n0130<32>
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.943ns (1.417ns logic, 4.526ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AQ      Tcko                  0.408   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X34Y41.D1      net (fanout=23)       1.324   Inst_camctlA/initA<0>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X42Y29.B1      net (fanout=7)        2.061   Inst_camctlA/_n0130<32>
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (1.364ns logic, 4.528ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.771ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.BQ      Tcko                  0.408   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X34Y41.D4      net (fanout=20)       1.203   Inst_camctlA/initA<3>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X42Y29.B1      net (fanout=7)        2.061   Inst_camctlA/_n0130<32>
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (1.364ns logic, 4.407ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AMUX    Tshcko                0.455   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_2
    SLICE_X34Y41.D3      net (fanout=21)       1.124   Inst_camctlA/initA<2>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X42Y29.B1      net (fanout=7)        2.061   Inst_camctlA/_n0130<32>
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.411ns logic, 4.328ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.406ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y37.CMUX    Tshcko                0.461   ][12357_1780
                                                       Inst_camctlA/initA_1
    SLICE_X34Y41.D2      net (fanout=22)       1.322   Inst_camctlA/initA<1>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X43Y28.B6      net (fanout=7)        1.894   Inst_camctlA/_n0130<32>
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (1.471ns logic, 3.935ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AQ      Tcko                  0.408   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X34Y41.D1      net (fanout=23)       1.324   Inst_camctlA/initA<0>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X43Y28.B6      net (fanout=7)        1.894   Inst_camctlA/_n0130<32>
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.355ns (1.418ns logic, 3.937ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.234ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.BQ      Tcko                  0.408   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X34Y41.D4      net (fanout=20)       1.203   Inst_camctlA/initA<3>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X43Y28.B6      net (fanout=7)        1.894   Inst_camctlA/_n0130<32>
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.234ns (1.418ns logic, 3.816ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AMUX    Tshcko                0.455   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_2
    SLICE_X34Y41.D3      net (fanout=21)       1.124   Inst_camctlA/initA<2>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X43Y28.B6      net (fanout=7)        1.894   Inst_camctlA/_n0130<32>
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.465ns logic, 3.737ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.DQ      Tcko                  0.408   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X34Y41.D5      net (fanout=19)       0.633   Inst_camctlA/initA<4>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X42Y29.B1      net (fanout=7)        2.061   Inst_camctlA/_n0130<32>
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (1.364ns logic, 3.837ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.454 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.D       Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X42Y29.B1      net (fanout=7)        2.061   Inst_camctlA/_n0130<32>
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.620ns logic, 3.204ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.454 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.DQ      Tcko                  0.408   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X34Y41.D5      net (fanout=19)       0.633   Inst_camctlA/initA<4>
    SLICE_X34Y41.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X43Y28.B6      net (fanout=7)        1.894   Inst_camctlA/_n0130<32>
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (1.418ns logic, 3.246ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.426ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/bitCount_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y21.AQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/bitCount<1>
                                                       Inst_camctlA/Inst_TWICtl/bitCount_0
    SLICE_X43Y24.C2      net (fanout=4)        1.349   Inst_camctlA/Inst_TWICtl/bitCount<0>
    SLICE_X43Y24.C       Tilo                  0.259   lut8364_1695
                                                       lut8393_1701
    SLICE_X43Y28.B4      net (fanout=3)        0.845   lut8393_1701
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.513ns logic, 2.913ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.454 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.D       Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X43Y28.B6      net (fanout=7)        1.894   Inst_camctlA/_n0130<32>
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (1.674ns logic, 2.613ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.254ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/bitCount_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y21.BQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/bitCount<1>
                                                       Inst_camctlA/Inst_TWICtl/bitCount_1
    SLICE_X43Y24.C1      net (fanout=3)        1.177   Inst_camctlA/Inst_TWICtl/bitCount<1>
    SLICE_X43Y24.C       Tilo                  0.259   lut8364_1695
                                                       lut8393_1701
    SLICE_X43Y28.B4      net (fanout=3)        0.845   lut8393_1701
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (1.513ns logic, 2.741ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/bitCount_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.DMUX    Tshcko                0.461   lut8375_1699
                                                       Inst_camctlA/Inst_TWICtl/bitCount_2
    SLICE_X43Y24.C4      net (fanout=2)        0.903   Inst_camctlA/Inst_TWICtl/bitCount<2>
    SLICE_X43Y24.C       Tilo                  0.259   lut8364_1695
                                                       lut8393_1701
    SLICE_X43Y28.B4      net (fanout=3)        0.845   lut8393_1701
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.527ns logic, 2.467ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.454 - 0.500)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.BQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X42Y29.B5      net (fanout=34)       1.638   Inst_camctlA/state_FSM_FFd3
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.144ns logic, 2.781ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.454 - 0.510)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y16.CMUX    Tshcko                0.461   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlA/state_FSM_FFd1
    SLICE_X43Y28.A6      net (fanout=29)       2.364   Inst_camctlA/state_FSM_FFd1
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (1.009ns logic, 2.896ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.454 - 0.500)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.AQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X42Y29.B6      net (fanout=35)       1.573   Inst_camctlA/state_FSM_FFd2
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.144ns logic, 2.716ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.822ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y22.BQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/subState<1>
                                                       Inst_camctlA/Inst_TWICtl/subState_1
    SLICE_X43Y24.D2      net (fanout=14)       0.841   Inst_camctlA/Inst_TWICtl/subState<1>
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.513ns logic, 2.309ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.766ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.454 - 0.500)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.BQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X43Y28.B2      net (fanout=34)       1.849   Inst_camctlA/state_FSM_FFd3
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.198ns logic, 2.568ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.454 - 0.500)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.AQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X43Y28.B1      net (fanout=35)       1.709   Inst_camctlA/state_FSM_FFd2
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.198ns logic, 2.428ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.614ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y22.AQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/subState<1>
                                                       Inst_camctlA/Inst_TWICtl/subState_0
    SLICE_X43Y24.D5      net (fanout=15)       0.633   Inst_camctlA/Inst_TWICtl/subState<0>
    SLICE_X43Y24.D       Tilo                  0.259   lut8364_1695
                                                       lut8364_1695
    SLICE_X43Y28.B5      net (fanout=14)       0.749   lut8364_1695
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.513ns logic, 2.101ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X43Y24.C3      net (fanout=9)        0.486   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X43Y24.C       Tilo                  0.259   lut8364_1695
                                                       lut8393_1701
    SLICE_X43Y28.B4      net (fanout=3)        0.845   lut8393_1701
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.457ns logic, 2.050ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.454 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y41.AQ      Tcko                  0.391   Inst_camctlA/initFb<1>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_0
    SLICE_X43Y28.A1      net (fanout=7)        1.826   Inst_camctlA/initFb<0>
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (0.939ns logic, 2.358ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/addrNData to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y26.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/addrNData
                                                       Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X42Y29.B3      net (fanout=7)        0.715   Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (1.144ns logic, 1.858ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y30.DQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X42Y29.B2      net (fanout=4)        0.629   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X42Y29.B       Tilo                  0.205   lut8366_2208
                                                       lut8366_2208
    SLICE_X43Y28.A2      net (fanout=3)        0.611   lut8366_2208
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (1.161ns logic, 1.772ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/int_Rst to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y22.AMUX    Tshcko                0.461   lut4163_7
                                                       Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X43Y28.A3      net (fanout=11)       0.985   Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.009ns logic, 1.517ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y30.DQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X43Y28.B3      net (fanout=4)        0.501   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X43Y28.B       Tilo                  0.259   lut8413_2226
                                                       lut8413_2226
    SLICE_X43Y28.A5      net (fanout=1)        0.187   lut8413_2226
    SLICE_X43Y28.A       Tilo                  0.259   lut8413_2226
                                                       lut8414_2227
    SLICE_X44Y26.A6      net (fanout=1)        0.532   lut8414_2227
    SLICE_X44Y26.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8417_2230
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (1.215ns logic, 1.220ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/currAddr_0 (SLICE_X42Y30.D4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/currAddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.AQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X33Y88.A1      net (fanout=26)       5.835   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X33Y88.A       Tilo                  0.259   lut8412_2225
                                                       lut8412_2225
    SLICE_X42Y30.D4      net (fanout=11)       5.113   lut8412_2225
    SLICE_X42Y30.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       lut10317_3128
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    -------------------------------------------------  ---------------------------
    Total                                     11.995ns (1.047ns logic, 10.948ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/currAddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.CQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X33Y88.A5      net (fanout=25)       4.743   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X33Y88.A       Tilo                  0.259   lut8412_2225
                                                       lut8412_2225
    SLICE_X42Y30.D4      net (fanout=11)       5.113   lut8412_2225
    SLICE_X42Y30.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       lut10317_3128
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    -------------------------------------------------  ---------------------------
    Total                                     10.903ns (1.047ns logic, 9.856ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X38Y43.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.074 - 0.069)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_0 to Inst_camctlA/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.AQ      Tcko                  0.200   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_0
    SLICE_X38Y43.AX      net (fanout=1)        0.226   Inst_camctlA/initFb<8>
    SLICE_X38Y43.CLK     Tdh         (-Th)     0.120   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.080ns logic, 0.226ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM1 (SLICE_X38Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_0 to Inst_camctlA/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y41.AQ      Tcko                  0.198   Inst_camctlA/initFb<1>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_0
    SLICE_X38Y42.AX      net (fanout=7)        0.236   Inst_camctlA/initFb<0>
    SLICE_X38Y42.CLK     Tdh         (-Th)     0.120   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.078ns logic, 0.236ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM11 (SLICE_X38Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_2 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.074 - 0.069)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_2 to Inst_camctlA/Mram_CamInitRAM11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.CQ      Tcko                  0.200   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_2
    SLICE_X38Y43.BX      net (fanout=1)        0.228   Inst_camctlA/initFb<10>
    SLICE_X38Y43.CLK     Tdh         (-Th)     0.111   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM11
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.089ns logic, 0.228ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X2Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X2Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X2Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<28>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X2Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X10Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X34Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_0/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_1/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_2/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_3/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_4/CK
  Location pin: SLICE_X36Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_5/CK
  Location pin: SLICE_X36Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_6/CK
  Location pin: SLICE_X36Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_7/CK
  Location pin: SLICE_X36Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_8/CK
  Location pin: SLICE_X36Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_9/CK
  Location pin: SLICE_X36Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_10/CK
  Location pin: SLICE_X36Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_11/CK
  Location pin: SLICE_X36Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_12/CK
  Location pin: SLICE_X36Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_13/CK
  Location pin: SLICE_X36Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_14/CK
  Location pin: SLICE_X36Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_0/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_1/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_2/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_3/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_4/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_5/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_6/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_7/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_8/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_9/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_10/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_11/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12933 paths analyzed, 1262 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.101ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (SLICE_X48Y73.CE), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y74.B2      net (fanout=41)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (1.445ns logic, 5.495ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.817ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y74.B3      net (fanout=49)       1.216   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (1.445ns logic, 5.372ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.603ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y74.B1      net (fanout=46)       0.946   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.603ns (1.501ns logic, 5.102ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y76.D5      net (fanout=44)       1.052   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.586ns (1.555ns logic, 5.031ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.416ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y74.B5      net (fanout=47)       0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.416ns (1.445ns logic, 4.971ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y73.B3      net (fanout=41)       1.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (1.501ns logic, 4.911ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y76.D4      net (fanout=46)       0.904   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (1.555ns logic, 4.883ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.474 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X38Y68.D1      net (fanout=8)        3.970   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (1.092ns logic, 5.337ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y73.B5      net (fanout=46)       1.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (1.557ns logic, 4.813ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y74.C1      net (fanout=44)       1.318   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (1.447ns logic, 4.908ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y74.B4      net (fanout=46)       0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.445ns logic, 4.892ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y74.C2      net (fanout=46)       1.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.447ns logic, 4.873ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y73.B2      net (fanout=49)       1.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.272ns (1.501ns logic, 4.771ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y76.D1      net (fanout=49)       0.734   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.268ns (1.555ns logic, 4.713ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y73.B4      net (fanout=46)       1.236   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.217ns (1.501ns logic, 4.716ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y81.B1      net (fanout=44)       1.476   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (1.242ns logic, 4.969ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y74.C4      net (fanout=41)       1.135   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (1.447ns logic, 4.725ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y76.D2      net (fanout=47)       0.637   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (1.555ns logic, 4.616ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y74.B6      net (fanout=44)       0.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (1.445ns logic, 4.741ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y81.B5      net (fanout=46)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (1.242ns logic, 4.938ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y81.A2      net (fanout=46)       1.394   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (1.186ns logic, 4.960ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y76.D3      net (fanout=41)       0.557   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.555ns logic, 4.536ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y81.A4      net (fanout=47)       1.317   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (1.186ns logic, 4.883ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.016ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y73.B6      net (fanout=44)       1.035   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (1.501ns logic, 4.515ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y81.A3      net (fanout=41)       1.129   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.186ns logic, 4.695ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.809ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y73.B1      net (fanout=47)       0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.809ns (1.501ns logic, 4.308ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y81.B4      net (fanout=46)       1.016   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (1.298ns logic, 4.509ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y81.A5      net (fanout=44)       1.026   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.778ns (1.186ns logic, 4.592ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y81.A6      net (fanout=49)       0.969   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.721ns (1.186ns logic, 4.535ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y74.C5      net (fanout=49)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (1.447ns logic, 4.242ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y81.B2      net (fanout=47)       0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (1.242ns logic, 4.377ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y74.C3      net (fanout=47)       0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (1.447ns logic, 4.145ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y81.B3      net (fanout=41)       0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.242ns logic, 4.321ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.578ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y81.A1      net (fanout=46)       0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (1.242ns logic, 4.336ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.282ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y81.B6      net (fanout=49)       0.547   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (1.242ns logic, 4.040ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y66.A2      net (fanout=5)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (1.557ns logic, 3.751ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y66.A1      net (fanout=6)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.557ns logic, 3.750ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y66.A1      net (fanout=6)        0.666   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.503ns logic, 3.774ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X31Y66.D2      net (fanout=5)        0.848   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.611ns logic, 3.647ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y66.A2      net (fanout=2)        0.595   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.511ns logic, 3.703ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y66.B1      net (fanout=2)        0.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (1.464ns logic, 3.697ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X33Y66.B4      net (fanout=5)        0.731   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (1.557ns logic, 3.582ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.AMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y66.A4      net (fanout=2)        0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.565ns logic, 3.567ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y66.A3      net (fanout=3)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (1.518ns logic, 3.563ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y66.B4      net (fanout=5)        0.493   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.503ns logic, 3.571ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y66.A6      net (fanout=2)        0.452   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (1.518ns logic, 3.552ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y66.A4      net (fanout=5)        0.454   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.065ns (1.503ns logic, 3.562ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y66.D4      net (fanout=5)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.060ns (1.611ns logic, 3.449ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y66.A5      net (fanout=5)        0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.557ns logic, 3.495ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X31Y66.D3      net (fanout=2)        0.559   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.977ns (1.619ns logic, 3.358ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y66.B5      net (fanout=2)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (1.511ns logic, 3.464ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.936ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y66.B6      net (fanout=5)        0.355   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (1.503ns logic, 3.433ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y66.D5      net (fanout=1)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (1.572ns logic, 3.354ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y66.A5      net (fanout=3)        0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (1.464ns logic, 3.449ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X33Y66.B3      net (fanout=2)        0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.518ns logic, 3.317ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X33Y66.B5      net (fanout=5)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (1.557ns logic, 3.270ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y66.D4      net (fanout=5)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y66.D       Tilo                  0.259   lut11404_3482
                                                       lut11404_3482
    SLICE_X31Y66.C6      net (fanout=2)        0.124   lut11404_3482
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.557ns logic, 3.269ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X33Y66.B6      net (fanout=2)        0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (1.565ns logic, 3.166ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y66.D5      net (fanout=1)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y66.D       Tilo                  0.259   lut11404_3482
                                                       lut11404_3482
    SLICE_X31Y66.C6      net (fanout=2)        0.124   lut11404_3482
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.518ns logic, 3.174ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (SLICE_X48Y73.CE), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y74.B2      net (fanout=41)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (1.409ns logic, 5.495ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y74.B3      net (fanout=49)       1.216   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.781ns (1.409ns logic, 5.372ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y74.B1      net (fanout=46)       0.946   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (1.465ns logic, 5.102ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y76.D5      net (fanout=44)       1.052   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (1.519ns logic, 5.031ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y74.B5      net (fanout=47)       0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.380ns (1.409ns logic, 4.971ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y73.B3      net (fanout=41)       1.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (1.465ns logic, 4.911ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y76.D4      net (fanout=46)       0.904   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (1.519ns logic, 4.883ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.474 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X38Y68.D1      net (fanout=8)        3.970   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (1.056ns logic, 5.337ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y73.B5      net (fanout=46)       1.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.521ns logic, 4.813ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y74.C1      net (fanout=44)       1.318   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (1.411ns logic, 4.908ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y74.B4      net (fanout=46)       0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (1.409ns logic, 4.892ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y74.C2      net (fanout=46)       1.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (1.411ns logic, 4.873ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y73.B2      net (fanout=49)       1.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (1.465ns logic, 4.771ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y76.D1      net (fanout=49)       0.734   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (1.519ns logic, 4.713ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y73.B4      net (fanout=46)       1.236   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (1.465ns logic, 4.716ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y81.B1      net (fanout=44)       1.476   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.206ns logic, 4.969ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y74.C4      net (fanout=41)       1.135   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (1.411ns logic, 4.725ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y76.D2      net (fanout=47)       0.637   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (1.519ns logic, 4.616ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y74.B6      net (fanout=44)       0.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (1.409ns logic, 4.741ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y81.B5      net (fanout=46)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (1.206ns logic, 4.938ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y81.A2      net (fanout=46)       1.394   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (1.150ns logic, 4.960ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y76.D3      net (fanout=41)       0.557   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (1.519ns logic, 4.536ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y81.A4      net (fanout=47)       1.317   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.033ns (1.150ns logic, 4.883ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y73.B6      net (fanout=44)       1.035   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (1.465ns logic, 4.515ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y81.A3      net (fanout=41)       1.129   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.845ns (1.150ns logic, 4.695ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y73.B1      net (fanout=47)       0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (1.465ns logic, 4.308ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.771ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y81.B4      net (fanout=46)       1.016   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (1.262ns logic, 4.509ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y81.A5      net (fanout=44)       1.026   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.150ns logic, 4.592ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.685ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y81.A6      net (fanout=49)       0.969   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.685ns (1.150ns logic, 4.535ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.653ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y74.C5      net (fanout=49)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.653ns (1.411ns logic, 4.242ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y81.B2      net (fanout=47)       0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.206ns logic, 4.377ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y74.C3      net (fanout=47)       0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.411ns logic, 4.145ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y81.B3      net (fanout=41)       0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.206ns logic, 4.321ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y81.A1      net (fanout=46)       0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (1.206ns logic, 4.336ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y81.B6      net (fanout=49)       0.547   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.206ns logic, 4.040ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y66.A2      net (fanout=5)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.521ns logic, 3.751ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y66.A1      net (fanout=6)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (1.521ns logic, 3.750ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y66.A1      net (fanout=6)        0.666   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.467ns logic, 3.774ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X31Y66.D2      net (fanout=5)        0.848   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.222ns (1.575ns logic, 3.647ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y66.A2      net (fanout=2)        0.595   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.178ns (1.475ns logic, 3.703ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y66.B1      net (fanout=2)        0.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.428ns logic, 3.697ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X33Y66.B4      net (fanout=5)        0.731   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (1.521ns logic, 3.582ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.AMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y66.A4      net (fanout=2)        0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (1.529ns logic, 3.567ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y66.A3      net (fanout=3)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (1.482ns logic, 3.563ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y66.B4      net (fanout=5)        0.493   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (1.467ns logic, 3.571ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y66.A6      net (fanout=2)        0.452   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (1.482ns logic, 3.552ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y66.A4      net (fanout=5)        0.454   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (1.467ns logic, 3.562ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y66.D4      net (fanout=5)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (1.575ns logic, 3.449ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y66.A5      net (fanout=5)        0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (1.521ns logic, 3.495ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X31Y66.D3      net (fanout=2)        0.559   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.583ns logic, 3.358ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y66.B5      net (fanout=2)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (1.475ns logic, 3.464ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y66.B6      net (fanout=5)        0.355   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (1.467ns logic, 3.433ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y66.D5      net (fanout=1)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.536ns logic, 3.354ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y66.A5      net (fanout=3)        0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.428ns logic, 3.449ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X33Y66.B3      net (fanout=2)        0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (1.482ns logic, 3.317ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X33Y66.B5      net (fanout=5)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.521ns logic, 3.270ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y66.D4      net (fanout=5)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y66.D       Tilo                  0.259   lut11404_3482
                                                       lut11404_3482
    SLICE_X31Y66.C6      net (fanout=2)        0.124   lut11404_3482
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.521ns logic, 3.269ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X33Y66.B6      net (fanout=2)        0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.529ns logic, 3.166ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y66.D5      net (fanout=1)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y66.D       Tilo                  0.259   lut11404_3482
                                                       lut11404_3482
    SLICE_X31Y66.C6      net (fanout=2)        0.124   lut11404_3482
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.482ns logic, 3.174ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (SLICE_X48Y73.CE), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y74.B2      net (fanout=41)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (1.405ns logic, 5.495ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y74.B3      net (fanout=49)       1.216   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (1.405ns logic, 5.372ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y74.B1      net (fanout=46)       0.946   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.563ns (1.461ns logic, 5.102ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y76.D5      net (fanout=44)       1.052   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (1.515ns logic, 5.031ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y74.B5      net (fanout=47)       0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (1.405ns logic, 4.971ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y73.B3      net (fanout=41)       1.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.372ns (1.461ns logic, 4.911ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y76.D4      net (fanout=46)       0.904   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.398ns (1.515ns logic, 4.883ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.474 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X38Y68.D1      net (fanout=8)        3.970   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (1.052ns logic, 5.337ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y73.B5      net (fanout=46)       1.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (1.517ns logic, 4.813ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y74.C1      net (fanout=44)       1.318   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (1.407ns logic, 4.908ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y74.B4      net (fanout=46)       0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (1.405ns logic, 4.892ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.280ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y74.C2      net (fanout=46)       1.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (1.407ns logic, 4.873ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y73.B2      net (fanout=49)       1.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (1.461ns logic, 4.771ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.228ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y76.D1      net (fanout=49)       0.734   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (1.515ns logic, 4.713ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y73.B4      net (fanout=46)       1.236   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (1.461ns logic, 4.716ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y81.B1      net (fanout=44)       1.476   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (1.202ns logic, 4.969ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y74.C4      net (fanout=41)       1.135   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (1.407ns logic, 4.725ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y76.D2      net (fanout=47)       0.637   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (1.515ns logic, 4.616ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y74.B6      net (fanout=44)       0.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y74.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y70.A1      net (fanout=35)       1.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (1.405ns logic, 4.741ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y81.B5      net (fanout=46)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (1.202ns logic, 4.938ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y81.A2      net (fanout=46)       1.394   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.146ns logic, 4.960ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y76.D3      net (fanout=41)       0.557   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y76.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y70.A3      net (fanout=40)       1.105   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.051ns (1.515ns logic, 4.536ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y81.A4      net (fanout=47)       1.317   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (1.146ns logic, 4.883ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y73.B6      net (fanout=44)       1.035   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.461ns logic, 4.515ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y81.A3      net (fanout=41)       1.129   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (1.146ns logic, 4.695ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y73.B1      net (fanout=47)       0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y73.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y70.A5      net (fanout=41)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (1.461ns logic, 4.308ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y81.B4      net (fanout=46)       1.016   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (1.258ns logic, 4.509ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.738ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y81.A5      net (fanout=44)       1.026   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (1.146ns logic, 4.592ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y81.A6      net (fanout=49)       0.969   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.146ns logic, 4.535ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.649ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y74.C5      net (fanout=49)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.649ns (1.407ns logic, 4.242ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y81.B2      net (fanout=47)       0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.579ns (1.202ns logic, 4.377ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y74.C3      net (fanout=47)       0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y74.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut10603_1638
    SLICE_X29Y70.A4      net (fanout=27)       0.716   lut10603_1638
    SLICE_X29Y70.A       Tilo                  0.259   lut11403_3481
                                                       lut11403_3481
    SLICE_X38Y68.D2      net (fanout=3)        1.507   lut11403_3481
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (1.407ns logic, 4.145ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y81.B3      net (fanout=41)       0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (1.202ns logic, 4.321ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.538ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y81.A1      net (fanout=46)       0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X30Y81.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X38Y68.D4      net (fanout=74)       2.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (1.202ns logic, 4.336ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.242ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.474 - 0.533)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y81.B6      net (fanout=49)       0.547   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y81.B       Tilo                  0.259   lut10574_1593
                                                       lut10574_1593
    SLICE_X38Y68.D5      net (fanout=28)       2.126   lut10574_1593
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (1.202ns logic, 4.040ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y66.A2      net (fanout=5)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (1.517ns logic, 3.751ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y66.A1      net (fanout=6)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.517ns logic, 3.750ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y66.A1      net (fanout=6)        0.666   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (1.463ns logic, 3.774ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X31Y66.D2      net (fanout=5)        0.848   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (1.571ns logic, 3.647ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y66.A2      net (fanout=2)        0.595   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (1.471ns logic, 3.703ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y66.B1      net (fanout=2)        0.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.424ns logic, 3.697ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X33Y66.B4      net (fanout=5)        0.731   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (1.517ns logic, 3.582ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.AMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y66.A4      net (fanout=2)        0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.525ns logic, 3.567ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y66.A3      net (fanout=3)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.478ns logic, 3.563ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y66.B4      net (fanout=5)        0.493   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (1.463ns logic, 3.571ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y66.A6      net (fanout=2)        0.452   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (1.478ns logic, 3.552ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y66.A4      net (fanout=5)        0.454   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (1.463ns logic, 3.562ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.020ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y66.D4      net (fanout=5)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (1.571ns logic, 3.449ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y66.A5      net (fanout=5)        0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y66.A       Tilo                  0.259   lut11406_3484
                                                       lut11526_3498
    SLICE_X31Y66.C1      net (fanout=1)        0.605   lut11526_3498
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.517ns logic, 3.495ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X31Y66.D3      net (fanout=2)        0.559   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.579ns logic, 3.358ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y66.B5      net (fanout=2)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (1.471ns logic, 3.464ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y66.B6      net (fanout=5)        0.355   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y66.B       Tilo                  0.205   lut11407_3485
                                                       lut11407_3485
    SLICE_X31Y66.C3      net (fanout=2)        0.583   lut11407_3485
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (1.463ns logic, 3.433ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y66.D5      net (fanout=1)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y66.DMUX    Tilo                  0.313   lut11404_3482
                                                       lut11405_3483
    SLICE_X31Y66.C4      net (fanout=2)        0.304   lut11405_3483
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.532ns logic, 3.354ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y66.A5      net (fanout=3)        0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y66.A       Tilo                  0.205   lut11407_3485
                                                       lut11408_3486
    SLICE_X31Y66.C2      net (fanout=2)        0.613   lut11408_3486
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (1.424ns logic, 3.449ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X33Y66.B3      net (fanout=2)        0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.478ns logic, 3.317ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X33Y66.B5      net (fanout=5)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.517ns logic, 3.270ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y66.D4      net (fanout=5)        0.650   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y66.D       Tilo                  0.259   lut11404_3482
                                                       lut11404_3482
    SLICE_X31Y66.C6      net (fanout=2)        0.124   lut11404_3482
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (1.517ns logic, 3.269ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X33Y66.B6      net (fanout=2)        0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X33Y66.B       Tilo                  0.259   lut11406_3484
                                                       lut11406_3484
    SLICE_X31Y66.C5      net (fanout=2)        0.356   lut11406_3484
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.525ns logic, 3.166ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y66.D5      net (fanout=1)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y66.D       Tilo                  0.259   lut11404_3482
                                                       lut11404_3482
    SLICE_X31Y66.C6      net (fanout=2)        0.124   lut11404_3482
    SLICE_X31Y66.C       Tilo                  0.259   lut11404_3482
                                                       lut11527_3499
    SLICE_X38Y68.D3      net (fanout=3)        1.128   lut11527_3499
    SLICE_X38Y68.DMUX    Tilo                  0.261   lut11528_3500
                                                       lut11528_3500
    SLICE_X48Y73.CE      net (fanout=2)        1.367   lut11528_3500
    SLICE_X48Y73.CLK     Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.478ns logic, 3.174ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (SLICE_X32Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.BQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0
    SLICE_X32Y67.A5      net (fanout=4)        0.073   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<0>
    SLICE_X32Y67.CLK     Tah         (-Th)    -0.121   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       lut12226_3670
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.319ns logic, 0.073ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (SLICE_X20Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.AQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    SLICE_X20Y80.A6      net (fanout=2)        0.025   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update
    SLICE_X20Y80.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update
                                                       lut10578_3251
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 (SLICE_X13Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.216 - 0.194)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2-In
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6
    SLICE_X13Y95.BX      net (fanout=1)        0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2-In
    SLICE_X13Y95.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X16Y62.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X16Y62.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X16Y62.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X16Y62.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X16Y62.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X16Y62.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X16Y62.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X16Y62.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X16Y63.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X16Y63.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X16Y63.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X16Y63.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X16Y63.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X16Y63.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X16Y63.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X16Y63.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X16Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X16Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X16Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X16Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X16Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X16Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X16Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X16Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X16Y65.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X16Y65.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X16Y65.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X16Y65.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X16Y65.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X16Y65.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X16Y65.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X16Y65.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cs/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_CS_xilinx1/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1/SR
  Location pin: SLICE_X20Y57.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/SR
  Location pin: SLICE_X20Y57.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC/CK
  Location pin: SLICE_X20Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/cke_train/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/CK
  Location pin: SLICE_X20Y68.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/cke_train/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/SR
  Location pin: SLICE_X20Y68.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CK
  Location pin: SLICE_X20Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CK
  Location pin: SLICE_X24Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/SR
  Location pin: SLICE_X24Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X24Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X24Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CK
  Location pin: SLICE_X24Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/SR
  Location pin: SLICE_X24Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CK
  Location pin: SLICE_X24Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/SR
  Location pin: SLICE_X24Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_7/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X28Y61.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CK
  Location pin: SLICE_X28Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/SR
  Location pin: SLICE_X28Y67.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CK
  Location pin: SLICE_X28Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1/CK
  Location pin: SLICE_X28Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN/CK
  Location pin: SLICE_X28Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0/SR
  Location pin: SLICE_X32Y67.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3/SR
  Location pin: SLICE_X32Y67.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5/SR
  Location pin: SLICE_X32Y67.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CK
  Location pin: SLICE_X32Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CK
  Location pin: SLICE_X32Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CK
  Location pin: SLICE_X32Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/CK
  Location pin: SLICE_X42Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/CK
  Location pin: SLICE_X42Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2/CK
  Location pin: SLICE_X42Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/CK
  Location pin: SLICE_X42Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5/CK
  Location pin: SLICE_X42Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/CK
  Location pin: SLICE_X42Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/CK
  Location pin: SLICE_X42Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CK
  Location pin: SLICE_X54Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CK
  Location pin: SLICE_X54Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4/CK
  Location pin: SLICE_X58Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][14243_3428/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1/CK
  Location pin: SLICE_X58Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ][14243_3428/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1/SR
  Location pin: SLICE_X58Y78.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/SR
  Location pin: SLICE_X22Y96.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/SR
  Location pin: SLICE_X26Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/SR
  Location pin: SLICE_X26Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/SR
  Location pin: SLICE_X26Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8/SR
  Location pin: SLICE_X26Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7/SR
  Location pin: SLICE_X26Y64.SR
  Clock network: ][24246_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/SR
  Location pin: SLICE_X38Y79.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/SR
  Location pin: SLICE_X38Y79.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/SR
  Location pin: SLICE_X38Y79.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.920ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (SLICE_X7Y105.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.826ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.AMUX   Tshcko                0.488   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X7Y105.B5      net (fanout=14)       3.016   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X7Y105.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10215_3064
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.810ns logic, 3.016ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X7Y105.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.AMUX   Tshcko                0.488   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X7Y105.C5      net (fanout=14)       2.837   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X7Y105.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10209_3060
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.810ns logic, 2.837ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X7Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.586ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.AMUX   Tshcko                0.488   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X7Y105.A6      net (fanout=14)       2.776   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X7Y105.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10221_3068
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.810ns logic, 2.776ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X7Y105.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.902 - 0.862)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y105.BQ      Tcko                  0.234   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8
    SLICE_X7Y105.D6      net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
    SLICE_X7Y105.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10203_3056
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.449ns logic, 0.113ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (SLICE_X26Y103.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.900 - 0.862)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.BQ     Tcko                  0.234   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    SLICE_X26Y103.D4     net (fanout=1)        0.201   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
    SLICE_X26Y103.CLK    Tah         (-Th)    -0.131   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
                                                       lut10179_3040
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.365ns logic, 0.201ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (SLICE_X26Y103.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.900 - 0.862)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.234   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8
    SLICE_X26Y103.C5     net (fanout=1)        0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
    SLICE_X26Y103.CLK    Tah         (-Th)    -0.197   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
                                                       lut10173_3036
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.431ns logic, 0.154ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X26Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X26Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X26Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X26Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X26Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X26Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X7Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X7Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X7Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X7Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X9Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X9Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X27Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X27Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X27Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X27Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X31Y101.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3029 paths analyzed, 717 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.811ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (SLICE_X41Y91.B1), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X43Y51.D2      net (fanout=8)        1.616   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (1.233ns logic, 5.425ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.534ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X42Y54.B2      net (fanout=5)        1.269   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.534ns (1.328ns logic, 5.206ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X42Y54.A5      net (fanout=6)        1.659   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (1.179ns logic, 5.197ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X42Y54.A2      net (fanout=8)        1.709   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (1.123ns logic, 5.247ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.337ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X42Y54.A1      net (fanout=3)        1.620   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.179ns logic, 5.158ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X42Y54.A6      net (fanout=8)        1.518   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (1.179ns logic, 5.056ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.071ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X42Y54.A4      net (fanout=3)        1.410   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (1.123ns logic, 4.948ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X43Y51.D5      net (fanout=3)        1.019   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (1.233ns logic, 4.828ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.997ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X42Y56.B4      net (fanout=6)        1.973   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (0.974ns logic, 5.023ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X42Y54.B6      net (fanout=7)        0.719   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (1.328ns logic, 4.656ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.964ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y49.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X42Y54.B4      net (fanout=5)        0.699   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.328ns logic, 4.636ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X43Y51.D3      net (fanout=8)        0.971   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.957ns (1.177ns logic, 4.780ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.858ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X43Y51.D4      net (fanout=3)        0.872   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (1.177ns logic, 4.681ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.547 - 0.604)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X42Y54.B5      net (fanout=5)        0.553   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (1.328ns logic, 4.490ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X42Y56.B1      net (fanout=3)        1.830   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.798ns (0.918ns logic, 4.880ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X42Y56.B5      net (fanout=3)        1.734   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.758ns (0.974ns logic, 4.784ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y49.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X42Y56.B2      net (fanout=5)        1.069   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.B1      net (fanout=12)       3.050   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10008_2935
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (0.918ns logic, 4.119ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (SLICE_X41Y90.B3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.545 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X43Y51.D2      net (fanout=8)        1.616   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.537ns (1.233ns logic, 5.304ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.413ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X42Y54.B2      net (fanout=5)        1.269   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (1.328ns logic, 5.085ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.545 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X42Y54.A5      net (fanout=6)        1.659   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.255ns (1.179ns logic, 5.076ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.545 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X42Y54.A2      net (fanout=8)        1.709   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.123ns logic, 5.126ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.545 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X42Y54.A1      net (fanout=3)        1.620   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (1.179ns logic, 5.037ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.545 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X42Y54.A6      net (fanout=8)        1.518   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (1.179ns logic, 4.935ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.545 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X42Y54.A4      net (fanout=3)        1.410   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (1.123ns logic, 4.827ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.545 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X43Y51.D5      net (fanout=3)        1.019   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.233ns logic, 4.707ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.876ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.545 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X42Y56.B4      net (fanout=6)        1.973   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (0.974ns logic, 4.902ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.863ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X42Y54.B6      net (fanout=7)        0.719   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (1.328ns logic, 4.535ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y49.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X42Y54.B4      net (fanout=5)        0.699   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (1.328ns logic, 4.515ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.545 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X43Y51.D3      net (fanout=8)        0.971   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (1.177ns logic, 4.659ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.545 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X43Y51.D4      net (fanout=3)        0.872   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (1.177ns logic, 4.560ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.697ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.545 - 0.604)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X42Y54.B5      net (fanout=5)        0.553   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.697ns (1.328ns logic, 4.369ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.545 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X42Y56.B1      net (fanout=3)        1.830   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.677ns (0.918ns logic, 4.759ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.637ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.545 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X42Y56.B5      net (fanout=3)        1.734   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (0.974ns logic, 4.663ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.916ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y49.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X42Y56.B2      net (fanout=5)        1.069   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y90.B3      net (fanout=12)       2.929   lut9954_2899
    SLICE_X41Y90.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       lut10032_2949
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (0.918ns logic, 3.998ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (SLICE_X41Y91.C3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X43Y51.D2      net (fanout=8)        1.616   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (1.233ns logic, 5.295ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X42Y54.B2      net (fanout=5)        1.269   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.328ns logic, 5.076ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X42Y54.A5      net (fanout=6)        1.659   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (1.179ns logic, 5.067ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X42Y54.A2      net (fanout=8)        1.709   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (1.123ns logic, 5.117ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X42Y54.A1      net (fanout=3)        1.620   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (1.179ns logic, 5.028ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.105ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X42Y54.A6      net (fanout=8)        1.518   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.179ns logic, 4.926ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.941ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X42Y54.A4      net (fanout=3)        1.410   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.123ns logic, 4.818ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X43Y51.D5      net (fanout=3)        1.019   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (1.233ns logic, 4.698ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.867ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X42Y56.B4      net (fanout=6)        1.973   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (0.974ns logic, 4.893ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X42Y54.B6      net (fanout=7)        0.719   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.328ns logic, 4.526ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.834ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y49.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X42Y54.B4      net (fanout=5)        0.699   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (1.328ns logic, 4.506ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X43Y51.D3      net (fanout=8)        0.971   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.177ns logic, 4.650ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.728ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X43Y51.D4      net (fanout=3)        0.872   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X43Y51.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut9953_2898
    SLICE_X42Y56.B3      net (fanout=5)        0.759   lut9953_2898
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.728ns (1.177ns logic, 4.551ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.547 - 0.604)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X42Y54.B5      net (fanout=5)        0.553   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X42Y54.B       Tilo                  0.205   lut9951_2896
                                                       lut9951_2896
    SLICE_X42Y54.A3      net (fanout=1)        0.399   lut9951_2896
    SLICE_X42Y54.A       Tilo                  0.205   lut9951_2896
                                                       lut9952_2897
    SLICE_X42Y56.B6      net (fanout=13)       0.488   lut9952_2897
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (1.328ns logic, 4.360ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.668ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X42Y56.B1      net (fanout=3)        1.830   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (0.918ns logic, 4.750ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.547 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X42Y56.B5      net (fanout=3)        1.734   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (0.974ns logic, 4.654ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.547 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y49.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X42Y56.B2      net (fanout=5)        1.069   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X42Y56.B       Tilo                  0.205   lut9954_2899
                                                       lut9954_2899
    SLICE_X41Y91.C3      net (fanout=12)       2.920   lut9954_2899
    SLICE_X41Y91.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       lut10002_2932
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (0.918ns logic, 3.989ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/vde (SLICE_X37Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Destination:          Inst_VideoTimingCtl/vde (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 to Inst_VideoTimingCtl/vde
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.DQ      Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    SLICE_X37Y51.SR      net (fanout=25)       0.315   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    SLICE_X37Y51.CLK     Tcksr       (-Th)     0.131   Inst_VideoTimingCtl/vde
                                                       Inst_VideoTimingCtl/vde
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.067ns logic, 0.315ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (SLICE_X0Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y71.AQ       Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X0Y71.A6       net (fanout=7)        0.037   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X0Y71.CLK      Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       lut9766_2787
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (SLICE_X28Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y60.AQ      Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X28Y60.A6      net (fanout=9)        0.051   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X28Y60.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       lut9567_2663
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.390ns logic, 0.051ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X38Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X38Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X38Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X36Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X36Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X36Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X36Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X36Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X36Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X36Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X36Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X36Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X36Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1/CK
  Location pin: SLICE_X24Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2/CK
  Location pin: SLICE_X24Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3/CK
  Location pin: SLICE_X24Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1/CK
  Location pin: SLICE_X28Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2/CK
  Location pin: SLICE_X28Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X38Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X38Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X38Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X38Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X38Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X38Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X38Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X38Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X38Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X38Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X38Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X2Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X2Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X2Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4/CK
  Location pin: SLICE_X2Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X2Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X2Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1/CK
  Location pin: SLICE_X2Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2/CK
  Location pin: SLICE_X2Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1/CK
  Location pin: SLICE_X2Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2/CK
  Location pin: SLICE_X2Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8/CK
  Location pin: SLICE_X2Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X2Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X2Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7/CK
  Location pin: SLICE_X6Y105.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2/CK
  Location pin: SLICE_X6Y105.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8/CK
  Location pin: SLICE_X6Y105.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6/CK
  Location pin: SLICE_X6Y105.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9/CK
  Location pin: SLICE_X6Y105.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4/CK
  Location pin: SLICE_X10Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2/CK
  Location pin: SLICE_X10Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7/CK
  Location pin: SLICE_X10Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/rd_data_sel/CLK
  Logical resource: Inst_FBCtl/rd_data_sel/CK
  Location pin: SLICE_X18Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4/CK
  Location pin: SLICE_X26Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4/CK
  Location pin: SLICE_X26Y102.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8/CK
  Location pin: SLICE_X26Y102.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6/CK
  Location pin: SLICE_X26Y102.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9/CK
  Location pin: SLICE_X26Y102.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1/CK
  Location pin: SLICE_X30Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2/CK
  Location pin: SLICE_X30Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3/CK
  Location pin: SLICE_X30Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CK
  Location pin: SLICE_X38Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd/CK
  Location pin: SLICE_X38Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CK
  Location pin: SLICE_X38Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X1Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X1Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: lut9737_2764/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/CK
  Location pin: SLICE_X1Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: lut9737_2764/SR
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/SR
  Location pin: SLICE_X1Y67.SR
  Clock network: ][13434_2653
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X3Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2/CK
  Location pin: SLICE_X3Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X3Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3/CK
  Location pin: SLICE_X3Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4/CK
  Location pin: SLICE_X3Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3/CK
  Location pin: SLICE_X3Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X3Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 28 failing endpoints
 28 timing errors detected. (28 setup errors, 0 hold errors)
 Minimum allowable offset is   4.103ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA31), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.853ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.319ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X1Y52.D2       net (fanout=24)       4.125   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4332_98
    MCB_X0Y1.P1WRDATA31  net (fanout=2)        1.114   ][24351_99
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (2.080ns logic, 5.239ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp352.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=39)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/p1_wr_data_15 (SLICE_X1Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.277ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/p1_wr_data_15 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.746ns (Levels of Logic = 2)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/p1_wr_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X1Y52.D2       net (fanout=24)       4.125   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4332_98
    SLICE_X1Y61.DX       net (fanout=2)        0.989   ][24351_99
    SLICE_X1Y61.CLK      Tdick                 0.063   Inst_FBCtl/p1_wr_data_15
                                                       Inst_FBCtl/p1_wr_data_15
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (1.632ns logic, 5.114ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/p1_wr_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp352.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X1Y61.CLK      net (fanout=39)       1.216   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.323ns logic, 1.921ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.254ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.720ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X1Y53.B4       net (fanout=24)       3.915   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y53.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_3
                                                       lut4360_125
    MCB_X0Y1.P1WRDATA17  net (fanout=1)        0.725   ][24365_126
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (2.080ns logic, 4.640ns route)
                                                       (31.0% logic, 69.0% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp352.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=39)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp351.IMUX.24
    SLICE_X39Y2.AX       net (fanout=1)        1.387   Inst_InputSync_FVA/n0003<0>
    SLICE_X39Y2.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.174ns logic, 1.387ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp352.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y2.CLK      net (fanout=39)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X47Y0.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.546ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp351.IMUX.6
    SLICE_X47Y0.C3       net (fanout=1)        1.537   CAMA_D_I_6_IBUF
    SLICE_X47Y0.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       lut8172_2084
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (1.328ns logic, 1.537ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp352.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X47Y0.CLK      net (fanout=39)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/cam_data_sel (SLICE_X37Y2.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.581ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_LV_I (PAD)
  Destination:          Inst_camctlA/cam_data_sel (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.900ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_LV_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 1.126   CAMA_LV_I
                                                       CAMA_LV_I
                                                       CAMA_LV_I_IBUF
                                                       ProtoComp351.IMUX.26
    SLICE_X37Y2.D3       net (fanout=1)        1.572   CAMA_LV_I_IBUF
    SLICE_X37Y2.CLK      Tah         (-Th)    -0.202   ][13787_3098
                                                       lut10402_3184
                                                       Inst_camctlA/cam_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.328ns logic, 1.572ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp352.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X37Y2.CLK      net (fanout=39)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 215 paths analyzed, 192 endpoints analyzed, 148 failing endpoints
 148 timing errors detected. (148 setup errors, 0 hold errors)
 Minimum allowable offset is   5.796ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA24), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.546ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.987ns (Levels of Logic = 3)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X1Y52.C2       net (fanout=24)       4.024   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y53.D5       net (fanout=7)        0.404   lut4741_150
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.987ns (2.331ns logic, 6.656ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=444)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.890ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.331ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X0Y53.D1       net (fanout=24)       4.031   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y53.DMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_12
                                                       lut4805_185
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        2.228   lut4805_185
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (2.072ns logic, 6.259ns route)
                                                       (24.9% logic, 75.1% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=444)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA20), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.573ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.014ns (Levels of Logic = 3)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X1Y52.C2       net (fanout=24)       4.024   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X1Y48.D5       net (fanout=7)        0.618   lut4741_150
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_5
                                                       lut4835_200
    MCB_X0Y1.P2WRDATA20  net (fanout=2)        0.979   lut4835_200
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.014ns (2.393ns logic, 5.621ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=444)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.693ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.134ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X1Y48.D4       net (fanout=24)       4.021   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_5
                                                       lut4835_200
    MCB_X0Y1.P2WRDATA20  net (fanout=2)        0.979   lut4835_200
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (2.134ns logic, 5.000ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=444)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA26), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.156ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.597ns (Levels of Logic = 3)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X1Y52.C2       net (fanout=24)       4.024   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4741_150
    SLICE_X0Y52.D2       net (fanout=7)        0.478   lut4741_150
    SLICE_X0Y52.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_10
                                                       lut4801_182
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        0.810   ][24433_183
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (2.285ns logic, 5.312ns route)
                                                       (30.1% logic, 69.9% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=444)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.156ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.597ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp351.IMUX.9
    SLICE_X0Y52.D6       net (fanout=24)       3.761   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y52.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_10
                                                       lut4801_182
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        0.810   ][24433_183
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (2.026ns logic, 4.571ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=444)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.464ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.019ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp351.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp360.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=444)      1.757   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (1.519ns logic, 2.500ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.526ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp351.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp361.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=444)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.571ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp351.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp360.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp352.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=444)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|     10.928ns|     12.490ns|            6|            2|          340|        22122|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      7.840ns|            0|            0|            0|         3112|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      3.920ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      6.811ns|          N/A|            0|            0|         3029|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|     13.575ns|          N/A|            0|            0|         6077|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      7.101ns|          N/A|            0|            0|        12933|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

6 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.907(R)|      FAST  |    0.048(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.802(R)|      FAST  |    0.191(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    0.647(R)|      FAST  |    0.437(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.742(R)|      FAST  |    0.262(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.762(R)|      FAST  |    0.284(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.523(R)|      FAST  |    0.656(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.472(R)|      FAST  |    0.704(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.555(R)|      FAST  |    0.548(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.440(R)|      FAST  |    0.669(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    4.103(R)|      SLOW  |   -0.048(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.949(R)|      FAST  |    0.015(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.865(R)|      FAST  |    0.204(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.518(R)|      FAST  |    0.700(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.554(R)|      FAST  |    0.665(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.503(R)|      FAST  |    0.633(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.527(R)|      FAST  |    0.652(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.507(R)|      FAST  |    0.655(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.590(R)|      FAST  |    0.499(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.316(R)|      FAST  |    0.802(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    5.796(R)|      SLOW  |   -1.204(R)|      FAST  |CamBPClk          |   0.000|
css         |    3.434(R)|      SLOW  |    1.786(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    3.199(R)|      SLOW  |    1.679(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   10.766|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   13.213|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   13.575|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 5.111; Ideal Clock Offset To Actual Clock 4.048; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.907(R)|      FAST  |    0.048(R)|      SLOW  |    0.343|    6.202|       -2.930|
CAMA_D_I<1>       |    0.802(R)|      FAST  |    0.191(R)|      SLOW  |    0.448|    6.059|       -2.806|
CAMA_D_I<2>       |    0.647(R)|      FAST  |    0.437(R)|      SLOW  |    0.603|    5.813|       -2.605|
CAMA_D_I<3>       |    0.742(R)|      FAST  |    0.262(R)|      SLOW  |    0.508|    5.988|       -2.740|
CAMA_D_I<4>       |    0.762(R)|      FAST  |    0.284(R)|      SLOW  |    0.488|    5.966|       -2.739|
CAMA_D_I<5>       |    0.523(R)|      FAST  |    0.656(R)|      SLOW  |    0.727|    5.594|       -2.434|
CAMA_D_I<6>       |    0.472(R)|      FAST  |    0.704(R)|      SLOW  |    0.778|    5.546|       -2.384|
CAMA_D_I<7>       |    0.555(R)|      FAST  |    0.548(R)|      SLOW  |    0.695|    5.702|       -2.504|
CAMA_FV_I         |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |    1.075|    5.242|       -2.084|
CAMA_LV_I         |    0.440(R)|      FAST  |    0.669(R)|      SLOW  |    0.810|    5.581|       -2.386|
SW_I<7>           |    4.103(R)|      SLOW  |   -0.048(R)|      SLOW  |   -2.853|    6.298|       -4.576|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.103|         -  |       1.008|         -  |   -2.853|    5.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 7.582; Ideal Clock Offset To Actual Clock 4.505; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.949(R)|      FAST  |    0.015(R)|      SLOW  |    0.301|    6.235|       -2.967|
CAMB_D_I<1>       |    0.865(R)|      FAST  |    0.204(R)|      SLOW  |    0.385|    6.046|       -2.831|
CAMB_D_I<2>       |    0.518(R)|      FAST  |    0.700(R)|      SLOW  |    0.732|    5.550|       -2.409|
CAMB_D_I<3>       |    0.554(R)|      FAST  |    0.665(R)|      SLOW  |    0.696|    5.585|       -2.445|
CAMB_D_I<4>       |    0.503(R)|      FAST  |    0.633(R)|      SLOW  |    0.747|    5.617|       -2.435|
CAMB_D_I<5>       |    0.527(R)|      FAST  |    0.652(R)|      SLOW  |    0.723|    5.598|       -2.438|
CAMB_D_I<6>       |    0.507(R)|      FAST  |    0.655(R)|      SLOW  |    0.743|    5.595|       -2.426|
CAMB_D_I<7>       |    0.590(R)|      FAST  |    0.499(R)|      SLOW  |    0.660|    5.751|       -2.546|
CAMB_FV_I         |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |    1.100|    5.203|       -2.052|
CAMB_LV_I         |    0.316(R)|      FAST  |    0.802(R)|      SLOW  |    0.934|    5.448|       -2.257|
SW_I<7>           |    5.796(R)|      SLOW  |   -1.204(R)|      FAST  |   -4.546|    7.454|       -6.000|
css               |    3.434(R)|      SLOW  |    1.786(R)|      SLOW  |   -2.184|    4.464|       -3.324|
mosi              |    3.199(R)|      SLOW  |    1.679(R)|      SLOW  |   -1.949|    4.571|       -3.260|
sck               |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |    1.375|    4.526|       -1.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.796|         -  |       1.786|         -  |   -4.546|    4.464|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 187  Score: 297476  (Setup/Max: 296978, Hold: 0, Component Switching Limit: 498)

Constraints cover 1983031 paths, 0 nets, and 14366 connections

Design statistics:
   Minimum period:  13.575ns{1}   (Maximum frequency:  73.665MHz)
   Minimum input required time before clock:   5.796ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 16 16:37:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



