Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  8 15:06:10 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Task3_top_timing_summary_routed.rpt -pb Task3_top_timing_summary_routed.pb -rpx Task3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Task3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: u_vga_core/vga_timing/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.004        0.000                      0                 9360        0.179        0.000                      0                 9360        3.750        0.000                       0                  1299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.004        0.000                      0                 9360        0.179        0.000                      0                 9360        3.750        0.000                       0                  1299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 3.224ns (39.235%)  route 4.993ns (60.765%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.398    12.569    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.693 r  u_Task3/ram_reg_6784_6847_0_2_i_1/O
                         net (fo=4, routed)           0.843    13.536    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WE
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.506    14.928    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WCLK
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMA/CLK
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X8Y109         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.540    u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 3.224ns (39.235%)  route 4.993ns (60.765%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.398    12.569    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.693 r  u_Task3/ram_reg_6784_6847_0_2_i_1/O
                         net (fo=4, routed)           0.843    13.536    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WE
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.506    14.928    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WCLK
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMB/CLK
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X8Y109         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.540    u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 3.224ns (39.235%)  route 4.993ns (60.765%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.398    12.569    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.693 r  u_Task3/ram_reg_6784_6847_0_2_i_1/O
                         net (fo=4, routed)           0.843    13.536    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WE
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.506    14.928    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WCLK
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMC/CLK
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X8Y109         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.540    u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 3.224ns (39.235%)  route 4.993ns (60.765%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.398    12.569    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.693 r  u_Task3/ram_reg_6784_6847_0_2_i_1/O
                         net (fo=4, routed)           0.843    13.536    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WE
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.506    14.928    u_vga_core/video_mem/ram_reg_6784_6847_0_2/WCLK
    SLICE_X8Y109         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMD/CLK
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X8Y109         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.540    u_vga_core/video_mem/ram_reg_6784_6847_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.224ns (39.816%)  route 4.873ns (60.184%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.578    12.748    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X15Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.872 r  u_Task3/ram_reg_5504_5567_0_2_i_1/O
                         net (fo=4, routed)           0.544    13.416    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WE
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.508    14.930    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WCLK
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMA/CLK
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X14Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.542    u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.224ns (39.816%)  route 4.873ns (60.184%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.578    12.748    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X15Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.872 r  u_Task3/ram_reg_5504_5567_0_2_i_1/O
                         net (fo=4, routed)           0.544    13.416    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WE
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.508    14.930    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WCLK
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMB/CLK
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X14Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.542    u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.224ns (39.816%)  route 4.873ns (60.184%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.578    12.748    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X15Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.872 r  u_Task3/ram_reg_5504_5567_0_2_i_1/O
                         net (fo=4, routed)           0.544    13.416    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WE
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.508    14.930    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WCLK
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMC/CLK
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X14Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.542    u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.224ns (39.816%)  route 4.873ns (60.184%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.824    11.046    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  u_Task3/ram_reg_384_447_0_2_i_3/O
                         net (fo=17, routed)          1.578    12.748    u_Task3/ram_reg_384_447_0_2_i_3_n_0
    SLICE_X15Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.872 r  u_Task3/ram_reg_5504_5567_0_2_i_1/O
                         net (fo=4, routed)           0.544    13.416    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WE
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.508    14.930    u_vga_core/video_mem/ram_reg_5504_5567_0_2/WCLK
    SLICE_X14Y106        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMD/CLK
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X14Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.542    u_vga_core/video_mem/ram_reg_5504_5567_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 3.224ns (40.078%)  route 4.820ns (59.922%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.915    11.138    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.124    11.262 f  u_Task3/ram_reg_64_127_0_2_i_5/O
                         net (fo=24, routed)          1.440    12.701    u_Task3/ram_reg_64_127_0_2_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.825 r  u_Task3/ram_reg_5376_5439_0_2_i_1/O
                         net (fo=4, routed)           0.538    13.363    u_vga_core/video_mem/ram_reg_5376_5439_0_2/WE
    SLICE_X30Y107        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.503    14.925    u_vga_core/video_mem/ram_reg_5376_5439_0_2/WCLK
    SLICE_X30Y107        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMA/CLK
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X30Y107        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.537    u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 3.224ns (40.078%)  route 4.820ns (59.922%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.716     5.319    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  u_Task3/Yo_reg[2]/Q
                         net (fo=3, routed)           0.419     6.156    u_vga_core/ram_reg_2112_2175_0_2_i_4[1]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.299     6.455 r  u_vga_core/ram_reg_64_127_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.455    u_Task3/ram_reg_64_127_0_2_i_13[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  u_Task3/ram_reg_64_127_0_2_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.005    u_Task3/ram_reg_64_127_0_2_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  u_Task3/ram_reg_2112_2175_0_2_i_4/O[0]
                         net (fo=1, routed)           0.594     7.822    u_Task3/write_address1[10]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.671 r  u_Task3/ram_reg_2112_2175_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.671    u_Task3/ram_reg_2112_2175_0_2_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 f  u_Task3/ram_reg_8256_8319_0_2_i_2/O[1]
                         net (fo=2, routed)           0.915     9.920    u_Task3/write_address0[14]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.303    10.223 f  u_Task3/ram_reg_0_63_0_2_i_12/O
                         net (fo=94, routed)          0.915    11.138    u_Task3/ram_reg_0_63_0_2_i_12_n_0
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.124    11.262 f  u_Task3/ram_reg_64_127_0_2_i_5/O
                         net (fo=24, routed)          1.440    12.701    u_Task3/ram_reg_64_127_0_2_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.825 r  u_Task3/ram_reg_5376_5439_0_2_i_1/O
                         net (fo=4, routed)           0.538    13.363    u_vga_core/video_mem/ram_reg_5376_5439_0_2/WE
    SLICE_X30Y107        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.503    14.925    u_vga_core/video_mem/ram_reg_5376_5439_0_2/WCLK
    SLICE_X30Y107        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMB/CLK
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X30Y107        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.537    u_vga_core/video_mem/ram_reg_5376_5439_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_Task3/y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/Yo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.195%)  route 0.110ns (36.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.598     1.517    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  u_Task3/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_Task3/y_reg[0]/Q
                         net (fo=16, routed)          0.110     1.768    u_Task3/y_reg_n_0_[0]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.048     1.816 r  u_Task3/Yo[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_Task3/Yo[2]
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.869     2.034    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[2]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.107     1.637    u_Task3/Yo_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_Task3/y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/Yo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.822%)  route 0.110ns (37.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.598     1.517    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  u_Task3/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_Task3/y_reg[0]/Q
                         net (fo=16, routed)          0.110     1.768    u_Task3/y_reg_n_0_[0]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.045     1.813 r  u_Task3/Yo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    u_Task3/Yo[1]
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.869     2.034    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  u_Task3/Yo_reg[1]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.091     1.621    u_Task3/Yo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_Task3/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.594     1.513    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  u_Task3/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_Task3/FSM_onehot_current_state_reg[5]/Q
                         net (fo=1, routed)           0.116     1.771    u_Task3/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  u_Task3/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_Task3/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X4Y80          FDCE                                         r  u_Task3/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.864     2.029    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  u_Task3/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDCE (Hold_fdce_C_D)         0.092     1.620    u_Task3/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_vga_core/vga_timing/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/vga_timing/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.604     1.523    u_vga_core/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  u_vga_core/vga_timing/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  u_vga_core/vga_timing/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.078     1.729    u_vga_core/vga_timing/v_count_reg_reg_n_0_[0]
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.099     1.828 r  u_vga_core/vga_timing/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_vga_core/vga_timing/v_sync_next
    SLICE_X0Y94          FDCE                                         r  u_vga_core/vga_timing/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.877     2.042    u_vga_core/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  u_vga_core/vga_timing/v_sync_reg_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.091     1.614    u_vga_core/vga_timing/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_Task3/Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/Xo_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.479%)  route 0.143ns (43.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.595     1.514    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  u_Task3/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_Task3/Count_reg[0]/Q
                         net (fo=15, routed)          0.143     1.799    u_Task3/Count_reg_n_0_[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  u_Task3/Xo[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    u_Task3/Xo0_in[5]
    SLICE_X5Y80          FDCE                                         r  u_Task3/Xo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.864     2.029    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  u_Task3/Xo_reg[5]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDCE (Hold_fdce_C_D)         0.091     1.618    u_Task3/Xo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_Task3/y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/Xo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.308%)  route 0.179ns (48.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.598     1.517    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  u_Task3/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_Task3/y_reg[0]/Q
                         net (fo=16, routed)          0.179     1.838    u_Task3/y_reg_n_0_[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I0_O)        0.048     1.886 r  u_Task3/Xo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    u_Task3/Xo0_in[1]
    SLICE_X5Y82          FDCE                                         r  u_Task3/Xo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.866     2.031    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  u_Task3/Xo_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.107     1.658    u_Task3/Xo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_Task3/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/Xo_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.597     1.516    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y81          FDCE                                         r  u_Task3/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_Task3/y_reg[7]/Q
                         net (fo=2, routed)           0.148     1.805    u_Task3/y_reg_n_0_[7]
    SLICE_X1Y81          LUT5 (Prop_lut5_I4_O)        0.045     1.850 r  u_Task3/Xo[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    u_Task3/Xo0_in[7]
    SLICE_X1Y81          FDCE                                         r  u_Task3/Xo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.868     2.033    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  u_Task3/Xo_reg[7]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.091     1.620    u_Task3/Xo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_Task3/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/Yo_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.476%)  route 0.164ns (46.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.596     1.515    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  u_Task3/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_Task3/y_reg[4]/Q
                         net (fo=11, routed)          0.164     1.821    u_Task3/y_reg_n_0_[4]
    SLICE_X3Y81          LUT5 (Prop_lut5_I4_O)        0.048     1.869 r  u_Task3/Yo[5]_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_Task3/Yo[5]
    SLICE_X3Y81          FDCE                                         r  u_Task3/Yo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.868     2.033    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDCE                                         r  u_Task3/Yo_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDCE (Hold_fdce_C_D)         0.107     1.637    u_Task3/Yo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_vga_core/vga_timing/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/vga_timing/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.603     1.522    u_vga_core/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  u_vga_core/vga_timing/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_vga_core/vga_timing/r_25MHz_reg[0]/Q
                         net (fo=2, routed)           0.156     1.819    u_vga_core/vga_timing/r_25MHz_reg_n_0_[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042     1.861 r  u_vga_core/vga_timing/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u_vga_core/vga_timing/p_0_in[1]
    SLICE_X1Y90          FDCE                                         r  u_vga_core/vga_timing/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.876     2.041    u_vga_core/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  u_vga_core/vga_timing/r_25MHz_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.107     1.629    u_vga_core/vga_timing/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_Task3/y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Task3/Xo_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.908%)  route 0.179ns (49.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.598     1.517    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  u_Task3/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_Task3/y_reg[0]/Q
                         net (fo=16, routed)          0.179     1.838    u_Task3/y_reg_n_0_[0]
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  u_Task3/Xo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u_Task3/Xo0_in[0]
    SLICE_X5Y82          FDCE                                         r  u_Task3/Xo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.866     2.031    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  u_Task3/Xo_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.091     1.642    u_Task3/Xo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y80     u_Task3/Count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y80     u_Task3/Count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y80     u_Task3/Count_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X3Y79     u_Task3/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y79     u_Task3/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y80     u_Task3/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y80     u_Task3/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y79     u_Task3/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y79     u_Task3/FSM_onehot_current_state_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     u_vga_core/video_mem/ram_reg_15744_15807_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     u_vga_core/video_mem/ram_reg_15744_15807_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     u_vga_core/video_mem/ram_reg_15744_15807_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     u_vga_core/video_mem/ram_reg_15744_15807_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     u_vga_core/video_mem/ram_reg_12032_12095_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     u_vga_core/video_mem/ram_reg_12032_12095_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    u_vga_core/video_mem/ram_reg_2496_2559_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    u_vga_core/video_mem/ram_reg_2496_2559_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    u_vga_core/video_mem/ram_reg_2496_2559_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    u_vga_core/video_mem/ram_reg_2496_2559_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y99    u_vga_core/video_mem/ram_reg_7552_7615_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y99    u_vga_core/video_mem/ram_reg_7552_7615_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     u_vga_core/video_mem/ram_reg_10688_10751_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     u_vga_core/video_mem/ram_reg_10688_10751_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     u_vga_core/video_mem/ram_reg_10688_10751_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     u_vga_core/video_mem/ram_reg_10688_10751_0_2/RAMD/CLK



