US  	US  	 PRP	O
20070002989  	20070002989  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11170979  	11170979  	 CD	O
20050630  	20050630  	 CD	O
11  	11  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
H  	H  	 NNP	O
04  	04  	 CD	O
L  	L  	 NNP	O
7  	7  	 CD	O
00  	00  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
375355000  	375355000  	 CD	O
Method  	Method  	 NNP	O
and  	and  	 CC	O
system  	system  	 NN	O
for  	for  	 IN	O
link  	link  	 NN	B-NP
jitter  	jitter  	 NN	I-NP
compensation  	compensation  	 NN	I-NP
including  	including  	 VBG	O
a  	a  	 DT	O
fast  	fast  	 JJ	O
data  	data  	 NN	B-NP
recovery  	recovery  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
Song  	Song  	 NNP	I-NP
Hongjiang  	Hongjiang  	 NNPS	I-NP
Mesa  	Mesa  	 NNP	O
AZ  	AZ  	 NNP	O
US  	US  	 NNP	O
50  	50  	 CD	O
LOCUSTAVENUE  	LOCUSTAVENUE  	 NNP	B-NP
NEW  	NEW  	 NNP	O
CANAAN  	CANAAN  	 NNP	B-NP
CT  	CT  	 NNP	I-NP
06840  	06840  	 CD	O
US  	US  	 NNP	O
A  	A  	 DT	O
method  	method  	 NN	O
and  	and  	 CC	O
apparatus 	apparatus 	 NN	B-NP
,  	,  	 ,	O
in  	in  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 NN	O
the  	the  	 DT	O
apparatus  	apparatus  	 NN	B-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
sampler 	sampler 	 NN	O
,  	,  	 ,	O
using  	using  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
,  	,  	 ,	O
to  	to  	 TO	O
sample  	sample  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
of  	of  	 IN	O
an  	an  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator  	indicator  	 NN	O
and  	and  	 CC	O
to  	to  	 TO	O
sample  	sample  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator 	indicator 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
data  	data  	 NN	B-NP
recovery  	recovery  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
( 	( 	 -LRB-	O
DRC 	DRC 	 NNP	B-NP
)  	)  	 -RRB-	O
including  	including  	 VBG	B-NP
control  	control  	 NN	I-NP
logic  	logic  	 NN	I-NP
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicators 	indicators 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NN	I-NP
to  	to  	 TO	O
receive  	receive  	 VB	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
and  	and  	 CC	O
adjust  	adjust  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NN	I-NP
provides  	provides  	 VBZ	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
PC  	PC  	 NN	B-NP
environments 	environments 	 NNS	I-NP
,  	,  	 ,	O
there  	there  	 EX	O
is  	is  	 VBZ	O
a  	a  	 DT	O
continuing  	continuing  	 JJ	O
desire  	desire  	 NN	O
to  	to  	 TO	O
lower  	lower  	 JJR	O
costs  	costs  	 NNS	O
and  	and  	 CC	O
to  	to  	 TO	O
increase  	increase  	 VB	O
communication  	communication  	 JJ	B-NP
link  	link  	 NN	I-NP
performance 	performance 	 NN	I-NP
.  	.  	 .	O
This  	This  	 DT	O
desire  	desire  	 NN	O
is  	is  	 VBZ	O
present  	present  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
context  	context  	 NN	O
of 	of 	 IN	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
high  	high  	 JJ	O
speed  	speed  	 NN	O
serial  	serial  	 NN	O
technology  	technology  	 NN	B-NP
communication  	communication  	 NN	I-NP
links  	links  	 NNS	I-NP
and  	and  	 CC	O
protocols  	protocols  	 NNS	O
that  	that  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
replace  	replace  	 VB	O
parallel  	parallel  	 JJ	B-NP
communication  	communication  	 NN	I-NP
links 	links 	 NNS	I-NP
.  	.  	 .	O
Regarding  	Regarding  	 VBG	B-NP
PC  	PC  	 NN	I-NP
architecture 	architecture 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
high  	high  	 JJ	O
speed  	speed  	 NN	O
serial  	serial  	 NN	O
technology  	technology  	 NN	B-NP
communication  	communication  	 NN	I-NP
links  	links  	 NNS	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
RS-232  	RS-232  	 NNP	B-NP
( 	( 	 -LRB-	O
Recommended  	Recommended  	 NNP	B-NP
Standard-232C 	Standard-232C 	 NNP	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
standard  	standard  	 JJ	O
interface  	interface  	 NNS	O
approved  	approved  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
Electronic  	Electronic  	 NNP	B-NP
Industries  	Industries  	 NNPS	I-NP
Alliance  	Alliance  	 NNP	I-NP
( 	( 	 -LRB-	O
EIA 	EIA 	 NNP	B-NP
)  	)  	 -RRB-	O
for  	for  	 IN	O
connecting  	connecting  	 VBG	O
serial  	serial  	 JJ	O
devices 	devices 	 NNS	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
Ethernet  	Ethernet  	 NNP	B-NP
( 	( 	 -LRB-	O
ANSI 	ANSI 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
IEEE  	IEEE  	 NNP	I-NP
Std.  	Std.  	 NNP	I-NP
802.3-2002 	802.3-2002 	 NNP	O
,  	,  	 ,	O
published  	published  	 VBD	O
Mar.  	Mar.  	 CD	O
8 	8 	 CD	O
,  	,  	 ,	O
2002 	2002 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
USB  	USB  	 NNP	B-NP
2.0  	2.0  	 NNP	O
( 	( 	 -LRB-	O
Universal  	Universal  	 NNP	O
Serial  	Serial  	 NNP	O
Bus  	Bus  	 NNP	O
2.0 	2.0 	 NNP	O
,  	,  	 ,	O
released  	released  	 VBN	O
on  	on  	 IN	O
Apr.  	Apr.  	 CD	O
27 	27 	 CD	O
,  	,  	 ,	O
2000 	2000 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
serial  	serial  	 JJ	O
ATA  	ATA  	 NNP	B-NP
( 	( 	 -LRB-	O
Serial  	Serial  	 NNP	O
ATA 	ATA 	 NNP	B-NP
:  	:  	 :	O
High  	High  	 NNP	O
Speed  	Speed  	 NNP	O
Serialized  	Serialized  	 NNP	O
AT  	AT  	 NNP	O
Attachment 	Attachment 	 NNP	O
,  	,  	 ,	O
Revision  	Revision  	 NNP	O
1.0a 	1.0a 	 NNP	O
,  	,  	 ,	O
Jan.  	Jan.  	 NNP	O
7 	7 	 CD	O
,  	,  	 ,	O
2003 	2003 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
and  	and  	 CC	O
PCI-Express  	PCI-Express  	 NNP	B-NP
( 	( 	 -LRB-	O
Peripheral  	Peripheral  	 NNP	B-NP
Component  	Component  	 NNP	I-NP
Interconnect  	Interconnect  	 NNP	O
Base  	Base  	 NNP	B-NP
Specification 	Specification 	 NNP	I-NP
: 	: 	 :	O
,  	,  	 ,	O
rev.  	rev.  	 CD	B-NP
1.1 	1.1 	 CD	O
)  	)  	 -RRB-	O
Gen.  	Gen.  	 NNP	O
1  	1  	 CD	O
and  	and  	 CC	O
Gen.  	Gen.  	 NNP	O
2  	2  	 CD	O
links  	links  	 NNS	O
having  	having  	 VBG	O
2.5  	2.5  	 CD	O
Gb 	Gb 	 CD	B-NP
/ 	/ 	 CD	I-NP
s  	s  	 NNS	I-NP
and  	and  	 CC	O
5  	5  	 CD	O
Gb 	Gb 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
s  	s  	 VBZ	I-NP
data  	data  	 NN	O
rates 	rates 	 NNS	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
.  	.  	 .	O
Phase  	Phase  	 NN	O
variations  	variations  	 NNS	O
or  	or  	 CC	O
jitter  	jitter  	 NNS	B-NP
may  	may  	 MD	O
exist  	exist  	 VB	O
on  	on  	 IN	O
a  	a  	 DT	O
communication  	communication  	 NN	B-NP
link 	link 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
phase  	phase  	 NN	B-NP
jitter  	jitter  	 NNS	I-NP
may  	may  	 MD	O
indicate  	indicate  	 VB	O
a  	a  	 DT	O
distortion  	distortion  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
signal  	signal  	 NN	O
caused  	caused  	 VBN	O
by  	by  	 IN	O
poor  	poor  	 JJ	O
synchronization  	synchronization  	 NN	B-NP
between  	between  	 IN	O
a  	a  	 DT	O
transmitter  	transmitter  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
receiver  	receiver  	 NN	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
various  	various  	 JJ	O
non-idealities  	non-idealities  	 NN	B-NP
in  	in  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
elements  	elements  	 NNS	I-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
a  	a  	 DT	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
chip 	chip 	 NN	I-NP
,  	,  	 ,	O
printed  	printed  	 VBN	B-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
traces 	traces 	 NNS	I-NP
,  	,  	 ,	O
connectors 	connectors 	 NN	O
,  	,  	 ,	O
transmitter  	transmitter  	 NN	O
and  	and  	 CC	O
receiver  	receiver  	 JJ	B-NP
PLL 	PLL 	 NNP	I-NP
's  	's  	 POS	I-NP
( 	( 	 -LRB-	O
phase  	phase  	 FW	O
locked  	locked  	 FW	O
loops 	loops 	 FW	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
etc. 	etc. 	 FW	O
)  	)  	 -RRB-	O
of  	of  	 IN	O
the  	the  	 DT	O
communication  	communication  	 NN	B-NP
link  	link  	 NN	I-NP
components 	components 	 NNS	I-NP
.  	.  	 .	O
There  	There  	 EX	O
have  	have  	 VBP	O
been  	been  	 VBN	O
numerous  	numerous  	 JJ	B-NP
attempts  	attempts  	 NNS	I-NP
to  	to  	 TO	O
reduce  	reduce  	 VB	O
jitter  	jitter  	 VBN	O
on  	on  	 IN	O
communication  	communication  	 NN	B-NP
links  	links  	 NNS	I-NP
to  	to  	 TO	O
achieve  	achieve  	 VB	O
a  	a  	 DT	O
greater  	greater  	 JJR	O
link  	link  	 NN	B-NP
data  	data  	 NNS	I-NP
rate  	rate  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
specified  	specified  	 JJ	O
bit-error-rate  	bit-error-rate  	 NN	B-NP
( 	( 	 -LRB-	O
BER 	BER 	 NNP	B-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
typical  	typical  	 JJ	O
of  	of  	 IN	O
past  	past  	 JJ	O
efforts  	efforts  	 NNS	O
to  	to  	 TO	O
address  	address  	 VB	O
the  	the  	 DT	O
problem  	problem  	 NN	O
of  	of  	 IN	O
link  	link  	 NN	B-NP
jitter  	jitter  	 NN	I-NP
by  	by  	 IN	O
trying  	trying  	 VBG	O
to  	to  	 TO	O
minimize  	minimize  	 VB	O
the  	the  	 DT	O
jitter  	jitter  	 NN	B-NP
at  	at  	 IN	O
a  	a  	 DT	O
source  	source  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
jitter  	jitter  	 NN	B-NP
by 	by 	 IN	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
using  	using  	 VBG	O
better  	better  	 JJR	O
board  	board  	 NN	B-NP
materials 	materials 	 NNS	I-NP
,  	,  	 ,	O
better  	better  	 JJR	O
board  	board  	 NN	O
and  	and  	 CC	O
power  	power  	 NN	B-NP
supply  	supply  	 NN	I-NP
designs 	designs 	 NNS	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
better  	better  	 JJR	O
clock  	clock  	 NN	O
chip  	chip  	 NN	O
having  	having  	 VBG	O
lower  	lower  	 JJR	O
clock  	clock  	 NN	B-NP
jitter 	jitter 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
better  	better  	 RB	O
designed  	designed  	 VBN	B-NP
transmitter  	transmitter  	 NN	I-NP
and  	and  	 CC	O
receiver  	receiver  	 NN	B-NP
phase  	phase  	 NN	I-NP
locked  	locked  	 VBN	O
loops  	loops  	 NNS	O
( 	( 	 -LRB-	O
PLL 	PLL 	 NNP	B-NP
)  	)  	 -RRB-	O
that  	that  	 IN	O
minimize  	minimize  	 JJ	O
on-chip  	on-chip  	 JJ	B-NP
jitter 	jitter 	 NN	I-NP
,  	,  	 ,	O
etc 	etc 	 FW	O
.  	.  	 .	O
Moreover 	Moreover 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
costly  	costly  	 JJ	O
to  	to  	 TO	O
implement  	implement  	 VB	O
such  	such  	 JJ	O
improved  	improved  	 JJ	O
materials  	materials  	 NNS	O
and  	and  	 CC	O
designs 	designs 	 NNS	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
block  	block  	 NN	O
diagram  	diagram  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
circuit 	circuit 	 NN	I-NP
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
block  	block  	 NN	O
diagram  	diagram  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
apparatus 	apparatus 	 NN	I-NP
,  	,  	 ,	O
according  	according  	 VBG	O
to  	to  	 TO	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
hereof 	hereof 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
timing  	timing  	 NN	I-NP
diagram 	diagram 	 NN	I-NP
,  	,  	 ,	O
according  	according  	 VBG	O
to  	to  	 TO	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
hereof 	hereof 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
s  	s  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
schematic  	schematic  	 JJ	I-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
apparatus 	apparatus 	 NN	B-NP
,  	,  	 ,	O
according  	according  	 VBG	O
to  	to  	 TO	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
hereof 	hereof 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
flow  	flow  	 NN	I-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
method 	method 	 NN	O
,  	,  	 ,	O
according  	according  	 VBG	O
to  	to  	 TO	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
hereof 	hereof 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
block  	block  	 NN	O
diagram  	diagram  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
system 	system 	 NN	I-NP
,  	,  	 ,	O
according  	according  	 VBG	O
to  	to  	 TO	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
hereof 	hereof 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
several  	several  	 JJ	O
embodiments  	embodiments  	 NN	O
described  	described  	 VBD	O
herein  	herein  	 NNS	O
are  	are  	 VBP	O
solely  	solely  	 RB	O
for  	for  	 IN	O
the  	the  	 DT	O
purpose  	purpose  	 NN	O
of  	of  	 IN	O
illustration 	illustration 	 NN	B-NP
.  	.  	 .	O
Embodiments  	Embodiments  	 NNP	O
may  	may  	 MD	O
include  	include  	 VB	O
any  	any  	 DT	O
currently  	currently  	 RB	O
or  	or  	 CC	O
hereafter-known  	hereafter-known  	 JJ	O
versions  	versions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
elements  	elements  	 NNS	O
described  	described  	 VBD	O
herein 	herein 	 VBN	O
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
persons  	persons  	 JJ	O
skilled  	skilled  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
art  	art  	 NN	O
will  	will  	 MD	O
recognize  	recognize  	 VB	O
from  	from  	 IN	O
this  	this  	 DT	O
description  	description  	 NN	O
that  	that  	 IN	O
other  	other  	 JJ	O
embodiments  	embodiments  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
practiced  	practiced  	 VBN	O
with  	with  	 IN	O
various  	various  	 JJ	O
modifications  	modifications  	 NNS	B-NP
and  	and  	 CC	O
alterations 	alterations 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
block  	block  	 NN	O
diagram  	diagram  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
receiver  	receiver  	 NN	B-NP
circuit 	circuit 	 NN	I-NP
,  	,  	 ,	O
generally  	generally  	 RB	O
referenced  	referenced  	 VBN	O
by  	by  	 IN	O
numeral  	numeral  	 CD	B-NP
100 	100 	 CD	O
.  	.  	 .	O
Receiver  	Receiver  	 NNP	O
100  	100  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
an  	an  	 DT	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
PCI-Express 	PCI-Express 	 JJ	I-NP
& 	& 	 CC	O
# 	# 	 #	O
xae 	xae 	 CD	B-NP
;  	;  	 :	O
link  	link  	 NN	O
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
PCI-Express 	PCI-Express 	 NNP	B-NP
,  	,  	 ,	O
Gen.  	Gen.  	 NNP	O
1  	1  	 CD	O
rated  	rated  	 VBN	O
at  	at  	 IN	O
2.5  	2.5  	 CD	O
Gb 	Gb 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
s 	s 	 VBZ	I-NP
;  	;  	 :	O
Gen.  	Gen.  	 NNP	O
2  	2  	 CD	O
rated  	rated  	 VBN	O
at  	at  	 IN	O
5.0  	5.0  	 NNP	O
Gb 	Gb 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
s 	s 	 VBZ	I-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
Receiver  	Receiver  	 NNP	O
100  	100  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
signal  	signal  	 NN	B-NP
buffer  	buffer  	 NN	I-NP
105 	105 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
an  	an  	 DT	O
amplifier  	amplifier  	 NN	O
or  	or  	 CC	O
other  	other  	 JJ	O
signal  	signal  	 NN	B-NP
conditioner  	conditioner  	 NN	I-NP
to  	to  	 TO	O
amplify 	amplify 	 VB	O
,  	,  	 ,	O
filter 	filter 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
place  	place  	 VB	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
condition  	condition  	 NN	O
to  	to  	 TO	O
facilitate  	facilitate  	 VB	O
processing  	processing  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
signal  	signal  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
receiver 	receiver 	 NN	O
.  	.  	 .	O
Data  	Data  	 NNP	O
signals  	signals  	 NNS	O
from  	from  	 IN	O
buffer  	buffer  	 CD	B-NP
105  	105  	 CD	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
sampler  	sampler  	 JJ	O
110  	110  	 CD	O
that  	that  	 IN	O
samples  	samples  	 NNS	O
or  	or  	 CC	O
captures  	captures  	 VBG	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal 	signal 	 NN	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
110  	110  	 CD	O
may  	may  	 MD	O
store  	store  	 VB	O
sampled  	sampled  	 VBN	B-NP
signal  	signal  	 NN	I-NP
data  	data  	 NNS	I-NP
locally 	locally 	 RB	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
110  	110  	 CD	O
samples  	samples  	 NNS	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
with  	with  	 IN	O
4  	4  	 CD	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NNS	I-NP
( 	( 	 -LRB-	O
PI 	PI 	 NNP	B-NP
)  	)  	 -RRB-	O
output  	output  	 NN	B-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 VBZ	O
115  	115  	 CD	O
{ 	{ 	 -LRB-	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4  	ph4  	 CD	B-NP
}  	}  	 -RRB-	O
that  	that  	 WDT	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
by  	by  	 IN	O
PI  	PI  	 NNP	O
125 	125 	 CD	O
.  	.  	 .	O
Alignment  	Alignment  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
140  	140  	 CD	O
receives  	receives  	 VBZ	O
inputs  	inputs  	 VBN	O
of  	of  	 IN	O
four  	four  	 CD	O
sampled  	sampled  	 CD	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signals  	signals  	 VBZ	O
135  	135  	 CD	O
that  	that  	 WDT	O
are  	are  	 VBP	O
sampled  	sampled  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 VBZ	O
115  	115  	 CD	O
and  	and  	 CC	O
also  	also  	 RB	O
receives  	receives  	 VBZ	O
an  	an  	 DT	O
input  	input  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
PI  	PI  	 NNP	O
clock  	clock  	 NN	O
phase  	phase  	 NN	O
signal  	signal  	 NN	O
130  	130  	 CD	O
from  	from  	 IN	O
PI  	PI  	 NNP	O
125 	125 	 CD	O
.  	.  	 .	O
Alignment  	Alignment  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
140  	140  	 CD	O
operates  	operates  	 VBZ	O
to  	to  	 TO	O
align  	align  	 VB	O
the  	the  	 DT	O
sampled  	sampled  	 JJ	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signals  	signals  	 VBZ	O
135  	135  	 CD	O
with  	with  	 IN	O
the  	the  	 DT	O
PI  	PI  	 NNP	O
clock  	clock  	 NN	O
phase  	phase  	 NN	O
signal  	signal  	 NN	O
130 	130 	 CD	O
.  	.  	 .	O
Alignment  	Alignment  	 NNP	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
tracking 	tracking 	 VBG	O
)  	)  	 -RRB-	O
errors  	errors  	 NNS	O
from  	from  	 IN	O
alignment  	alignment  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
140  	140  	 CD	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
proportional  	proportional  	 JJ	B-NP
filter  	filter  	 NN	I-NP
150 	150 	 CD	O
.  	.  	 .	O
Proportional  	Proportional  	 NNP	O
filter  	filter  	 VBD	O
150 	150 	 CD	O
,  	,  	 ,	O
using  	using  	 VBG	O
the  	the  	 DT	O
errors  	errors  	 NNS	O
generated  	generated  	 VBN	O
by  	by  	 IN	O
aligning  	aligning  	 VBG	O
the  	the  	 DT	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
four  	four  	 CD	O
sampled  	sampled  	 NN	O
signals  	signals  	 VBZ	O
135  	135  	 CD	O
with  	with  	 IN	O
PI  	PI  	 NNP	O
clock  	clock  	 NN	O
phase  	phase  	 NN	O
signal  	signal  	 NN	O
130 	130 	 CD	O
,  	,  	 ,	O
operates  	operates  	 VBZ	O
to  	to  	 TO	O
average  	average  	 VB	O
the  	the  	 DT	O
errors  	errors  	 NNS	O
from  	from  	 IN	O
alignment  	alignment  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
125  	125  	 CD	O
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
control  	control  	 NN	B-NP
signal  	signal  	 NN	I-NP
155 	155 	 CD	O
.  	.  	 .	O
Control  	Control  	 NN	B-NP
signal  	signal  	 NN	I-NP
155  	155  	 CD	O
is  	is  	 VBZ	O
received  	received  	 VBN	O
by  	by  	 IN	O
PI  	PI  	 NNP	O
125  	125  	 CD	O
and  	and  	 CC	O
provides  	provides  	 VBZ	O
an  	an  	 DT	O
indication  	indication  	 NN	O
of  	of  	 IN	O
whether  	whether  	 IN	O
the  	the  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
4  	4  	 CD	O
phase  	phase  	 NN	B-NP
output  	output  	 NN	I-NP
clocks  	clocks  	 NNS	I-NP
of  	of  	 IN	O
sampler  	sampler  	 CD	O
110  	110  	 CD	O
should  	should  	 MD	O
be  	be  	 VB	O
advanced  	advanced  	 VBN	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
lead 	lead 	 NN	O
)  	)  	 -RRB-	O
or  	or  	 CC	O
delayed  	delayed  	 VBN	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
lag 	lag 	 NN	O
)  	)  	 -RRB-	O
so  	so  	 RB	O
that  	that  	 IN	O
receiver  	receiver  	 CD	O
100  	100  	 CD	O
is  	is  	 VBZ	O
synchronized  	synchronized  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal 	signal 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
serial  	serial  	 JJ	O
input  	input  	 NN	B-NP
parallel  	parallel  	 NN	I-NP
output  	output  	 NN	I-NP
( 	( 	 -LRB-	O
PISO 	PISO 	 NNP	B-NP
)  	)  	 -RRB-	O
converter  	converter  	 NN	O
145  	145  	 CD	O
provides  	provides  	 VBZ	O
recovered  	recovered  	 VBN	O
synchronized  	synchronized  	 JJ	O
data  	data  	 NNS	O
as  	as  	 IN	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
thereof 	thereof 	 NN	O
.  	.  	 .	O
Operationally 	Operationally 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
phases  	phases  	 NNS	O
{ 	{ 	 -LRB-	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 CD	B-NP
}  	}  	 -RRB-	O
of  	of  	 IN	O
the  	the  	 DT	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 NNS	I-NP
are  	are  	 VBP	O
adaptively  	adaptively  	 VBN	O
adjusted  	adjusted  	 VBN	O
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
fixed  	fixed  	 JJ	B-NP
input  	input  	 NN	I-NP
reference  	reference  	 NN	I-NP
clock  	clock  	 NN	I-NP
120  	120  	 CD	O
{ 	{ 	 -LRB-	O
ck1 	ck1 	 NNP	B-NP
,  	,  	 ,	O
ck2 	ck2 	 NNP	B-NP
,  	,  	 ,	O
ck3 	ck3 	 NNP	B-NP
,  	,  	 ,	O
ck4 	ck4 	 CD	B-NP
}  	}  	 -RRB-	O
such  	such  	 JJ	O
that  	that  	 IN	O
ph1  	ph1  	 NNP	B-NP
and  	and  	 CC	O
ph3  	ph3  	 RB	O
track  	track  	 VB	O
a  	a  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
eye  	eye  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
and  	and  	 CC	O
ph2  	ph2  	 NNP	B-NP
and  	and  	 CC	O
ph4  	ph4  	 RB	O
track  	track  	 VB	O
the  	the  	 DT	O
transition  	transition  	 NN	B-NP
points  	points  	 NNS	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal 	signal 	 NN	O
.  	.  	 .	O
Receiver  	Receiver  	 NNP	O
100  	100  	 CD	O
may  	may  	 MD	O
reduce  	reduce  	 VB	O
jitter  	jitter  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
communication  	communication  	 NN	B-NP
link  	link  	 NN	I-NP
operating  	operating  	 NN	I-NP
at  	at  	 IN	O
frequencies  	frequencies  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
range  	range  	 NN	O
of  	of  	 IN	O
about  	about  	 IN	O
2.5  	2.5  	 CD	O
Gb 	Gb 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
s 	s 	 VBZ	I-NP
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
receiver  	receiver  	 CD	O
100  	100  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
methods  	methods  	 NNS	O
used  	used  	 VBD	O
thereby  	thereby  	 RB	O
to  	to  	 TO	O
reduce  	reduce  	 VB	O
communication  	communication  	 JJ	B-NP
link  	link  	 NN	I-NP
jitter 	jitter 	 NN	I-NP
,  	,  	 ,	O
may  	may  	 MD	O
be  	be  	 VB	O
limited  	limited  	 VBN	O
at  	at  	 IN	O
higher  	higher  	 JJR	O
frequencies  	frequencies  	 NNS	O
and  	and  	 CC	O
may  	may  	 MD	O
effectively  	effectively  	 RB	O
be  	be  	 VB	O
limited  	limited  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
range  	range  	 NN	O
of  	of  	 IN	O
about  	about  	 RB	O
( 	( 	 -LRB-	O
3-5 	3-5 	 NNP	O
)  	)  	 -RRB-	O
Mhz 	Mhz 	 NNP	B-NP
.  	.  	 .	O
The  	The  	 DT	O
limited  	limited  	 JJ	O
bandwidth  	bandwidth  	 NN	B-NP
is  	is  	 VBZ	O
due 	due 	 JJ	O
,  	,  	 ,	O
at  	at  	 IN	O
least  	least  	 JJS	O
in  	in  	 IN	O
part 	part 	 NN	O
,  	,  	 ,	O
to  	to  	 TO	O
the  	the  	 DT	O
averaging  	averaging  	 JJ	O
operations  	operations  	 NNS	O
of  	of  	 IN	O
a  	a  	 DT	O
large  	large  	 JJ	O
number  	number  	 NN	O
of  	of  	 IN	O
errors  	errors  	 NNS	O
processed  	processed  	 VBN	O
by  	by  	 IN	O
proportional  	proportional  	 CD	B-NP
filter  	filter  	 CD	I-NP
150 	150 	 CD	O
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
accuracy  	accuracy  	 NN	B-NP
of  	of  	 IN	O
receiver  	receiver  	 CD	O
100  	100  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
compromised  	compromised  	 VBN	O
due  	due  	 JJ	O
to  	to  	 TO	O
relatively  	relatively  	 RB	O
large  	large  	 JJ	O
dithering  	dithering  	 NN	O
that  	that  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
caused  	caused  	 VBN	O
by  	by  	 IN	O
high  	high  	 JJ	O
latency  	latency  	 JJ	B-NP
periods  	periods  	 NNS	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
proportional  	proportional  	 JJ	B-NP
filtering  	filtering  	 JJ	I-NP
operations  	operations  	 NNS	I-NP
of  	of  	 IN	O
receiver  	receiver  	 CD	O
100 	100 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
limited  	limited  	 JJ	O
achievable  	achievable  	 JJ	O
bandwidth  	bandwidth  	 NN	B-NP
and  	and  	 CC	O
high  	high  	 JJ	O
latency  	latency  	 NN	B-NP
of  	of  	 IN	O
receiver  	receiver  	 CD	O
100  	100  	 CD	O
may  	may  	 MD	O
reduce  	reduce  	 VB	O
an  	an  	 DT	O
efficiency  	efficiency  	 NN	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
effectiveness  	effectiveness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
receiver  	receiver  	 NN	O
at  	at  	 IN	O
higher  	higher  	 JJR	O
frequencies  	frequencies  	 NNS	O
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
above  	above  	 IN	O
about  	about  	 IN	O
3  	3  	 CD	O
Mhz 	Mhz 	 NNP	B-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
block  	block  	 NN	I-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
apparatus  	apparatus  	 NN	B-NP
200 	200 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
some  	some  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
embodiments  	embodiments  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
Receiver  	Receiver  	 NNP	O
200  	200  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
signal  	signal  	 NN	B-NP
buffer  	buffer  	 NN	I-NP
205  	205  	 CD	O
that  	that  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
an  	an  	 DT	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
signal  	signal  	 NN	B-NP
conditioner 	conditioner 	 NN	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
filter  	filter  	 JJ	O
to  	to  	 TO	O
amplify 	amplify 	 VB	O
,  	,  	 ,	O
filter 	filter 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
place  	place  	 VB	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
condition  	condition  	 NN	O
to  	to  	 TO	O
facilitate  	facilitate  	 VB	O
further  	further  	 JJ	O
processing  	processing  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
signal  	signal  	 NN	O
by  	by  	 IN	O
apparatus  	apparatus  	 CD	B-NP
200 	200 	 CD	O
.  	.  	 .	O
Data  	Data  	 NNP	O
signals  	signals  	 NNS	O
from  	from  	 IN	O
buffer  	buffer  	 CD	B-NP
205  	205  	 CD	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
sampler  	sampler  	 JJ	O
210  	210  	 CD	O
that  	that  	 IN	O
samples  	samples  	 NNS	O
or  	or  	 CC	O
captures  	captures  	 VBG	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal 	signal 	 NN	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
210  	210  	 CD	O
samples  	samples  	 NNS	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signals  	signals  	 VBZ	O
using  	using  	 VBG	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 VBZ	O
215  	215  	 CD	O
{ 	{ 	 -LRB-	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 CD	B-NP
}  	}  	 -RRB-	O
from  	from  	 IN	O
PI  	PI  	 NNP	O
225 	225 	 CD	O
.  	.  	 .	O
PI  	PI  	 NNP	O
225  	225  	 CD	O
derives  	derives  	 VBZ	O
the  	the  	 DT	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 NNS	I-NP
from  	from  	 IN	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
signals  	signals  	 VBZ	O
220 	220 	 CD	O
.  	.  	 .	O
There  	There  	 EX	O
may  	may  	 MD	O
be  	be  	 VB	O
about  	about  	 IN	O
a  	a  	 DT	O
difference  	difference  	 NN	O
of  	of  	 IN	O
about  	about  	 IN	O
90 	90 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
xb0 	xb0 	 CD	B-NP
;  	;  	 :	O
between  	between  	 IN	O
the  	the  	 DT	O
4  	4  	 CD	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
clocks 	clocks 	 NNS	I-NP
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
210  	210  	 CD	O
may  	may  	 MD	O
store  	store  	 VB	O
sampled  	sampled  	 VBN	B-NP
signal  	signal  	 NN	I-NP
data  	data  	 NNS	I-NP
locally 	locally 	 RB	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
210  	210  	 CD	O
samples  	samples  	 NNS	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
4-phase  	4-phase  	 JJ	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
115  	115  	 CD	O
{ 	{ 	 -LRB-	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 CD	B-NP
}  	}  	 -RRB-	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NNS	I-NP
( 	( 	 -LRB-	O
PI 	PI 	 NNP	B-NP
)  	)  	 -RRB-	O
125 	125 	 CD	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
210  	210  	 CD	O
operates  	operates  	 VBZ	O
to  	to  	 TO	O
track  	track  	 VB	O
a  	a  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
eye  	eye  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
using 	using 	 VBG	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
ph1  	ph1  	 NNP	B-NP
and  	and  	 CC	O
ph3  	ph3  	 CD	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
4-phase  	4-phase  	 JJ	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
215  	215  	 CD	O
and  	and  	 CC	O
provides  	provides  	 VBZ	O
indication  	indication  	 NN	B-NP
signals  	signals  	 NNS	I-NP
of  	of  	 IN	O
such  	such  	 JJ	O
tracking  	tracking  	 NN	O
( 	( 	 -LRB-	O
230 	230 	 CD	O
) 	) 	 -RRB-	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
210  	210  	 CD	O
operates  	operates  	 VBZ	O
to  	to  	 TO	O
track  	track  	 VB	O
a  	a  	 DT	O
transition  	transition  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
using 	using 	 VBG	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
ph2  	ph2  	 NNP	B-NP
and  	and  	 CC	O
ph4  	ph4  	 CD	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
and  	and  	 CC	O
provides  	provides  	 VBZ	O
indication  	indication  	 NN	B-NP
signals  	signals  	 NNS	I-NP
of  	of  	 IN	O
such  	such  	 JJ	O
tracking  	tracking  	 NN	O
( 	( 	 -LRB-	O
230 	230 	 CD	O
) 	) 	 -RRB-	O
.  	.  	 .	O
A  	A  	 DT	O
fast  	fast  	 JJ	O
data  	data  	 NN	B-NP
recovery  	recovery  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
( 	( 	 -LRB-	O
DRC 	DRC 	 NNP	B-NP
)  	)  	 -RRB-	O
logic  	logic  	 NN	B-NP
device  	device  	 NN	I-NP
235  	235  	 CD	O
receives  	receives  	 VBZ	O
tracking  	tracking  	 VBG	B-NP
indication  	indication  	 NN	I-NP
signals  	signals  	 VBZ	O
230  	230  	 CD	O
as  	as  	 IN	O
inputs  	inputs  	 NNS	O
from  	from  	 IN	O
sampler  	sampler  	 CD	O
210 	210 	 CD	O
.  	.  	 .	O
Based  	Based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
received  	received  	 VBN	O
tracking  	tracking  	 VBG	B-NP
indication  	indication  	 NN	I-NP
signals 	signals 	 NNS	I-NP
,  	,  	 ,	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
235  	235  	 CD	O
determines  	determines  	 JJ	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 VBZ	O
240  	240  	 CD	O
that  	that  	 WDT	O
are  	are  	 VBP	O
input  	input  	 VBN	O
to  	to  	 TO	O
PI  	PI  	 NNP	O
225 	225 	 CD	O
.  	.  	 .	O
Phase  	Phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 VBZ	O
240  	240  	 CD	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
PI  	PI  	 NNP	O
225  	225  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
determined  	determined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
combination  	combination  	 NN	O
of  	of  	 IN	O
logic  	logic  	 NN	B-NP
circuits 	circuits 	 NNS	I-NP
.  	.  	 .	O
Phase  	Phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 VBZ	O
240  	240  	 CD	O
are  	are  	 VBP	O
used  	used  	 VBN	O
by  	by  	 IN	O
PI  	PI  	 NNP	O
225  	225  	 CD	O
to  	to  	 TO	O
adjust  	adjust  	 VB	O
the  	the  	 DT	O
PI  	PI  	 NNP	O
clock  	clock  	 NN	O
phases 	phases 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
herein 	herein 	 NN	O
,  	,  	 ,	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 VBZ	O
240  	240  	 CD	O
are  	are  	 VBP	O
used  	used  	 VBN	O
to  	to  	 TO	O
adjust  	adjust  	 VB	O
the  	the  	 DT	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
clocks  	clocks  	 NNS	I-NP
by  	by  	 IN	O
either  	either  	 DT	O
advancing 	advancing 	 NN	O
,  	,  	 ,	O
retarding 	retarding 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
making  	making  	 VBG	O
no  	no  	 DT	O
adjustments  	adjustments  	 NNS	O
to  	to  	 TO	O
the  	the  	 DT	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
clocks 	clocks 	 NNS	I-NP
.  	.  	 .	O
It  	It  	 PRP	O
can  	can  	 MD	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
that  	that  	 IN	O
DRC  	DRC  	 NNP	B-NP
device  	device  	 NN	I-NP
235  	235  	 CD	O
does  	does  	 VBZ	O
not  	not  	 RB	O
have  	have  	 VB	O
a  	a  	 DT	O
direct  	direct  	 JJ	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
input  	input  	 NN	I-NP
thereto 	thereto 	 NN	O
.  	.  	 .	O
DRC  	DRC  	 NNP	B-NP
device  	device  	 NN	I-NP
235  	235  	 CD	O
effectively  	effectively  	 RB	O
makes  	makes  	 VBZ	O
a  	a  	 DT	O
determination  	determination  	 NN	B-NP
regarding  	regarding  	 VBG	O
the  	the  	 DT	O
type  	type  	 NN	O
of  	of  	 IN	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
240  	240  	 CD	O
to  	to  	 TO	O
provide  	provide  	 VB	O
to  	to  	 TO	O
PI  	PI  	 NNP	O
225  	225  	 CD	O
based  	based  	 VBN	O
on  	on  	 IN	O
timing  	timing  	 NN	O
factors  	factors  	 NNS	O
derived  	derived  	 VBN	O
from  	from  	 IN	O
tracking  	tracking  	 VBG	B-NP
indication  	indication  	 NN	I-NP
signals  	signals  	 VBZ	O
230  	230  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
sampled  	sampled  	 JJ	O
incoming  	incoming  	 JJ	O
signal  	signal  	 NN	B-NP
data 	data 	 NNS	I-NP
.  	.  	 .	O
DRC  	DRC  	 NNP	B-NP
device  	device  	 NN	I-NP
235  	235  	 CD	O
does  	does  	 VBZ	O
not  	not  	 RB	O
attempt  	attempt  	 VB	O
to  	to  	 TO	O
align  	align  	 VB	O
the  	the  	 DT	O
sampled  	sampled  	 JJ	O
incoming  	incoming  	 JJ	O
signal  	signal  	 NN	O
to  	to  	 TO	O
a  	a  	 DT	O
separate  	separate  	 JJ	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
signal 	signal 	 NN	I-NP
.  	.  	 .	O
DRC  	DRC  	 NNP	B-NP
device  	device  	 NN	I-NP
235  	235  	 CD	O
reduces  	reduces  	 VBZ	O
the  	the  	 DT	O
variation  	variation  	 NN	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
jitter 	jitter 	 CD	B-NP
)  	)  	 -RRB-	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
signal  	signal  	 NN	O
by  	by  	 IN	O
making  	making  	 VBG	B-NP
determinations  	determinations  	 NNS	I-NP
based  	based  	 VBN	O
on  	on  	 IN	O
multiples  	multiples  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
sampled  	sampled  	 JJ	O
incoming  	incoming  	 JJ	O
signal  	signal  	 NN	B-NP
data 	data 	 NNS	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
provides  	provides  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
timing  	timing  	 NN	I-NP
diagram  	diagram  	 VBD	I-NP
300  	300  	 CD	O
for  	for  	 IN	O
an  	an  	 DT	O
apparatus  	apparatus  	 NN	B-NP
and  	and  	 CC	O
method 	method 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
shown 	shown 	 VBN	O
,  	,  	 ,	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
305  	305  	 CD	O
is  	is  	 VBZ	O
sampled  	sampled  	 VBN	O
by  	by  	 IN	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phases  	phases  	 NNS	I-NP
{ 	{ 	 -LRB-	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 CD	B-NP
} 	} 	 -RRB-	O
.  	.  	 .	O
The  	The  	 DT	O
sampling  	sampling  	 JJ	O
period  	period  	 NN	O
or  	or  	 CC	O
unit  	unit  	 NN	B-NP
interval  	interval  	 NNS	I-NP
( 	( 	 -LRB-	O
U1 	U1 	 NNP	O
)  	)  	 -RRB-	O
for  	for  	 IN	O
the  	the  	 DT	O
illustrated  	illustrated  	 JJ	O
example  	example  	 NN	O
is  	is  	 VBZ	O
400  	400  	 CD	O
picoseconds  	picoseconds  	 NNS	B-NP
( 	( 	 -LRB-	O
ps 	ps 	 LS	B-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
As  	As  	 IN	O
illustrated 	illustrated 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
triplet  	triplet  	 NN	O
or  	or  	 CC	O
set  	set  	 VBN	O
of  	of  	 IN	O
data  	data  	 NNS	O
sampled  	sampled  	 VBN	O
by  	by  	 IN	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
ph3  	ph3  	 NNP	B-NP
is  	is  	 VBZ	O
used  	used  	 VBN	O
to  	to  	 TO	O
check  	check  	 VB	O
an  	an  	 DT	O
alignment  	alignment  	 NN	O
of  	of  	 IN	O
ph2  	ph2  	 CD	B-NP
to  	to  	 TO	O
a  	a  	 DT	O
transition  	transition  	 NN	O
between  	between  	 IN	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N 	N 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
A  	A  	 DT	O
second  	second  	 JJ	O
triplet  	triplet  	 NN	O
or  	or  	 CC	O
set  	set  	 VBN	O
of  	of  	 IN	O
data  	data  	 NNS	O
sampled  	sampled  	 VBN	O
by  	by  	 IN	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
ph1  	ph1  	 NNP	B-NP
is  	is  	 VBZ	O
used  	used  	 VBN	O
to  	to  	 TO	O
check  	check  	 VB	O
an  	an  	 DT	O
alignment  	alignment  	 NN	O
of  	of  	 IN	O
ph4  	ph4  	 CD	B-NP
to  	to  	 TO	O
a  	a  	 DT	O
transition  	transition  	 NN	O
between  	between  	 IN	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+2 	N+2 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
The  	The  	 DT	O
processing  	processing  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
triplet  	triplet  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
sampled  	sampled  	 VBN	O
by  	by  	 IN	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
ph3  	ph3  	 NNP	B-NP
is  	is  	 VBZ	O
done  	done  	 VBN	O
at  	at  	 IN	O
time  	time  	 NN	O
320  	320  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
processing  	processing  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
triplet  	triplet  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
sampled  	sampled  	 VBN	O
by  	by  	 IN	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
ph1  	ph1  	 NNP	B-NP
is  	is  	 VBZ	O
done  	done  	 VBN	O
at  	at  	 IN	O
time  	time  	 NN	O
325 	325 	 CD	O
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
235  	235  	 CD	O
may  	may  	 MD	O
provide  	provide  	 VB	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 NNS	O
to  	to  	 TO	O
the  	the  	 DT	O
PI  	PI  	 NNP	O
at  	at  	 IN	O
time  	time  	 NN	O
325 	325 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
may  	may  	 MD	O
provide  	provide  	 VB	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 NNS	O
to  	to  	 TO	O
the  	the  	 DT	O
PI  	PI  	 NNP	O
at  	at  	 IN	O
time  	time  	 NN	O
325  	325  	 CD	O
since 	since 	 IN	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
logic  	logic  	 NN	B-NP
used  	used  	 VBN	O
to  	to  	 TO	O
make  	make  	 VB	O
a  	a  	 DT	O
determination  	determination  	 NN	B-NP
is  	is  	 VBZ	O
relatively  	relatively  	 RB	O
uncomplicated 	uncomplicated 	 JJ	O
.  	.  	 .	O
Factors  	Factors  	 NNS	O
such  	such  	 JJ	O
as  	as  	 IN	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
not  	not  	 RB	O
attempting  	attempting  	 VBG	O
to  	to  	 TO	O
align  	align  	 VB	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
synchronize 	synchronize 	 CD	O
)  	)  	 -RRB-	O
sampled  	sampled  	 JJ	O
data  	data  	 NN	O
bits  	bits  	 NNS	O
with  	with  	 IN	O
a  	a  	 DT	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
shortcomings  	shortcomings  	 JJ	O
thereof  	thereof  	 NNS	O
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
latency  	latency  	 JJ	B-NP
issues 	issues 	 NNS	I-NP
)  	)  	 -RRB-	O
may  	may  	 MD	O
also  	also  	 RB	O
facilitate  	facilitate  	 VB	O
relatively  	relatively  	 RB	O
fast  	fast  	 JJ	O
processing  	processing  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampled  	sampled  	 JJ	O
signal  	signal  	 NN	B-NP
data 	data 	 NNS	I-NP
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
in  	in  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
herein 	herein 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
sampling  	sampling  	 JJ	O
decision  	decision  	 NN	O
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
to  	to  	 TO	O
advance 	advance 	 VB	O
,  	,  	 ,	O
to  	to  	 TO	O
retard 	retard 	 VB	O
,  	,  	 ,	O
or  	or  	 CC	O
not  	not  	 RB	O
to  	to  	 TO	O
adjust  	adjust  	 VB	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
signals 	signals 	 NNS	I-NP
)  	)  	 -RRB-	O
and  	and  	 CC	O
updating  	updating  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
control  	control  	 NN	B-NP
signal  	signal  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
PI  	PI  	 NNP	O
may  	may  	 MD	O
be  	be  	 VB	O
made  	made  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
single  	single  	 JJ	O
sampling  	sampling  	 JJ	O
period  	period  	 NN	O
315  	315  	 CD	O
as  	as  	 IN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
operates  	operates  	 VBZ	O
directly  	directly  	 RB	O
from  	from  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
clocks  	clocks  	 NNS	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
PI 	PI 	 NNP	O
,  	,  	 ,	O
at  	at  	 IN	O
about  	about  	 IN	O
a  	a  	 DT	O
rate  	rate  	 NN	B-NP
half  	half  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal 	signal 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
implementation  	implementation  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
apparatus  	apparatus  	 NN	B-NP
400  	400  	 CD	O
including  	including  	 VBG	O
a  	a  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
Apparatus  	Apparatus  	 NNP	B-NP
400  	400  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
sampler  	sampler  	 JJ	O
405  	405  	 CD	O
that  	that  	 IN	O
samples  	samples  	 NNS	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 VBZ	O
410  	410  	 CD	O
( 	( 	 -LRB-	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 CD	B-NP
}  	}  	 -RRB-	O
that  	that  	 WDT	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NNS	I-NP
( 	( 	 -LRB-	O
PI 	PI 	 NNP	B-NP
)  	)  	 -RRB-	O
415 	415 	 CD	O
.  	.  	 .	O
PI  	PI  	 NNP	O
415  	415  	 CD	O
derives  	derives  	 VBZ	O
the  	the  	 DT	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 NNS	I-NP
from  	from  	 IN	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
signals  	signals  	 VBZ	O
420  	420  	 CD	O
input  	input  	 NN	O
thereto 	thereto 	 NN	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
405  	405  	 CD	O
tracks  	tracks  	 NNS	O
a  	a  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
eye  	eye  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
using 	using 	 VBG	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
ph1  	ph1  	 NNP	B-NP
and  	and  	 CC	O
ph3  	ph3  	 CD	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
4  	4  	 CD	O
PI  	PI  	 JJ	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phase  	phase  	 NN	I-NP
signals  	signals  	 VBZ	O
410  	410  	 CD	O
and  	and  	 CC	O
provides  	provides  	 VBZ	O
indication  	indication  	 NN	B-NP
signals  	signals  	 NNS	I-NP
of  	of  	 IN	O
such  	such  	 JJ	O
tracking  	tracking  	 NN	O
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
D1 	D1 	 NNP	O
,  	,  	 ,	O
D2 	D2 	 CD	O
) 	) 	 -RRB-	O
.  	.  	 .	O
Sampler  	Sampler  	 NNP	O
405  	405  	 CD	O
tracks  	tracks  	 NNS	O
a  	a  	 DT	O
transition  	transition  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
using 	using 	 VBG	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
ph2  	ph2  	 NNP	B-NP
and  	and  	 CC	O
ph4  	ph4  	 CD	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
and  	and  	 CC	O
provides  	provides  	 VBZ	O
indication  	indication  	 NN	B-NP
signals  	signals  	 NNS	I-NP
of  	of  	 IN	O
such  	such  	 JJ	O
tracking  	tracking  	 NN	O
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
E1 	E1 	 NNP	O
,  	,  	 ,	O
E2 	E2 	 CD	O
) 	) 	 -RRB-	O
.  	.  	 .	O
A  	A  	 DT	O
fast  	fast  	 JJ	O
data  	data  	 NN	B-NP
recovery  	recovery  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
( 	( 	 -LRB-	O
DRC 	DRC 	 NNP	B-NP
)  	)  	 -RRB-	O
logic  	logic  	 NN	B-NP
device  	device  	 NN	I-NP
425  	425  	 CD	O
receives  	receives  	 VBZ	O
as  	as  	 RB	O
inputs  	inputs  	 VB	O
the  	the  	 DT	O
tracking  	tracking  	 NN	B-NP
indication  	indication  	 NN	I-NP
signals  	signals  	 NNS	I-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
D1 	D1 	 NNP	O
,  	,  	 ,	O
D2 	D2 	 NNP	O
,  	,  	 ,	O
E1 	E1 	 NNP	O
,  	,  	 ,	O
E2 	E2 	 CD	O
)  	)  	 -RRB-	O
from  	from  	 IN	O
sampler  	sampler  	 CD	O
405 	405 	 CD	O
.  	.  	 .	O
Based  	Based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
received  	received  	 VBN	O
tracking  	tracking  	 VBG	B-NP
indication  	indication  	 NN	I-NP
signals 	signals 	 NNS	I-NP
,  	,  	 ,	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
420  	420  	 CD	O
determines  	determines  	 JJ	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 VBZ	O
430  	430  	 CD	O
that  	that  	 WDT	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
as  	as  	 IN	O
control  	control  	 NN	B-NP
signal  	signal  	 NN	I-NP
inputs  	inputs  	 NNS	I-NP
to  	to  	 TO	O
PI  	PI  	 NNP	O
415 	415 	 CD	O
.  	.  	 .	O
Phase  	Phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 VBZ	O
430  	430  	 CD	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
R  	R  	 NNP	O
and  	and  	 CC	O
L 	L 	 NNP	O
)  	)  	 -RRB-	O
may  	may  	 MD	O
be  	be  	 VB	O
determined  	determined  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
logic  	logic  	 NN	I-NP
circuits  	circuits  	 NNS	I-NP
shown  	shown  	 VBN	O
or  	or  	 CC	O
other  	other  	 JJ	O
circuitry 	circuitry 	 NN	B-NP
.  	.  	 .	O
The  	The  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signals  	signals  	 VBZ	O
430  	430  	 CD	O
are  	are  	 VBP	O
used  	used  	 VBN	O
to  	to  	 TO	O
adjust  	adjust  	 VB	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
clock  	clock  	 NN	I-NP
phases  	phases  	 NNS	I-NP
by  	by  	 IN	O
providing  	providing  	 VBG	O
an  	an  	 DT	O
indication  	indication  	 NN	O
to  	to  	 TO	O
adjust  	adjust  	 VB	O
the  	the  	 DT	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
clocks  	clocks  	 NNS	I-NP
by  	by  	 IN	O
either  	either  	 DT	O
advancing 	advancing 	 NN	O
,  	,  	 ,	O
retarding 	retarding 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
making  	making  	 VBG	O
no  	no  	 DT	O
adjustments  	adjustments  	 NNS	O
to  	to  	 TO	O
the  	the  	 DT	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
clocks 	clocks 	 NNS	I-NP
.  	.  	 .	O
A  	A  	 DT	O
SIPO  	SIPO  	 NNP	B-NP
converter  	converter  	 VBD	O
435  	435  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
sampler  	sampler  	 CD	O
405  	405  	 CD	O
outputs  	outputs  	 NNS	B-NP
recovered  	recovered  	 VBD	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
synchronized 	synchronized 	 VBN	O
)  	)  	 -RRB-	O
data 	data 	 NNS	O
.  	.  	 .	O
Referring  	Referring  	 VBG	O
again  	again  	 RB	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
first  	first  	 JJ	O
triplet  	triplet  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
sampled  	sampled  	 VBN	O
by  	by  	 IN	O
ph1 	ph1 	 NNP	B-NP
,  	,  	 ,	O
ph2 	ph2 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
ph3  	ph3  	 NNP	B-NP
is  	is  	 VBZ	O
used  	used  	 VBN	O
to  	to  	 TO	O
check  	check  	 VB	O
the  	the  	 DT	O
alignment  	alignment  	 NN	O
of  	of  	 IN	O
ph2  	ph2  	 CD	B-NP
to  	to  	 TO	O
the  	the  	 DT	O
transition  	transition  	 NN	O
between  	between  	 IN	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N 	N 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
bit- 	bit- 	 NNP	B-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
A  	A  	 DT	O
PI  	PI  	 NNP	B-NP
phase  	phase  	 NN	I-NP
shift  	shift  	 NN	I-NP
output  	output  	 NN	I-NP
indicator  	indicator  	 NN	I-NP
is  	is  	 VBZ	O
set  	set  	 VBN	O
to  	to  	 TO	O
( 	( 	 -LRB-	O
R1=1 	R1=1 	 NNP	O
,  	,  	 ,	O
L1=0 	L1=0 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
( 	( 	 -LRB-	O
R1=0 	R1=0 	 NNP	O
,  	,  	 ,	O
L1=1 	L1=1 	 CD	O
)  	)  	 -RRB-	O
or  	or  	 CC	O
( 	( 	 -LRB-	O
R1=0 	R1=0 	 NNP	O
,  	,  	 ,	O
L1=0 	L1=0 	 CD	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
latched  	latched  	 VBN	O
at  	at  	 IN	O
Ph2  	Ph2  	 CD	B-NP
if  	if  	 IN	O
ph2  	ph2  	 CD	B-NP
leads 	leads 	 NNS	I-NP
,  	,  	 ,	O
lags  	lags  	 NN	O
or  	or  	 CC	O
there  	there  	 EX	O
is  	is  	 VBZ	O
no  	no  	 DT	O
transition  	transition  	 NN	B-NP
detection  	detection  	 NN	I-NP
between  	between  	 IN	O
Bit-N  	Bit-N  	 JJ	B-NP
and  	and  	 CC	O
Bit- 	Bit- 	 NNP	B-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
occurs 	occurs 	 VBZ	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
.  	.  	 .	O
Similarly 	Similarly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
data  	data  	 NN	O
triplet  	triplet  	 NN	O
of  	of  	 IN	O
ph3 	ph3 	 NNP	B-NP
,  	,  	 ,	O
ph4 	ph4 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
ph1  	ph1  	 NNP	B-NP
is  	is  	 VBZ	O
used  	used  	 VBN	O
to  	to  	 TO	O
check  	check  	 VB	O
the  	the  	 DT	O
alignment  	alignment  	 NN	O
of  	of  	 IN	O
ph4  	ph4  	 CD	B-NP
to  	to  	 TO	O
the  	the  	 DT	O
next  	next  	 JJ	O
transition  	transition  	 NN	O
between  	between  	 IN	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
bit- 	bit- 	 NNP	B-NP
( 	( 	 -LRB-	I-NP
N+2 	N+2 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
to  	to  	 TO	O
set  	set  	 VB	O
indicator  	indicator  	 NN	O
{ 	{ 	 -LRB-	O
R2 	R2 	 NNP	O
,  	,  	 ,	O
L2 	L2 	 CD	O
} 	} 	 -RRB-	O
.  	.  	 .	O
The  	The  	 DT	O
two  	two  	 CD	O
indicators  	indicators  	 NNS	O
( 	( 	 -LRB-	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
R1 	R1 	 NNP	O
,  	,  	 ,	O
L1  	L1  	 NNP	O
and  	and  	 CC	O
R2 	R2 	 NNP	O
,  	,  	 ,	O
L2 	L2 	 CD	O
)  	)  	 -RRB-	O
are  	are  	 VBP	O
combined  	combined  	 VBN	O
to  	to  	 TO	O
determine  	determine  	 VB	O
how  	how  	 WRB	O
to  	to  	 TO	O
adjust  	adjust  	 VB	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
phases 	phases 	 NNS	I-NP
.  	.  	 .	O
An  	An  	 DT	O
example  	example  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
logic  	logic  	 NN	O
table 	table 	 NN	O
,  	,  	 ,	O
Table  	Table  	 NNP	O
1 	1 	 CD	O
,  	,  	 ,	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
herein  	herein  	 VBN	O
below  	below  	 IN	O
to  	to  	 TO	O
illustrate  	illustrate  	 VB	O
the  	the  	 DT	O
efficient  	efficient  	 JJ	O
logic  	logic  	 NN	O
that  	that  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
some  	some  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
methods 	methods 	 NNS	O
,  	,  	 ,	O
systems  	systems  	 NNS	O
and  	and  	 CC	O
apparatuses  	apparatuses  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
table 	table 	 NN	O
,  	,  	 ,	O
an  	an  	 DT	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
X 	X 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
indicates  	indicates  	 VBZ	O
a  	a  	 DT	O
do  	do  	 VBP	O
not  	not  	 RB	O
car  	car  	 NN	O
value 	value 	 NN	O
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
( 	( 	 -LRB-	O
R=1 	R=1 	 NNP	O
,  	,  	 ,	O
L=0 	L=0 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
( 	( 	 -LRB-	O
R=0 	R=0 	 NNP	O
,  	,  	 ,	O
L=1 	L=1 	 CD	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
( 	( 	 -LRB-	O
R=0 	R=0 	 NNP	O
,  	,  	 ,	O
L=0 	L=0 	 CD	O
)  	)  	 -RRB-	O
represent  	represent  	 VBP	O
phase  	phase  	 JJ	O
control  	control  	 NN	O
signals  	signals  	 NNS	O
to  	to  	 TO	O
retard 	retard 	 VB	O
,  	,  	 ,	O
advance 	advance 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
not  	not  	 RB	O
adjusted 	adjusted 	 VBN	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
during  	during  	 IN	O
updating  	updating  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
PI 	PI 	 NNP	O
's  	's  	 POS	O
output  	output  	 NN	O
clocks 	clocks 	 NNS	O
.  	.  	 .	O
TABLE  	TABLE  	 NN	O
1  	1  	 CD	O
R1  	R1  	 CD	O
L1  	L1  	 CD	O
R2  	R2  	 CD	O
L2  	L2  	 CD	O
R  	R  	 NNP	O
L  	L  	 NNP	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
1  	1  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
1  	1  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
0  	0  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
1  	1  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
1  	1  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
1  	1  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
0  	0  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
1  	1  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
1  	1  	 CD	O
X  	X  	 NNP	O
X  	X  	 NNP	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
flow  	flow  	 NN	I-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
method  	method  	 NN	O
in  	in  	 IN	O
accord  	accord  	 NN	B-NP
with  	with  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
At  	At  	 IN	O
505 	505 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
is  	is  	 VBZ	O
sampled  	sampled  	 VBN	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator 	indicator 	 NN	O
.  	.  	 .	O
At  	At  	 IN	O
510 	510 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
is  	is  	 VBZ	O
sampled  	sampled  	 VBN	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator 	indicator 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicators  	indicators  	 NNS	O
may  	may  	 MD	O
track  	track  	 VB	O
a  	a  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
eye  	eye  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
data  	data  	 NN	O
bit  	bit  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
and  	and  	 CC	O
transitions  	transitions  	 NN	O
between  	between  	 IN	O
adjacent  	adjacent  	 JJ	B-NP
data  	data  	 NN	I-NP
bits  	bits  	 NNS	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
using  	using  	 VBG	O
any  	any  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
methods  	methods  	 NNS	O
and  	and  	 CC	O
techniques 	techniques 	 NNS	O
,  	,  	 ,	O
including  	including  	 VBG	O
but  	but  	 CC	O
not  	not  	 RB	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
those  	those  	 DT	O
discussed  	discussed  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
At  	At  	 IN	O
operation  	operation  	 NN	O
515 	515 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
determination  	determination  	 NN	B-NP
of  	of  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
is  	is  	 VBZ	O
made 	made 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
an  	an  	 DT	O
indication  	indication  	 NN	O
of  	of  	 IN	O
whether  	whether  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
sampling  	sampling  	 JJ	O
clock  	clock  	 NN	O
should  	should  	 MD	O
be  	be  	 VB	O
advance 	advance 	 NN	O
,  	,  	 ,	O
retarded 	retarded 	 JJ	O
,  	,  	 ,	O
or  	or  	 CC	O
not  	not  	 RB	O
adjusted 	adjusted 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
determination  	determination  	 NN	B-NP
is  	is  	 VBZ	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicators 	indicators 	 NNS	O
.  	.  	 .	O
At  	At  	 IN	O
operation  	operation  	 NN	O
520 	520 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
provided  	provided  	 VBN	O
to 	to 	 TO	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
PI  	PI  	 NNP	O
or  	or  	 CC	O
other  	other  	 JJ	O
device  	device  	 NN	O
that  	that  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
make  	make  	 VB	O
fine  	fine  	 JJ	B-NP
adjustments  	adjustments  	 NNS	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
exemplary  	exemplary  	 JJ	B-NP
system  	system  	 NN	I-NP
600  	600  	 CD	O
according  	according  	 VBG	O
to  	to  	 TO	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
System  	System  	 NNP	O
600  	600  	 CD	O
may  	may  	 MD	O
comprise  	comprise  	 VB	O
the  	the  	 DT	O
fast  	fast  	 JJ	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
described  	described  	 VBD	O
hereinabove 	hereinabove 	 VBN	O
.  	.  	 .	O
System  	System  	 NNP	O
600  	600  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
transmitter  	transmitter  	 JJ	O
605  	605  	 CD	O
to  	to  	 TO	O
transmit  	transmit  	 VB	O
data  	data  	 NNS	O
synchronized  	synchronized  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
first  	first  	 JJ	O
clock  	clock  	 NN	O
610  	610  	 CD	O
over  	over  	 IN	O
an  	an  	 DT	O
interconnect 	interconnect 	 JJ	O
/ 	/ 	 CD	O
bus  	bus  	 CD	O
615 	615 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
some  	some  	 DT	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
transmitter  	transmitter  	 CD	O
605  	605  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
wireless  	wireless  	 JJ	O
transmitter  	transmitter  	 NN	O
that  	that  	 IN	O
communicates  	communicates  	 NN	O
via  	via  	 IN	O
a  	a  	 DT	O
wireless  	wireless  	 JJ	O
communication  	communication  	 NN	B-NP
ink 	ink 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
receiver  	receiver  	 NN	B-NP
device  	device  	 NN	I-NP
630  	630  	 CD	O
is  	is  	 VBZ	O
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
interconnect 	interconnect 	 VB	O
/ 	/ 	 CD	O
bus  	bus  	 CD	O
620  	620  	 CD	O
and  	and  	 CC	O
is  	is  	 VBZ	O
synchronized  	synchronized  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
second  	second  	 JJ	O
clock  	clock  	 NN	O
625 	625 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
an  	an  	 DT	O
some  	some  	 DT	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
first  	first  	 JJ	O
clock  	clock  	 NN	O
610  	610  	 CD	O
and  	and  	 CC	O
second  	second  	 JJ	O
clock  	clock  	 NN	O
625  	625  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
clock 	clock 	 NN	O
.  	.  	 .	O
Receiver  	Receiver  	 JJ	B-NP
device  	device  	 NN	I-NP
620  	620  	 CD	O
may  	may  	 MD	O
include  	include  	 VB	O
a  	a  	 DT	O
buffer  	buffer  	 NN	B-NP
630 	630 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
sampler  	sampler  	 JJ	O
635 	635 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
640 	640 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
PI  	PI  	 NNP	O
645 	645 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
SIPO  	SIPO  	 NNP	B-NP
converter  	converter  	 VBD	O
650  	650  	 CD	O
that  	that  	 WDT	O
may  	may  	 MD	O
operate  	operate  	 VB	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
some  	some  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
methods  	methods  	 NNS	O
and  	and  	 CC	O
apparatuses  	apparatuses  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
buffer  	buffer  	 CD	B-NP
630  	630  	 CD	O
may  	may  	 MD	O
amplify  	amplify  	 VB	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
sampled  	sampled  	 VBN	O
by  	by  	 IN	O
sampler  	sampler  	 CD	O
635  	635  	 CD	O
with  	with  	 IN	O
a  	a  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
phased  	phased  	 JJ	O
clocks  	clocks  	 JJ	B-NP
output  	output  	 NN	I-NP
by  	by  	 IN	O
PI  	PI  	 NNP	O
645 	645 	 CD	O
.  	.  	 .	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
may  	may  	 MD	O
determine  	determine  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
manner  	manner  	 NN	O
such  	such  	 JJ	O
as  	as  	 IN	O
some  	some  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
methods  	methods  	 NNS	O
disclosed  	disclosed  	 VBD	O
herein 	herein 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
adjust 	adjust 	 VB	O
,  	,  	 ,	O
if  	if  	 IN	O
at  	at  	 IN	O
all 	all 	 DT	O
,  	,  	 ,	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
PI  	PI  	 NNP	B-NP
output  	output  	 NN	I-NP
clocks  	clocks  	 VBZ	O
used  	used  	 VBN	O
in  	in  	 IN	O
sampling  	sampling  	 VBG	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
such  	such  	 JJ	O
that  	that  	 IN	O
a  	a  	 DT	O
jitter  	jitter  	 NN	B-NP
or  	or  	 CC	O
variation  	variation  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal  	signal  	 NN	O
is  	is  	 VBZ	O
reduced 	reduced 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
recovered  	recovered  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
having  	having  	 VBG	O
a  	a  	 DT	O
reduced  	reduced  	 JJ	O
jitter  	jitter  	 NN	B-NP
is  	is  	 VBZ	O
passed  	passed  	 VBN	O
to  	to  	 TO	O
SIPO  	SIPO  	 NNP	B-NP
650  	650  	 CD	O
that  	that  	 IN	O
outputs  	outputs  	 VBG	O
the  	the  	 DT	O
recovered  	recovered  	 JJ	O
data 	data 	 NNS	O
.  	.  	 .	O
It  	It  	 PRP	O
should  	should  	 MD	O
be  	be  	 VB	O
appreciated  	appreciated  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
effective  	effective  	 JJ	O
bandwidth  	bandwidth  	 NN	B-NP
of  	of  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
some  	some  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
devices  	devices  	 NNS	I-NP
and  	and  	 CC	O
apparatuses  	apparatuses  	 JJ	O
herein  	herein  	 NN	O
may  	may  	 MD	O
include  	include  	 VB	O
frequencies  	frequencies  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
range  	range  	 NN	O
of  	of  	 IN	O
about  	about  	 IN	O
50  	50  	 CD	O
Mhz  	Mhz  	 NNS	B-NP
to  	to  	 TO	O
about  	about  	 RB	O
100  	100  	 CD	O
Mhz  	Mhz  	 JJ	B-NP
bandwith 	bandwith 	 NN	I-NP
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
fast  	fast  	 JJ	O
processing  	processing  	 NN	O
possible  	possible  	 JJ	O
by  	by  	 IN	O
some  	some  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
apparatuses 	apparatuses 	 NN	O
,  	,  	 ,	O
methods 	methods 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
systems  	systems  	 NNS	O
herein  	herein  	 RB	O
provide  	provide  	 VB	O
low  	low  	 JJ	O
loop  	loop  	 NN	B-NP
latencies  	latencies  	 NNS	I-NP
that  	that  	 WDT	O
may  	may  	 MD	O
improve  	improve  	 VB	O
tracking  	tracking  	 VBG	B-NP
accuracy  	accuracy  	 NN	I-NP
thereof 	thereof 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
foregoing  	foregoing  	 JJ	O
disclosure  	disclosure  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
described  	described  	 VBN	O
with  	with  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
specific  	specific  	 JJ	O
exemplary  	exemplary  	 NNS	B-NP
embodiments  	embodiments  	 VBP	I-NP
thereof 	thereof 	 RB	O
.  	.  	 .	O
It  	It  	 PRP	O
will 	will 	 MD	O
,  	,  	 ,	O
however 	however 	 RB	O
,  	,  	 ,	O
be  	be  	 VB	O
evident  	evident  	 JJ	O
that  	that  	 IN	O
various  	various  	 JJ	O
modifications  	modifications  	 NNS	B-NP
and  	and  	 CC	O
changes  	changes  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
made  	made  	 VBN	O
thereto  	thereto  	 VBN	O
without  	without  	 IN	O
departing  	departing  	 VBG	O
from  	from  	 IN	O
the  	the  	 DT	O
broader  	broader  	 JJR	O
spirit  	spirit  	 NN	O
and  	and  	 CC	O
scope  	scope  	 NN	O
set  	set  	 VBD	O
forth  	forth  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
appended  	appended  	 JJ	O
claims 	claims 	 NNS	O
.  	.  	 .	O
What  	What  	 WP	O
is  	is  	 VBZ	O
claimed  	claimed  	 VBN	O
is 	is 	 VBZ	O
:  	:  	 :	O
1 	1 	 LS	O
.  	.  	 .	O
An  	An  	 DT	O
apparatus  	apparatus  	 NN	B-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
sampler 	sampler 	 NN	O
,  	,  	 ,	O
using  	using  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
,  	,  	 ,	O
to  	to  	 TO	O
sample  	sample  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
of  	of  	 IN	O
an  	an  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator  	indicator  	 NN	O
and  	and  	 CC	O
to  	to  	 TO	O
sample  	sample  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator 	indicator 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
data  	data  	 NN	B-NP
recovery  	recovery  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
( 	( 	 -LRB-	O
DRC 	DRC 	 NNP	B-NP
)  	)  	 -RRB-	O
including  	including  	 VBG	B-NP
control  	control  	 NN	I-NP
logic  	logic  	 NN	I-NP
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicators 	indicators 	 NNS	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NN	I-NP
to  	to  	 TO	O
receive  	receive  	 VB	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
and  	and  	 CC	O
adjust  	adjust  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NN	I-NP
provides  	provides  	 VBZ	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 CD	B-NP
clocks.  	clocks.  	 CD	I-NP
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
apparatus  	apparatus  	 NN	B-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N 	N 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
is  	is  	 VBZ	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+2 	N+2 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
3 	3 	 LS	O
.  	.  	 .	O
The  	The  	 DT	O
apparatus  	apparatus  	 NN	B-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
adjusts  	adjusts  	 VBZ	O
the  	the  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks  	clocks  	 NNS	O
to  	to  	 TO	O
align  	align  	 VB	O
successive  	successive  	 JJ	O
sets  	sets  	 NNS	O
of  	of  	 IN	O
data  	data  	 NNS	O
sampled  	sampled  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal.  	signal.  	 CD	O
4 	4 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
apparatus  	apparatus  	 NN	B-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
operates  	operates  	 VBZ	O
at  	at  	 IN	O
about  	about  	 IN	O
half  	half  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
rate  	rate  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal.  	signal.  	 CD	O
5 	5 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
apparatus  	apparatus  	 NN	B-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
does  	does  	 VBZ	O
not  	not  	 RB	O
align  	align  	 VBP	O
the  	the  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
or  	or  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
with  	with  	 IN	O
a  	a  	 DT	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
signal.  	signal.  	 CD	I-NP
6 	6 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
apparatus  	apparatus  	 NN	B-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
further  	further  	 RB	O
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
serial  	serial  	 JJ	O
input  	input  	 NN	B-NP
parallel  	parallel  	 NN	I-NP
output  	output  	 NN	I-NP
converter  	converter  	 NN	I-NP
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
sampler.  	sampler.  	 CD	O
7 	7 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
apparatus  	apparatus  	 NN	B-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
has  	has  	 VBZ	O
a  	a  	 DT	O
processing  	processing  	 NN	B-NP
latency  	latency  	 NN	I-NP
of  	of  	 IN	O
about  	about  	 IN	O
1  	1  	 CD	O
period  	period  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal.  	signal.  	 CD	O
8 	8 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
method  	method  	 NN	O
comprising 	comprising 	 NNS	O
:  	:  	 :	O
sampling  	sampling  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
of  	of  	 IN	O
an  	an  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator  	indicator  	 NN	O
using  	using  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
;  	;  	 :	O
sampling  	sampling  	 VBG	O
a  	a  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	B-NP
data  	data  	 NNS	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator  	indicator  	 NN	O
using  	using  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
phases  	phases  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
;  	;  	 :	O
determining 	determining 	 VBG	O
,  	,  	 ,	O
using  	using  	 VBG	O
a  	a  	 DT	O
data  	data  	 NN	B-NP
recovery  	recovery  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
( 	( 	 -LRB-	O
DRC 	DRC 	 NNP	B-NP
)  	)  	 -RRB-	O
logic  	logic  	 NN	B-NP
device 	device 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicators 	indicators 	 NNS	O
;  	;  	 :	O
and  	and  	 CC	O
providing  	providing  	 VBG	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
to  	to  	 TO	O
a  	a  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NN	I-NP
to  	to  	 TO	O
adjust  	adjust  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks  	clocks  	 NNS	O
that  	that  	 WDT	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
thereby.  	thereby.  	 CD	O
9 	9 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N 	N 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
is  	is  	 VBZ	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+2 	N+2 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
10 	10 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
determination  	determination  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator  	indicator  	 NN	O
is  	is  	 VBZ	O
based  	based  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
transition  	transition  	 NN	O
between  	between  	 IN	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N 	N 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
determination  	determination  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator  	indicator  	 NN	O
is  	is  	 VBZ	O
based  	based  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
transition  	transition  	 NN	O
between  	between  	 IN	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+2 	N+2 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
11 	11 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
operates  	operates  	 VBZ	O
at  	at  	 IN	O
about  	about  	 IN	O
half  	half  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
rate  	rate  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal.  	signal.  	 CD	O
12 	12 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
does  	does  	 VBZ	O
not  	not  	 RB	O
align  	align  	 VBP	O
the  	the  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
or  	or  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
with  	with  	 IN	O
a  	a  	 DT	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
signal.  	signal.  	 CD	I-NP
13 	13 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
further  	further  	 JJ	O
comprising  	comprising  	 NNS	O
amplifying  	amplifying  	 VBP	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
prior  	prior  	 RB	O
to  	to  	 TO	O
sampling  	sampling  	 VB	O
the  	the  	 DT	O
sampling.  	sampling.  	 CD	O
14 	14 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
further  	further  	 RB	O
comprising  	comprising  	 VBG	O
providing  	providing  	 VBG	O
a  	a  	 DT	O
serial  	serial  	 JJ	O
input  	input  	 NN	B-NP
parallel  	parallel  	 NN	I-NP
output  	output  	 NN	I-NP
converter  	converter  	 NN	I-NP
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
sampler  	sampler  	 NN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
a  	a  	 DT	O
recovered  	recovered  	 JJ	O
data  	data  	 NNS	O
signal.  	signal.  	 CD	O
15 	15 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
provides  	provides  	 VBZ	O
an  	an  	 DT	O
indication  	indication  	 NN	O
to  	to  	 TO	O
advance 	advance 	 VB	O
,  	,  	 ,	O
to  	to  	 TO	O
retard 	retard 	 VB	O
,  	,  	 ,	O
or  	or  	 CC	O
not  	not  	 RB	O
to  	to  	 TO	O
adjust  	adjust  	 VB	O
the  	the  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampling  	sampling  	 NN	O
clocks  	clocks  	 VBZ	O
provided  	provided  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
phase  	phase  	 NN	B-NP
interpolator.  	interpolator.  	 CD	I-NP
16 	16 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
does  	does  	 VBZ	O
not  	not  	 RB	O
receive  	receive  	 VB	O
an  	an  	 DT	O
input  	input  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
signal.  	signal.  	 CD	I-NP
17 	17 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
logic  	logic  	 NN	I-NP
device  	device  	 NN	I-NP
has  	has  	 VBZ	O
a  	a  	 DT	O
processing  	processing  	 NN	B-NP
latency  	latency  	 NN	I-NP
of  	of  	 IN	O
about  	about  	 IN	O
1  	1  	 CD	O
period  	period  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal.  	signal.  	 CD	O
18 	18 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
system  	system  	 NN	O
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
wireless  	wireless  	 JJ	O
transmitting  	transmitting  	 JJ	O
device  	device  	 NN	O
synchronized  	synchronized  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
first  	first  	 JJ	O
clock 	clock 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
receiving  	receiving  	 VBG	B-NP
device  	device  	 NN	I-NP
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
transmitting  	transmitting  	 JJ	O
device  	device  	 NN	O
and  	and  	 CC	O
synchronized  	synchronized  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
second  	second  	 JJ	O
clock 	clock 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
receiving  	receiving  	 VBG	B-NP
device  	device  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
sampler 	sampler 	 NN	O
,  	,  	 ,	O
using  	using  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
,  	,  	 ,	O
to  	to  	 TO	O
sample  	sample  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
of  	of  	 IN	O
an  	an  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator  	indicator  	 NN	O
and  	and  	 CC	O
to  	to  	 TO	O
sample  	sample  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NNS	O
signal  	signal  	 VBP	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicator 	indicator 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
data  	data  	 NN	B-NP
recovery  	recovery  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
( 	( 	 -LRB-	O
DRC 	DRC 	 NNP	B-NP
)  	)  	 -RRB-	O
including  	including  	 VBG	B-NP
control  	control  	 NN	I-NP
logic  	logic  	 NN	I-NP
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
shift  	shift  	 NN	O
indicators 	indicators 	 NNS	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NN	I-NP
to  	to  	 TO	O
receive  	receive  	 VB	O
the  	the  	 DT	O
phase  	phase  	 NN	O
control  	control  	 NN	O
signal  	signal  	 NN	O
and  	and  	 CC	O
adjust  	adjust  	 VB	O
a  	a  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks 	clocks 	 NNS	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
phase  	phase  	 NN	B-NP
interpolator  	interpolator  	 NN	I-NP
provides  	provides  	 VBZ	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
sampling  	sampling  	 CD	B-NP
clocks.  	clocks.  	 CD	I-NP
19 	19 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
system  	system  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
18 	18 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks  	clocks  	 NNS	O
are  	are  	 VBP	O
derived  	derived  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
clock.  	clock.  	 CD	O
20 	20 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
system  	system  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
18 	18 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N 	N 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
set  	set  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
is  	is  	 VBZ	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+1 	N+1 	 NNP	I-NP
)  	)  	 -RRB-	I-NP
and  	and  	 CC	O
data  	data  	 NNS	B-NP
bit- 	bit- 	 JJ	I-NP
( 	( 	 -LRB-	I-NP
N+2 	N+2 	 NNP	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
21 	21 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
system  	system  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
18 	18 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
DRC  	DRC  	 NNP	B-NP
adjusts  	adjusts  	 VBZ	O
the  	the  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
sampling  	sampling  	 JJ	O
clocks  	clocks  	 NNS	O
to  	to  	 TO	O
align  	align  	 VB	O
successive  	successive  	 JJ	O
sets  	sets  	 NNS	O
of  	of  	 IN	O
data  	data  	 NNS	O
sampled  	sampled  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
incoming  	incoming  	 JJ	O
data  	data  	 NN	O
signal 	signal 	 NN	O
.  	.  	 .	O
