Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 19 12:27:51 2026
| Host         : AlienwareM15R6 running 64-bit Kali GNU/Linux Rolling
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CompHL_timing_summary_routed.rpt -pb CompHL_timing_summary_routed.pb -rpx CompHL_timing_summary_routed.rpx -warn_on_violation
| Design       : CompHL
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (97)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (97)
-------------------------------
 There are 97 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   97          inf        0.000                      0                   97           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.476ns  (logic 2.355ns (43.007%)  route 3.121ns (56.993%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          3.121     3.344    SL_TRI[0]
    AA26                 OBUFT (TriStatE_obuft_T_O)
                                                      2.132     5.476 r  SH_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     5.476    SH[7]
    AA26                                                              r  SH[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.387ns  (logic 2.353ns (43.670%)  route 3.035ns (56.330%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          3.035     3.258    SL_TRI[0]
    W27                  OBUFT (TriStatE_obuft_T_O)
                                                      2.130     5.387 r  SH_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     5.387    SH[6]
    W27                                                               r  SH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.307ns  (logic 2.362ns (44.516%)  route 2.944ns (55.484%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          2.944     3.167    SL_TRI[0]
    W28                  OBUFT (TriStatE_obuft_T_O)
                                                      2.139     5.307 r  SH_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     5.307    SH[5]
    W28                                                               r  SH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.225ns  (logic 2.371ns (45.372%)  route 2.854ns (54.628%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          2.854     3.077    SL_TRI[0]
    Y28                  OBUFT (TriStatE_obuft_T_O)
                                                      2.148     5.225 r  SH_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     5.225    SH[4]
    Y28                                                               r  SH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.137ns  (logic 2.372ns (46.185%)  route 2.764ns (53.815%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          2.764     2.987    SL_TRI[0]
    AA28                 OBUFT (TriStatE_obuft_T_O)
                                                      2.149     5.137 r  SH_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     5.137    SH[3]
    AA28                                                              r  SH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 2.369ns (46.973%)  route 2.674ns (53.027%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          2.674     2.897    SL_TRI[0]
    W29                  OBUFT (TriStatE_obuft_T_O)
                                                      2.146     5.043 r  SH_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     5.043    SH[2]
    W29                                                               r  SH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.957ns  (logic 2.373ns (47.873%)  route 2.584ns (52.127%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          2.584     2.807    SL_TRI[0]
    Y29                  OBUFT (TriStatE_obuft_T_O)
                                                      2.150     4.957 r  SH_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     4.957    SH[1]
    Y29                                                               r  SH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.853ns  (logic 2.359ns (48.610%)  route 2.494ns (51.390%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          2.494     2.717    SL_TRI[0]
    AA27                 OBUFT (TriStatE_obuft_T_O)
                                                      2.136     4.853 r  SH_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     4.853    SH[0]
    AA27                                                              r  SH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SL[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.106ns  (logic 2.314ns (56.365%)  route 1.791ns (43.635%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          1.791     2.014    SL_TRI[0]
    Y20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.091     4.106 r  SL_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     4.106    SL[7]
    Y20                                                               r  SL[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            SL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.034ns  (logic 2.329ns (57.725%)  route 1.705ns (42.275%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  SH_OBUFT[7]_inst_i_1/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  SH_OBUFT[7]_inst_i_1/Q
                         net (fo=80, routed)          1.705     1.928    SL_TRI[0]
    Y23                  OBUFT (TriStatE_obuft_T_O)
                                                      2.106     4.034 r  SL_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     4.034    SL[6]
    Y23                                                               r  SL[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.668%)  route 0.061ns (32.332%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[6]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[6]/Q
                         net (fo=3, routed)           0.061     0.161    Comp8_H/Comp4_0/CompBin0/Q[6]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.028     0.189 r  Comp8_H/Comp4_0/CompBin0/Ss_tristate_oe[6]_i_1__2/O
                         net (fo=1, routed)           0.000     0.189    Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[7]_0[6]
    SLICE_X1Y45          FDRE                                         r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/CompBin/Ss_tristate_oe_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.009%)  route 0.113ns (46.991%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[6]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[6]/Q
                         net (fo=3, routed)           0.113     0.213    Comp8_H/Comp4_0/CompBin2/Q[6]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.028     0.241 r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.241    Comp8_H/CompBin/D[6]
    SLICE_X1Y78          FDRE                                         r  Comp8_H/CompBin/Ss_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/CompBin/Ss_tristate_oe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.146ns (60.100%)  route 0.097ns (39.900%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[5]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[5]/Q
                         net (fo=3, routed)           0.097     0.215    Comp8_H/Comp4_0/CompBin2/Q[5]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.028     0.243 r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.243    Comp8_H/CompBin/D[5]
    SLICE_X0Y79          FDRE                                         r  Comp8_H/CompBin/Ss_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/CompBin/Ss_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.146ns (58.638%)  route 0.103ns (41.362%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[3]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[3]/Q
                         net (fo=3, routed)           0.103     0.221    Comp8_H/Comp4_0/CompBin2/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.028     0.249 r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.249    Comp8_H/CompBin/D[3]
    SLICE_X0Y79          FDRE                                         r  Comp8_H/CompBin/Ss_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.155ns (60.548%)  route 0.101ns (39.452%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[3]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[3]/Q
                         net (fo=3, routed)           0.101     0.192    Comp8_H/Comp4_0/CompBin0/Q[3]
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.064     0.256 r  Comp8_H/Comp4_0/CompBin0/Ss_tristate_oe[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.256    Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[7]_0[3]
    SLICE_X0Y43          FDRE                                         r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/CompBin/Ss_tristate_oe_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.146ns (52.929%)  route 0.130ns (47.071%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[7]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[7]/Q
                         net (fo=3, routed)           0.130     0.248    Comp8_H/Comp4_0/CompBin2/Q[7]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.028     0.276 r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.276    Comp8_H/CompBin/D[7]
    SLICE_X0Y79          FDRE                                         r  Comp8_H/CompBin/Ss_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.155ns (55.737%)  route 0.123ns (44.263%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[7]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[7]/Q
                         net (fo=3, routed)           0.123     0.214    Comp8_H/Comp4_0/CompBin0/Q[7]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.064     0.278 r  Comp8_H/Comp4_0/CompBin0/Ss_tristate_oe[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.278    Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[7]_0[7]
    SLICE_X1Y45          FDRE                                         r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.155ns (52.792%)  route 0.139ns (47.208%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[5]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[5]/Q
                         net (fo=3, routed)           0.139     0.230    Comp8_H/Comp4_0/CompBin0/Q[5]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.064     0.294 r  Comp8_H/Comp4_0/CompBin0/Ss_tristate_oe[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.294    Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[7]_0[5]
    SLICE_X1Y45          FDRE                                         r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.376%)  route 0.167ns (56.624%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[0]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Comp8_H/Comp4_0/CompBin1/Ss_tristate_oe_reg[0]/Q
                         net (fo=3, routed)           0.167     0.267    Comp8_H/Comp4_0/CompBin0/Q[0]
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.028     0.295 r  Comp8_H/Comp4_0/CompBin0/Ss_tristate_oe[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.295    Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[7]_0[0]
    SLICE_X0Y43          FDRE                                         r  Comp8_H/Comp4_0/CompBin2/Ss_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Comp8_H/Comp4_1/CompBin0/Ss_tristate_oe_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.128ns (43.077%)  route 0.169ns (56.923%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  Comp8_H/Comp4_1/CompBin0/Ss_tristate_oe_reg[4]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  Comp8_H/Comp4_1/CompBin0/Ss_tristate_oe_reg[4]/Q
                         net (fo=3, routed)           0.169     0.269    Comp8_H/Comp4_1/CompBin0/Ss_tristate_oe_reg_n_0_[4]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.028     0.297 r  Comp8_H/Comp4_1/CompBin0/Ss_tristate_oe[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.297    Comp8_H/Comp4_1/CompBin2/D[4]
    SLICE_X2Y78          FDRE                                         r  Comp8_H/Comp4_1/CompBin2/Ss_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------





