diff --git a/dv/aon_timer_sim_cfg.hjson b/dv/aon_timer_sim_cfg.hjson
index ca72258..047fd6f 100644
--- a/dv/aon_timer_sim_cfg.hjson
+++ b/dv/aon_timer_sim_cfg.hjson
@@ -25,14 +25,14 @@
 
   // Import additional common sim cfg files.
   import_cfgs: [// Project wide common sim cfg file
-                "{proj_root}/hw/dv/tools/dvsim/common_sim_cfg.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/common_sim_cfg.hjson",
                 // Common CIP test lists
-                "{proj_root}/hw/dv/tools/dvsim/tests/csr_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/mem_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/intr_test.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/tl_access_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/sec_cm_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/stress_tests.hjson"]
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/csr_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/mem_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/intr_test.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/tl_access_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/sec_cm_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/stress_tests.hjson"]
 
   // Add additional tops for simulation.
   sim_tops: ["aon_timer_bind", "sec_cm_prim_onehot_check_bind"]
diff --git a/dv/env/aon_timer_env_pkg.sv b/dv/env/aon_timer_env_pkg.sv
index dd7f14f..96fcc7c 100644
--- a/dv/env/aon_timer_env_pkg.sv
+++ b/dv/env/aon_timer_env_pkg.sv
@@ -20,8 +20,8 @@ package aon_timer_env_pkg;
 
   // parameters
   // alerts
-  parameter uint NUM_ALERTS = 1;
-  parameter string LIST_OF_ALERTS[] = {"fatal_fault"};
+  parameter uint NUM_ALERTS = 0;
+  parameter string LIST_OF_ALERTS[] = {};
 
   // types
 
diff --git a/dv/tb.sv b/dv/tb.sv
index af151a8..1ebfd9d 100644
--- a/dv/tb.sv
+++ b/dv/tb.sv
@@ -27,6 +27,10 @@ module tb;
 
   tl_if tl_if(.clk(clk), .rst_n(rst_n));
 
+  // lc_escalate_en is unused as the security hardening features have been removed in this version
+  // of the IP, however the signal if left here in the testbench to minimize changes required to the
+  // DV environment.
+
   // An input to the DUT that shows whether the CPU is enabled. Rather than wire up an interface
   // with an lc_tx_t member, we expose lc_escalate_en as a single bit and translate it to the right
   // type here.
@@ -46,6 +50,8 @@ module tb;
 
  `DV_ALERT_IF_CONNECT()
 
+ assign alert_tx = '0;
+
   aon_timer dut (
     .clk_i                     (clk),
     .rst_ni                    (rst_n),
@@ -53,9 +59,6 @@ module tb;
     .rst_aon_ni                (rst_aon_n),
     .tl_i                      (tl_if.h2d),
     .tl_o                      (tl_if.d2h),
-    .alert_rx_i                (alert_rx),
-    .alert_tx_o                (alert_tx),
-    .lc_escalate_en_i          (lc_escalate_en),
     .intr_wkup_timer_expired_o (wkup_expired),
     .intr_wdog_timer_bark_o    (wdog_bark),
     .nmi_wdog_timer_bark_o     (wdog_bark_nmi),
