{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "89d0cc38",
   "metadata": {},
   "source": [
    "# CELLO Mk 3.0, EST. 2023-3-2\n",
    "\n",
    "\n",
    "## COMPONENT #1:\n",
    "## Hardware Description Language to Restricted Graph\n",
    "### (verilog to netlist)\n",
    "\n",
    "Converts Verilog / STL to a netlist graph representation, using only NOR or NAND gates."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "e26cb944",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/Users/jiweiqi/Work/Cello/_dev/notebooks\r\n"
     ]
    }
   ],
   "source": [
    "!pwd\n",
    "\n",
    "# Define the input and output paths\n",
    "in_path = \"../../IO/inputs\"\n",
    "out_path = \"../../IO/temp_folder\"\n",
    "\n",
    "# print(\"\\nTesting Folder Contents:\\n\")\n",
    "# !ls {out_path}\n",
    "\n",
    "# TOGGLE\n",
    "useExtVrlgs = False\n",
    "\n",
    "if useExtVrlgs:\n",
    "    in_path += \"/external_verilogs\"\n",
    "    \n",
    "# Define the verilog you want to test\n",
    "verilog = 'xor'"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3c54ded",
   "metadata": {},
   "source": [
    "#### YOSYS COMMANDS:\n",
    "\n",
    "read_verilog /path/to/verilog  \n",
    "flatten  \n",
    "splitnets -ports  \n",
    "hierarchy -auto-top  \n",
    "proc  \n",
    "techmap  \n",
    "opt  \n",
    "abc -g NOR  \n",
    "opt  \n",
    "hierarchy -auto-top  \n",
    "opt-clean -purge  \n",
    "show -format pdf -prefix /path/to/output/verilog_yosys  \n",
    "write_edif /path/to/output/verilog.edif  \n",
    "write_json /path/to/output/verilog.json  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "f361c201",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.25 (git sha1 e02b7f64bc7, clang 14.0.0 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Running command `read_verilog ../../IO/inputs/xor.v;          flatten;          splitnets -ports;          hierarchy -auto-top;          proc;          techmap;          opt;          abc -g NOR;          opt;          hierarchy -auto-top;          opt_clean -purge;          show -format pdf -prefix ../../IO/temp_folder/xor_yosys;          write_edif ../../IO/temp_folder/xor.edif;          write_json ../../IO/temp_folder/xor.json' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: ../../IO/inputs/xor.v\n",
      "Parsing Verilog input from `../../IO/inputs/xor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\xor_gate'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing FLATTEN pass (flatten design).\n",
      "\n",
      "3. Executing SPLITNETS pass (splitting up multi-bit signals).\n",
      "\n",
      "4. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.1. Finding top of design hierarchy..\n",
      "root of   0 design levels: xor_gate            \n",
      "Automatically selected xor_gate as design top module.\n",
      "\n",
      "4.2. Analyzing design hierarchy..\n",
      "Top module:  \\xor_gate\n",
      "\n",
      "4.3. Analyzing design hierarchy..\n",
      "Top module:  \\xor_gate\n",
      "Removed 0 unused modules.\n",
      "\n",
      "5. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "5.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "5.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "5.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "5.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "5.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "5.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor_gate.\n",
      "\n",
      "6. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "6.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "6.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~72 debug messages>\n",
      "\n",
      "7. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "7.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor_gate.\n",
      "\n",
      "7.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor_gate'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor_gate..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor_gate.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "7.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor_gate'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "7.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "7.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor_gate..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "7.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor_gate.\n",
      "\n",
      "7.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor_gate..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor_gate.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "7.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor_gate'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "7.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "7.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor_gate..\n",
      "\n",
      "7.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor_gate.\n",
      "\n",
      "7.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "8. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "8.1. Extracting gate netlist of module `\\xor_gate' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "8.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 5 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &fraig -x \n",
      "ABC: + &put \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &dch -f \n",
      "ABC: + &nf \n",
      "ABC: + &put \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "8.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        2\n",
      "ABC RESULTS:               NOR cells:        3\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor_gate.\n",
      "\n",
      "9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor_gate'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor_gate..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor_gate.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor_gate'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "9.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor_gate..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor_gate.\n",
      "\n",
      "9.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor_gate..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor_gate.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "9.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor_gate'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "9.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "9.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor_gate..\n",
      "\n",
      "9.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor_gate.\n",
      "\n",
      "9.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "10. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "10.1. Analyzing design hierarchy..\n",
      "Top module:  \\xor_gate\n",
      "\n",
      "10.2. Analyzing design hierarchy..\n",
      "Top module:  \\xor_gate\n",
      "Removed 0 unused modules.\n",
      "\n",
      "11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor_gate..\n",
      "\n",
      "12. Generating Graphviz representation of design.\n",
      "Writing dot description to `../../IO/temp_folder/xor_yosys.dot'.\n",
      "Dumping module xor_gate to page 1.\n",
      "Exec: dot -Tpdf '../../IO/temp_folder/xor_yosys.dot' > '../../IO/temp_folder/xor_yosys.pdf.new' && mv '../../IO/temp_folder/xor_yosys.pdf.new' '../../IO/temp_folder/xor_yosys.pdf'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      "13. Executing EDIF backend.\r\n",
      "\r\n",
      "14. Executing JSON backend.\r\n",
      "\r\n",
      "End of script. Logfile hash: 70ba7a54df, CPU: user 0.18s system 0.51s\r\n",
      "Yosys 0.25 (git sha1 e02b7f64bc7, clang 14.0.0 -fPIC -Os)\r\n",
      "Time spent: 59% 1x show (0 sec), 28% 1x abc (0 sec), ...\r\n"
     ]
    }
   ],
   "source": [
    "! yosys \\\n",
    "    -p \"read_verilog {in_path}/{verilog}.v; \\\n",
    "        flatten; \\\n",
    "        splitnets -ports; \\\n",
    "        hierarchy -auto-top; \\\n",
    "        proc; \\\n",
    "        techmap; \\\n",
    "        opt; \\\n",
    "        abc -g NOR; \\\n",
    "        opt; \\\n",
    "        hierarchy -auto-top; \\\n",
    "        opt_clean -purge; \\\n",
    "        show -format pdf -prefix {out_path}/{verilog}_yosys; \\\n",
    "        write_edif {out_path}/{verilog}.edif; \\\n",
    "        write_json {out_path}/{verilog}.json\""
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "workenv",
   "language": "python",
   "name": "workenv"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
