Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1c8b6e0b2a8c4da6b6b359e1d61945d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shifter_tb_vhdl_behav xil_defaultlib.shifter_tb_vhdl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dff_vhdl [dff_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_shifter_VHDL [clk_shifter_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_tb_vhdl
Built simulation snapshot shifter_tb_vhdl_behav
