Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]
Austin, T. and Burger, D. 2008. Simplescalar tutorial. http://www.simplescalar.com/docs/simple_tutorial_v2.pdf.
Banerjee, K., Souri, S. J., Kapur, P., and Saraswat, K. C. 2001. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and system-on-chip integration. Proc. IEEE 89, 5 (May), 602--633.
E. Chiprout, Fast flip-chip power grid analysis via locality and grid shells, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.485-488, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382626]
Jason Cong , Guojie Luo , Jie Wei , Yan Zhang, Thermal-Aware 3D IC Placement Via Transformation, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.780-785, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358084]
J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003[doi>10.1109/ICCAD.2003.60]
B. Goplen , S. S. Sapatnekar, Placement of thermal vias in 3-D ICs using various thermal objectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.692-709, November 2006[doi>10.1109/TCAD.2006.870069]
Brent Goplen , Sachin Spatnekar, Placement of 3D ICs with thermal and interlayer via considerations, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278637]
Jie Gu , Chris H. Kim, Multi-story power delivery for supply noise reduction and low voltage operation, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077651]
Karp, R. M. 1972. Reducibility among combinatorial problems. In R. E. Miller and J. W. Thatcher, eds. Complexity of Computer Computations. Plenum, New York, 85--103.
Peng Li , L. T. Pileggi , M. Asheghi , R. Chandra, IC thermal simulation and modeling via efficient multigrid-based approaches, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1763-1776, September 2006[doi>10.1109/TCAD.2005.858276]
Vidyasagar Nookala , David J. Lilja , Sachin S. Sapatnekar, Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165644]
Rajapandian, S., Shepard, K., Hazucha, P., and Karnik, T. 2005. High-Tension power delivery: Operating 0.18Î¼m CMOS digital logic at 5.4V. In Digest of Technical Papers, Proceedings of the IEEE International Solid-State Circuits Conference, 298--299.
Sadiq M. Sait , Habib Youssef, VISI Physical Design Automation: Theory and Practice, McGraw-Hill, Inc., New York, NY, 1994
Semiconductor Industry Association. 2006. International technology roadmap for semiconductors. http://public.itrs.net/Links/2006Update/2006UpdateFinal.htm.
Tsai, J. L., Chen, C. C. P., Chen, G., Goplen, B., Qian, H., Zhan, Y., Kang, S. M., Wong, M. D. F., and Sapatnekar, S. S. 2006. Temperature-Aware placement for SOCs. Proc. IEEE 94, 8 (Aug.), 1502--1518.
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859629]
Yong Zhan , S. S. Sapatnekar, High-Efficiency Green Function-Based Thermal Simulation Algorithms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.9, p.1661-1675, September 2007[doi>10.1109/TCAD.2007.895754]
