#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May 19 01:16:27 2018
# Process ID: 15936
# Current directory: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/vivado.log
# Journal file: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_uitofp_4_no_dsp_32'...
[Sat May 19 01:16:45 2018] Launched synth_1...
Run output will be captured here: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/runme.log
[Sat May 19 01:16:45 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log xillybus_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xillybus_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xillybus_wrapper.tcl -notrace
Command: synth_design -top xillybus_wrapper -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 378.953 ; gain = 103.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_hbi' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_hbi_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_hbi_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_hbi_memcore_ram' (1#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_hbi_memcore' (2#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_hbi' (3#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_ibs' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_ibs_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_ibs_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_ibs_memcore_ram' (4#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_ibs_memcore' (5#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_ibs' (6#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_jbC' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC.v:11]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_jbC_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:58]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_jbC_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_jbC_memcore_ram' (7#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_jbC_memcore' (8#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_jbC' (9#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_kbM' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM.v:11]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_kbM_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:66]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_kbM_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:9]
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_kbM_memcore_ram' (10#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_kbM_memcore' (11#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_kbM' (12#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_lbW' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW.v:11]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_lbW_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:66]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_lbW_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_lbW_memcore_ram' (13#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_lbW_memcore' (14#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_lbW' (15#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW.v:11]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_1_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_1_proc.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc' (16#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_gradients' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:74]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:864]
INFO: [Synth 8-6155] done synthesizing module 'compute_gradients' (17#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_cells' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state13 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:76]
INFO: [Synth 8-6157] synthesizing module 'compute_cells_binbkb' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_cells_binbkb_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'compute_cells_binbkb_ram' (18#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'compute_cells_binbkb' (19#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:929]
INFO: [Synth 8-6155] done synthesizing module 'compute_cells' (20#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:10]
INFO: [Synth 8-6157] synthesizing module 'svm_detect' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:10]
	Parameter ap_ST_fsm_state1 bound to: 52'b0000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 52'b0000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 52'b0000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 52'b0000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 52'b0000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 52'b0000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 52'b0000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 52'b0000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 52'b0000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 52'b0000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 52'b0000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 52'b0000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 52'b0000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 52'b0000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 52'b0000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 52'b0000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 52'b0000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 52'b0000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 52'b0000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 52'b0000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 52'b0000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 52'b0000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 52'b0000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 52'b0000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 52'b0000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 52'b0000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 52'b0000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 52'b0000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 52'b0000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 52'b0000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 52'b0000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 52'b0000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 52'b0000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 52'b0000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 52'b0000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 52'b0000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 52'b0000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 52'b0000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 52'b0000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 52'b0000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 52'b0000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 52'b0000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 52'b0000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 52'b0000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 52'b0000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 52'b0000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 52'b0000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 52'b0000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 52'b0001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 52'b0010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 52'b0100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 52'b1000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:123]
INFO: [Synth 8-6157] synthesizing module 'svm_detect_SVM_decud' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect_SVM_decud.v:56]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1764 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'svm_detect_SVM_decud_rom' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect_SVM_decud.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1764 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect_SVM_decud.v:24]
INFO: [Synth 8-3876] $readmem data file './svm_detect_SVM_decud_rom.dat' is read successfully [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect_SVM_decud.v:27]
INFO: [Synth 8-6155] done synthesizing module 'svm_detect_SVM_decud_rom' (21#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect_SVM_decud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'svm_detect_SVM_decud' (22#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect_SVM_decud.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_dEe' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_fsub_3_full_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fsub_3_full_dsp_32/synth/xillybus_wrapper_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fsub_3_full_dsp_32/synth/xillybus_wrapper_ap_fsub_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_fsub_3_full_dsp_32' (40#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fsub_3_full_dsp_32/synth/xillybus_wrapper_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_dEe' (41#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_eOg' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_fmul_2_max_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fmul_2_max_dsp_32/synth/xillybus_wrapper_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fmul_2_max_dsp_32/synth/xillybus_wrapper_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_fmul_2_max_dsp_32' (49#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fmul_2_max_dsp_32/synth/xillybus_wrapper_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_eOg' (50#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_fYi' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_uitofp_4_no_dsp_32/synth/xillybus_wrapper_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_uitofp_4_no_dsp_32/synth/xillybus_wrapper_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' (59#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_uitofp_4_no_dsp_32/synth/xillybus_wrapper_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_fYi' (60#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_g8j' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_fpext_0_no_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/synth/xillybus_wrapper_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/synth/xillybus_wrapper_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_fpext_0_no_dsp_32' (63#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/synth/xillybus_wrapper_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_g8j' (64#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1876]
INFO: [Synth 8-6155] done synthesizing module 'svm_detect' (65#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_arrayctor_loop' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Block_arrayctor_loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Block_arrayctor_loop.v:44]
INFO: [Synth 8-6155] done synthesizing module 'Block_arrayctor_loop' (66#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Block_arrayctor_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (67#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (68#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper' (69#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.v:12]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 544.293 ; gain = 268.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 544.293 ; gain = 268.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 544.293 ; gain = 268.441
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
Finished Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 777.988 ; gain = 2.766
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 777.988 ; gain = 502.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 777.988 ; gain = 502.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for svm_detect_U0/xillybus_wrapper_g8j_U14/xillybus_wrapper_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 777.988 ; gain = 502.137
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_163_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_mid2_v_reg_1008_pp0_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_mid2_v_reg_1008_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:366]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_74_fu_328_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_320_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_92_fu_511_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_337_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_485_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_107_fu_355_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'p_Val2_7_fu_164_reg[31:0]' into 'p_Val2_s_fu_160_reg[31:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:577]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_fu_164_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:577]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_reg_2046_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:769]
WARNING: [Synth 8-3936] Found unconnected internal register 'man_V_2_reg_1843_reg' and it is trimmed from '54' to '32' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:670]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_12_reg_1762_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:748]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_cast_reg_1959_reg' and it is trimmed from '16' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:807]
WARNING: [Synth 8-3936] Found unconnected internal register 'SVM_index_reg_1919_reg' and it is trimmed from '12' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:605]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_1893_reg' and it is trimmed from '7' to '6' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:597]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_426_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1116_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_27_fu_742_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp1_fu_816_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_12_fu_515_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_566_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tmp_50_reg_1752_reg[6:0]' into 'num_zeros_1_reg_1747_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:684]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_1752_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:684]
INFO: [Synth 8-5544] ROM "exitcond2_fu_379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_426_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1116_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_27_fu_742_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp1_fu_816_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_12_fu_515_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_566_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 777.988 ; gain = 502.137
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized50) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_g8j_U14/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_g8j_U14/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_g8j_U14/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_g8j_U14/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'svm_detect_U0/xillybus_wrapper_g8j_U14/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'svm_detect_U0/xillybus_wrapper_g8j_U14/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_i_fu_139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_74_fu_328_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_337_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:859]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_1_reg_709_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]
WARNING: [Synth 8-6014] Unused sequential element addconv_reg_704_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:411]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:859]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:859]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:859]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_fu_566_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_27_fu_742_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_31_fu_800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_816_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_1505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_12_fu_515_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1469]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1461]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1441]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_reg_2000_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:706]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_9_reg_2005_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:707]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_8_reg_2010_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:699]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_4_reg_2020_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:698]
WARNING: [Synth 8-6014] Unused sequential element reg_357_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:728]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_cast_reg_1903_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:593]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_1970_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:788]
WARNING: [Synth 8-6014] Unused sequential element reg_361_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:729]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_1975_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:789]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1455]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1469]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_1990_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:708]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_1995_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:709]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:728]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:729]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-3971] The signal image_V_U/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/j_reg_327_reg[0]' (FDE) to 'Loop_1_proc_U0/tmp_126_reg_311_reg[0]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_126_reg_311_reg[1]' (FDE) to 'Loop_1_proc_U0/j_reg_327_reg[1]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[0]' (FDR) to 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[1]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[1]' (FDR) to 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[2]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[2]' (FDR) to 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[3]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[3]' (FDR) to 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[4]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[4]' (FDR) to 'Loop_1_proc_U0/tmp_117_cast_reg_298_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_1_proc_U0/tmp_117_cast_reg_298_reg[5] )
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[0]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[1]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[2]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[3]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[4]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[5]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[6]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[7]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[8]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[9]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[10]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[11]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[12]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[13]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[14]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[15]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[16]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[17]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[18]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[19]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[20]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[21]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[22]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[23]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[24]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[25]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[26]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[27]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[28]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[29]' (FDE) to 'svm_detect_U0/xillybus_wrapper_dEe_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (svm_detect_U0/xillybus_wrapper_dEe_U11/\din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/xillybus_wrapper_dEe_U11/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (svm_detect_U0/xillybus_wrapper_dEe_U11/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[0]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[1]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[1]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[2]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[2]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[3]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[3]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[4]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[4]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[5]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[5]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[6]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[6]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[7]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[7]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[8]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[8]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[9]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[9]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[10]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[10]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[11]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1089_reg[11]' (FD) to 'compute_gradients_U0/r1_V_reg_1089_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute_gradients_U0/r1_V_reg_1089_reg[12] )
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[4]' (FDE) to 'compute_cells_U0/tmp_mid2_v_reg_609_reg[1]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[3]' (FDE) to 'compute_cells_U0/tmp_mid2_v_reg_609_reg[0]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[5]' (FDE) to 'compute_cells_U0/tmp_mid2_v_reg_609_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (svm_detect_U0/xillybus_wrapper_eOg_U12/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/cells_mag_sq_V_addr_reg_675_reg[0]' (FDE) to 'compute_cells_U0/tmp_106_reg_670_reg[0]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/cells_mag_sq_V_addr_reg_675_reg[1]' (FDE) to 'compute_cells_U0/tmp_106_reg_670_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (svm_detect_U0/\p_Result_2_reg_1810_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (svm_detect_U0/\man_V_1_reg_1815_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\p_Result_2_reg_1810_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_42_reg_1893_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_42_reg_1893_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_42_reg_1893_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_42_reg_1893_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_42_reg_1893_reg[4] )
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/tmp_42_reg_1893_reg[5]' (FDE) to 'svm_detect_U0/tmp_77_cast_cast_reg_1898_reg[2]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/tmp_42_reg_1893_reg[6]' (FDE) to 'svm_detect_U0/tmp_77_cast_cast_reg_1898_reg[3]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/tmp_42_reg_1893_reg[7]' (FDE) to 'svm_detect_U0/tmp_77_cast_cast_reg_1898_reg[4]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/tmp_42_reg_1893_reg[8]' (FDE) to 'svm_detect_U0/tmp_77_cast_cast_reg_1898_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_77_cast_cast_reg_1898_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_77_cast_cast_reg_1898_reg[1] )
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/tmp_77_cast_cast_reg_1898_reg[6]' (FDE) to 'svm_detect_U0/tmp_42_reg_1893_reg[9]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/tmp_77_cast_cast_reg_1898_reg[7]' (FDE) to 'svm_detect_U0/tmp_42_reg_1893_reg[10]'
INFO: [Synth 8-3886] merging instance 'svm_detect_U0/is_neg_reg_1724_reg[0]' (FDE) to 'svm_detect_U0/p_Val2_23_reg_1717_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (svm_detect_U0/xillybus_wrapper_fYi_U13/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_arrayctor_loop_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/tmp_117_cast_reg_298_reg[13]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/tmp_117_cast_reg_298_reg[5]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/tmp_117_cast_reg_298_reg[12]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/i_op_assign_1_reg_178_reg[6]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[6]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/q1_reg[0]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[47]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[46]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[45]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[44]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[43]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[42]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[41]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[40]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[39]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[38]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[37]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[36]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[35]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[34]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[33]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[32]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[31]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[30]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[29]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[28]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[27]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[26]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[25]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[24]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[23]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[22]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[21]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[20]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[19]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[18]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[17]) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[47]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[46]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[45]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[44]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[43]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[42]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[41]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[40]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[39]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[38]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[37]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[36]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[35]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[34]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[33]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[32]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[31]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[30]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[29]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[28]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[27]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[26]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[25]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[24]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[23]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[22]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[21]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[20]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[19]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[18]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[17]__0) is unused and will be removed from module xillybus_wrapper.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module xillybus_wrapper_dEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module xillybus_wrapper_dEe.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
Removed BRAM instance from module xillybus_wrapper due to constant propagation
Removed BRAM instance from module xillybus_wrapper due to constant propagation
Removed BRAM instance from module xillybus_wrapper due to constant propagation
Removed 3 RAM instances from module xillybus_wrapper due to constant propagation
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[0]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[1]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[1]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[2]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[2]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[3]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[3]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[4]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[4]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[5]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[5]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[6]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[6]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[7]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[7]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[8]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[8]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[9]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[9]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[10]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[10]' (FDE) to 'compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute_cells_U0/grad_vote_magnitude_3_reg_660_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (svm_detect_U0/\tmp_5_reg_1633_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 802.699 ; gain = 526.848
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_6_0/image_V_U/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_0/image_V_U/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_1/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_1/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_8/cells_bin_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_8/cells_bin_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_9/cells_bin_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_9/cells_bin_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_16/cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_16/cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_16/cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_16/cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_17/cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_17/cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_17/cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_17/cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6_25/grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 900.059 ; gain = 624.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 919.070 ; gain = 643.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   264|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_7  |    14|
|8     |DSP48E1_8  |     6|
|9     |LUT1       |   248|
|10    |LUT2       |   836|
|11    |LUT3       |   712|
|12    |LUT4       |   455|
|13    |LUT5       |   772|
|14    |LUT6       |  1771|
|15    |MUXCY      |   247|
|16    |MUXF7      |   379|
|17    |MUXF8      |    92|
|18    |RAM16X1D   |    31|
|19    |RAMB18E1_1 |     1|
|20    |RAMB36E1   |     2|
|21    |RAMB36E1_1 |     6|
|22    |RAMB36E1_2 |     1|
|23    |RAMB36E1_3 |     3|
|24    |SRL16E     |     6|
|25    |XORCY      |   113|
|26    |FDE        |    19|
|27    |FDRE       |  2294|
|28    |FDSE       |    64|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 971.473 ; gain = 695.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 792 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 971.473 ; gain = 461.926
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 971.473 ; gain = 695.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 64 instances
  FDE => FDRE: 19 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
387 Infos, 296 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 971.473 ; gain = 707.090
INFO: [Common 17-1381] The checkpoint 'D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/xillybus_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xillybus_wrapper_utilization_synth.rpt -pb xillybus_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 971.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 19 01:18:45 2018...
[Sat May 19 01:18:45 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:01 . Memory (MB): peak = 312.246 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 868 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
Finished Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 31 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 653.473 ; gain = 341.227
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 653.473 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.402 ; gain = 549.930
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/report/xillybus_wrapper.dcp' has been generated.


Implementation tool: Xilinx Vivado v.2018.1
Device target:       xc7z010clg400-1
Report date:         Sat May 19 01:19:13 +0800 2018

#=== Resource usage ===
SLICE:            0
LUT:           4340
FF:            2377
DSP:             25
BRAM:            25
SRL:              6
#=== Final timing ===
CP required:    10.000
CP achieved:    9.654
Timing met
INFO: [Common 17-206] Exiting Vivado at Sat May 19 01:19:13 2018...
