module traffic(
 input wire       clk ,
 input wire       clr ,
 output reg [2:0] lights ;
               );
   reg [2:0]      state;
   reg [3:0]      count;
   parameter S0 = 3'b001, S1 = 3'b010, S2 = 3'b100, S3 = 3'b101;
   parameter SEC3 = 32'h08F0D180, SEC10 = 32'h1DCD6500, SEC12 = 32'h23C34600;
   always @(posedge clk or posedge clr)
     begin
        if(clr ==1)
          begin
             state <= S0;
             count <= 0;
          end
        else
          case(state)
            S0: if(count<SEC10)
              begin
                 state <= S0;
                 count <= count + 1;
              end
            else
              begin
                 state <= S1;
                 count <= 0;
              end
            S1: if(count<SEC3)
              begin
                 state <= S1;
                 count <= count +1;
              end
            else
              begin
                 state <= S2;
                 count <= 0;
              end
            S2: if(count<SEC12)
              begin
                 state <= S2;
                 count <= count + 1;
              end
            else
              begin
                 state <= S3;
                 count <= 0;
              end
            S3: if(count<SEC3)
              begin
                 state <= S3;
                 count <= count + 1;
              end
            else
              begin
                 state <= S0;
                 count <= 0;
              end
            default state <= S0;
          endcase // case (state)
     end // always @ (posedge clk or posedge clr)
   reg cnt = 25'd24999999;
   always @(*)
     begin
        case(state)
          S0: lights = 3'b001;
          S1: lights = 3'b010;
          S2: lights = 3'b100;
          S3: begin
             if(cnt == 25'd0)
                [2]lights = ![2]lights;
             else
                cnt == cnt + 1'b1;
          end
        endcase // case (state)
     end // always @ (*)
endmodule // traffic
