# PixelForge

**Fixed-pipeline graphics accelerator based on FPGA**

A hardware implementation of a subset of [OpenGL ES 1.1 Common-Lite](https://registry.khronos.org/OpenGL/specs/es/1.1/es_full_spec_1.1.pdf) specification on Intel Cyclone V FPGA using Amaranth HDL.

## ğŸ“ Bachelor's Thesis

**Title**: Fixed-Pipeline Graphics Accelerator Based on FPGA
**Author**: Jakub Janeczko
**Supervisor**: dr Marek Materzok
**Institution**: Institute of Computer Science, University of WrocÅ‚aw
**Year**: 2025/2026

## ğŸ“š Documentation

- **[Thesis (Polish)](thesis/thesis_new.tex)** - Full bachelor's thesis in LaTeX
- **[Architecture Documentation](ARCHITECTURE.md)** - Detailed technical architecture
- **[Polish README](README_PL.md)** - Complete guide in Polish
- **[Demo Applications](software/DEMOS.md)** - Documentation of demo programs
- **[Summary](PODSUMOWANIE.md)** - Project summary in Polish

## âš¡ Features

- âœ¨ Complete 3D graphics pipeline from vertex transform to fragment output
- ğŸ¨ Phong lighting model (ambient, diffuse, emissive - up to 8 lights)
- ğŸ”º Triangle rasterization with perspective-correct interpolation
- ğŸ“Š Depth & stencil buffering
- ğŸ­ Alpha blending
- ğŸ”§ Configurable topologies (Triangle List, Strip, Fan)
- ğŸš€ Fixed-point arithmetic dopasowana do blokÃ³w DSP (Q13.13 / Q1.17 / UQ0.9)
- ğŸ”Œ SoC integration via Wishbone bus and CSR interface

## ğŸ—ï¸ Pipeline Architecture

```
Index Generation â†’ Input Topology â†’ Input Assembly
    â†“
Vertex Transform â†’ Vertex Shading â†’ Primitive Assembly
    â†“
Primitive Clipping â†’ Perspective Divide â†’ Triangle Prep
    â†“
Triangle Rasterization â†’ Depth/Stencil Test
    â†“
Blending â†’ Framebuffer Output
```

## ğŸš€ Quick Start

### Requirements
- Python 3.10+
- Amaranth HDL
- Intel Quartus Prime (for FPGA synthesis)
- pytest (for testing)

### Installation

```bash
git clone https://github.com/qbojj/PixelForge.git
cd PixelForge
pip install -e ".[dev]"
```

### Run Tests

```bash
# All tests
pytest tests/

# Parallel execution
pytest -n auto tests/

# Specific module
pytest tests/rasterizer/
```

### Build for FPGA

```bash
cd quartus
make              # Full build (synthesis, fit, asm)
make program      # Program FPGA
```

### Build Demo Applications

```bash
cd software
make              # Build all demos
./demo_lighting   # Run lighting demo
```

## ğŸ“Š Resource Usage (Cyclone V)

| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| ALMs | 18,542 | 32,070 | 57.8% |
| Registers | 35,821 | 128,280 | 27.9% |
| Block Memory | 89 | 397 | 22.4% |
| DSP Blocks | 67 | 87 | 77.0% |

**Clock Frequency**: 50 MHz

## ğŸ“– Project Structure

```
PixelForge/
â”œâ”€â”€ gpu/                    # Main HDL source (Amaranth)
â”‚   â”œâ”€â”€ input_assembly/     # Vertex fetch and formatting
â”‚   â”œâ”€â”€ vertex_transform/   # Geometric transformations
â”‚   â”œâ”€â”€ vertex_shading/     # Lighting system
â”‚   â”œâ”€â”€ rasterizer/        # Triangle rasterization
â”‚   â”œâ”€â”€ pixel_shading/     # Per-fragment operations
â”‚   â””â”€â”€ pipeline.py        # Top-level integration
â”œâ”€â”€ tests/                 # Unit and integration tests
â”œâ”€â”€ quartus/              # Intel Quartus Prime project
â”œâ”€â”€ software/             # Demo applications (C)
â””â”€â”€ thesis/               # Bachelor's thesis (LaTeX)
```

## ğŸ§ª Testing

91 unit tests covering all major modules:
- Input Assembly & Topology Processing
- Vertex Transformations
- Vertex Shading & Lighting
- Rasterization Pipeline
- Depth/Stencil Tests
- Blending Operations

Visual verification via PPM image generation.

## ğŸ® Demo Applications

- **demo_lighting** - Rotating icosahedron with directional lighting
- **demo_cube** - Basic rotating cube
- **demo_depth** - Three cubes at different depths demonstrating depth buffering
- **demo_stencil** - Outline/glow effect using stencil buffer

## ğŸ“„ License

[To be determined - e.g., MIT, BSD, GPL]

## ğŸ™ Acknowledgments

- dr Marek Materzok - academic supervision
- Amaranth HDL team - excellent HDL tools
- Khronos Group - OpenGL ES specification

## ğŸ“§ Contact

- **Author**: Jakub Janeczko
- **GitHub**: [@qbojj](https://github.com/qbojj)

## ğŸ“ Citation

```bibtex
@mastersthesis{janeczko2026pixelforge,
  author = {Jakub Janeczko},
  title = {Fixed-Pipeline Graphics Accelerator Based on FPGA},
  school = {University of WrocÅ‚aw, Institute of Computer Science},
  year = {2026},
  type = {Bachelor's thesis},
  supervisor = {dr Marek Materzok}
}
```

---

**PixelForge** Â© 2025-2026 Jakub Janeczko
