INFO: Starting PRECISION_RTL for logic synthesis
executing /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/bin/precision -shell -file uw_tmp/uw-gate-synth-precision_rtl.tcl
precision: Setting MGC_HOME to /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home ...
precision: Executing on platform: CentOS release 5.11 (Final)  -- 3.2.77-1.el5.elrepo -- x86_64 
//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux jx2xu@ecelinux5.uwaterloo.ca #1 SMP PREEMPT Sun Feb 14 10:43:50 EST 2016 3.2.77-1.el5.elrepo x86_64
//  
//  Start time Thu Mar 24 00:34:10 2016
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: The Results Directory has been set to: uw_tmp
Info: Moving session transcript to file uw_tmp/precision.log
Info: Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info: Setting Part to: "EP2C35F672C".
Info: Setting Process to: "7".
Info: Reading file: /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2015b.13
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2015b.13
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp.
Info: RTLC-Driver, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 14:33:45
Info: Initializing...
Info: Partitioning design ....
Warning: Generic/parameter test_num for which -overrides option was specified, does not exist. This value will be ignored.
Info: RTLCompiler, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 15:06:12
Info: Initializing...
Info: Root Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Info: Module work.stage1_hardware(main): Pre-processing...
Info: Module work.custom_max(main){generic map (width => 8)}: Pre-processing...
Info: Module work.stage2_hardware(main): Pre-processing...
Info: Module work.custom_max(main){generic map (width => 10)}: Pre-processing...
Warning: "kirsch.vhd", line 156: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 157: Input port debug_switch has never been used.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Module work.custom_max(main){generic map (width => 8)}: Compiling...
Info: Module work.stage1_hardware(main): Compiling...
Info: Module work.custom_max(main){generic map (width => 10)}: Compiling...
Info: Module work.stage2_hardware(main): Compiling...
Info: Root Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: "kirsch.vhd", line 348: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row_virtual".
Info: "kirsch.vhd", line 351: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "column".
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total lines of RTL compiled: 641.
Info: Total CPU time for compilation: 0.0 secs.
Info: Overall running time for compilation: 1.0 secs.
Info: Current working directory: uw_tmp.
Info: Doing rtl optimizations.
Info: Finished compiling design.
Info: i_clock
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: *** synthesis to generic gates succeeded ***
Info: The Results Directory has been closed.
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
