{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461038889671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461038889672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 21:08:09 2016 " "Processing started: Mon Apr 18 21:08:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461038889672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461038889672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461038889672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461038890718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_demo.v(34) " "Verilog HDL warning at sram_demo.v(34): extended using \"x\" or \"z\"" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461038890849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_demo.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_demo " "Found entity 1: sram_demo" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038890852 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038890852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038890852 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461038890857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461038890857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461038890857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461038890857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038890858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038890858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_demo " "Elaborating entity \"sram_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461038891827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "sram_demo.v" "clock_divider" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038891849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "sram_demo.v" "memory" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038891878 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs sram.v(42) " "Verilog HDL Always Construct warning at sram.v(42): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461038891880 "|sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461038891880 "|sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461038891880 "|sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bus sram.v(44) " "Verilog HDL Always Construct warning at sram.v(44): variable \"data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461038891880 "|sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461038891880 "|sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sram_data_bus sram.v(46) " "Verilog HDL Always Construct warning at sram.v(46): variable \"sram_data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(41) " "Verilog HDL Always Construct warning at sram.v(41): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(42) " "Inferred latch for \"mdr\[0\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(42) " "Inferred latch for \"mdr\[1\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(42) " "Inferred latch for \"mdr\[2\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(42) " "Inferred latch for \"mdr\[3\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(42) " "Inferred latch for \"mdr\[4\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(42) " "Inferred latch for \"mdr\[5\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(42) " "Inferred latch for \"mdr\[6\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(42) " "Inferred latch for \"mdr\[7\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(42) " "Inferred latch for \"mdr\[8\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(42) " "Inferred latch for \"mdr\[9\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(42) " "Inferred latch for \"mdr\[10\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(42) " "Inferred latch for \"mdr\[11\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(42) " "Inferred latch for \"mdr\[12\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(42) " "Inferred latch for \"mdr\[13\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891881 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(42) " "Inferred latch for \"mdr\[14\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891882 "|sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(42) " "Inferred latch for \"mdr\[15\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461038891882 "|sram_demo|sram:memory"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o784 " "Found entity 1: altsyncram_o784" {  } { { "db/altsyncram_o784.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/altsyncram_o784.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038893866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038893866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/cntr_79i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038894985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038894985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461038895072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461038895072 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461038895244 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1461038896280 "|sram_demo|sys_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1461038896280 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:memory\|memory " "RAM logic \"sram:memory\|memory\" is uninferred due to asynchronous read logic" {  } { { "../sram/sram.v" "memory" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1461038896531 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1461038896531 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[15\]\" " "Converted tri-state node \"data_bus\[15\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[14\]\" " "Converted tri-state node \"data_bus\[14\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[13\]\" " "Converted tri-state node \"data_bus\[13\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[12\]\" " "Converted tri-state node \"data_bus\[12\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[11\]\" " "Converted tri-state node \"data_bus\[11\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[10\]\" " "Converted tri-state node \"data_bus\[10\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[9\]\" " "Converted tri-state node \"data_bus\[9\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[8\]\" " "Converted tri-state node \"data_bus\[8\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[7\]\" " "Converted tri-state node \"data_bus\[7\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[0\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[1\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[2\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[3\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[4\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[5\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[6\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[7\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[8\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[9\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[10\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[7\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[8\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[9\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[10\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[11\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[11\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[12\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[12\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[13\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[13\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[14\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[14\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[15\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[15\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461038896534 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461038896534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461038914786 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.memory_addr_bus_0_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.memory_addr_bus_0_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461038915752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.memory_addr_bus_1_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.memory_addr_bus_1_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461038915752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.memory_addr_bus_2_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.memory_addr_bus_2_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461038915752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.memory_addr_bus_3_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.memory_addr_bus_3_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461038915752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.memory_addr_bus_4_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.memory_addr_bus_4_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461038915752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.memory_addr_bus_5_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.memory_addr_bus_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461038915752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.memory_addr_bus_6_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.memory_addr_bus_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461038915752 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1461038915752 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "pre_syn.bp.memory_addr_bus_7_ GND pin " "The pin \"pre_syn.bp.memory_addr_bus_7_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461038915753 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[10\] GND node " "The node \"sram:memory\|mar\[10\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461038915753 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[8\] GND node " "The node \"sram:memory\|mar\[8\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461038915753 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[9\] GND node " "The node \"sram:memory\|mar\[9\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461038915753 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1461038915753 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[0\] pre_syn.bp.memory_addr_bus_0_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[0\]\" to the node \"pre_syn.bp.memory_addr_bus_0_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[1\] pre_syn.bp.memory_addr_bus_1_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[1\]\" to the node \"pre_syn.bp.memory_addr_bus_1_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[2\] pre_syn.bp.memory_addr_bus_2_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[2\]\" to the node \"pre_syn.bp.memory_addr_bus_2_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[3\] pre_syn.bp.memory_addr_bus_3_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[3\]\" to the node \"pre_syn.bp.memory_addr_bus_3_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[4\] pre_syn.bp.memory_addr_bus_4_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[4\]\" to the node \"pre_syn.bp.memory_addr_bus_4_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[5\] pre_syn.bp.memory_addr_bus_5_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[5\]\" to the node \"pre_syn.bp.memory_addr_bus_5_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[6\] pre_syn.bp.memory_addr_bus_6_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[6\]\" to the node \"pre_syn.bp.memory_addr_bus_6_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[7\] pre_syn.bp.memory_addr_bus_7_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[7\]\" to the node \"pre_syn.bp.memory_addr_bus_7_\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[10\] sram:memory\|mar\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[10\]\" to the node \"sram:memory\|mar\[10\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[8\] sram:memory\|mar\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[8\]\" to the node \"sram:memory\|mar\[8\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[9\] sram:memory\|mar\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[9\]\" to the node \"sram:memory\|mar\[9\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461038918223 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1461038918223 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[0\] pre_syn.bp.memory_addr_bus_0_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[0\]\" to the node \"pre_syn.bp.memory_addr_bus_0_\" into a wire" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[1\] pre_syn.bp.memory_addr_bus_1_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[1\]\" to the node \"pre_syn.bp.memory_addr_bus_1_\" into a wire" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[2\] pre_syn.bp.memory_addr_bus_2_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[2\]\" to the node \"pre_syn.bp.memory_addr_bus_2_\" into a wire" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[3\] pre_syn.bp.memory_addr_bus_3_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[3\]\" to the node \"pre_syn.bp.memory_addr_bus_3_\" into a wire" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[4\] pre_syn.bp.memory_addr_bus_4_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[4\]\" to the node \"pre_syn.bp.memory_addr_bus_4_\" into a wire" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[5\] pre_syn.bp.memory_addr_bus_5_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[5\]\" to the node \"pre_syn.bp.memory_addr_bus_5_\" into a wire" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[6\] pre_syn.bp.memory_addr_bus_6_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[6\]\" to the node \"pre_syn.bp.memory_addr_bus_6_\" into a wire" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1461038918224 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[10\] sram:memory\|mar\[10\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[10\]\" to the node \"sram:memory\|mar\[10\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[8\] sram:memory\|mar\[8\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[8\]\" to the node \"sram:memory\|mar\[8\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[9\] sram:memory\|mar\[9\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[9\]\" to the node \"sram:memory\|mar\[9\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[7\] sram:memory\|mar\[7\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[7\]\" to the node \"sram:memory\|mar\[7\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461038918224 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1461038918224 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[0\] sram:memory\|mar\[0\] " "Converted the fan-out from the tri-state buffer \"address_wire\[0\]\" to the node \"sram:memory\|mar\[0\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[1\] sram:memory\|mar\[1\] " "Converted the fan-out from the tri-state buffer \"address_wire\[1\]\" to the node \"sram:memory\|mar\[1\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[2\] sram:memory\|mar\[2\] " "Converted the fan-out from the tri-state buffer \"address_wire\[2\]\" to the node \"sram:memory\|mar\[2\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[3\] sram:memory\|mar\[3\] " "Converted the fan-out from the tri-state buffer \"address_wire\[3\]\" to the node \"sram:memory\|mar\[3\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[4\] sram:memory\|mar\[4\] " "Converted the fan-out from the tri-state buffer \"address_wire\[4\]\" to the node \"sram:memory\|mar\[4\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[5\] sram:memory\|mar\[5\] " "Converted the fan-out from the tri-state buffer \"address_wire\[5\]\" to the node \"sram:memory\|mar\[5\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[6\] sram:memory\|mar\[6\] " "Converted the fan-out from the tri-state buffer \"address_wire\[6\]\" to the node \"sram:memory\|mar\[6\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918224 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461038918224 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|addr_bus\[7\] pre_syn.bp.memory_addr_bus_7_ " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|addr_bus\[7\]\" to the output pin \"pre_syn.bp.memory_addr_bus_7_\" to GND" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Quartus II" 0 -1 1461038918225 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Quartus II" 0 -1 1461038918225 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[0\] sram:memory\|mdr\[0\] " "Converted the fan-out from the tri-state buffer \"data_bus\[0\]\" to the node \"sram:memory\|mdr\[0\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[1\] sram:memory\|mdr\[1\] " "Converted the fan-out from the tri-state buffer \"data_bus\[1\]\" to the node \"sram:memory\|mdr\[1\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[2\] sram:memory\|mdr\[2\] " "Converted the fan-out from the tri-state buffer \"data_bus\[2\]\" to the node \"sram:memory\|mdr\[2\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[3\] sram:memory\|mdr\[3\] " "Converted the fan-out from the tri-state buffer \"data_bus\[3\]\" to the node \"sram:memory\|mdr\[3\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[4\] sram:memory\|mdr\[4\] " "Converted the fan-out from the tri-state buffer \"data_bus\[4\]\" to the node \"sram:memory\|mdr\[4\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[5\] sram:memory\|mdr\[5\] " "Converted the fan-out from the tri-state buffer \"data_bus\[5\]\" to the node \"sram:memory\|mdr\[5\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[6\] sram:memory\|mdr\[6\] " "Converted the fan-out from the tri-state buffer \"data_bus\[6\]\" to the node \"sram:memory\|mdr\[6\]\" into an OR gate" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461038918236 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461038918236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[0\] " "Latch sram:memory\|mdr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918240 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[10\] " "Latch sram:memory\|mdr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918240 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[11\] " "Latch sram:memory\|mdr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918240 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[12\] " "Latch sram:memory\|mdr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918241 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[13\] " "Latch sram:memory\|mdr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918241 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[14\] " "Latch sram:memory\|mdr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918241 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[15\] " "Latch sram:memory\|mdr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918241 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[1\] " "Latch sram:memory\|mdr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918241 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[2\] " "Latch sram:memory\|mdr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918241 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[3\] " "Latch sram:memory\|mdr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918241 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[4\] " "Latch sram:memory\|mdr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918242 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[5\] " "Latch sram:memory\|mdr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918242 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[6\] " "Latch sram:memory\|mdr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918242 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[7\] " "Latch sram:memory\|mdr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918242 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[8\] " "Latch sram:memory\|mdr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918242 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[9\] " "Latch sram:memory\|mdr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461038918242 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461038918242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461038918885 "|sram_demo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461038918885 "|sram_demo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461038918885 "|sram_demo|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461038918885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461038919169 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30731 " "30731 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461038920066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/output_files/sram_demo.map.smsg " "Generated suppressed messages file C:/EE_469/git/EE469/Lab2/verilog/sram_demo/output_files/sram_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461038921076 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 125 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 125 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1461038921825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461038921953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461038921953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram_demo/sram_demo.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461038923677 "|sram_demo|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461038923677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4241 " "Implemented 4241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461038923695 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461038923695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4169 " "Implemented 4169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461038923695 ""} { "Info" "ICUT_CUT_TM_RAMS" "46 " "Implemented 46 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1461038923695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461038923695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461038923787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 21:08:43 2016 " "Processing ended: Mon Apr 18 21:08:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461038923787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461038923787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461038923787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461038923787 ""}
