{
  "Top": "data_gen_config",
  "RtlTop": "data_gen_config",
  "RtlPrefix": "",
  "RtlSubPrefix": "data_gen_config_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Output_1": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "Output_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Output_2": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<512>, 0>&",
      "srcSize": "512",
      "hwRefs": [{
          "type": "interface",
          "interface": "Output_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top data_gen_config -name data_gen_config"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "data_gen_config"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "808",
    "Latency": "807"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "data_gen_config",
    "Version": "1.0",
    "DisplayName": "Data_gen_config",
    "Revision": "2113490232",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_data_gen_config_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/data_gen_rendering_src\/data_gen_is_done.cpp"],
    "Vhdl": [
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x0_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x1_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x2_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y0_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y1_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y2_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z0_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z1_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z2_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/data_gen_config_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/data_gen_config_regslice_both.vhd",
      "impl\/vhdl\/data_gen_config.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x0_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x0_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x1_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x1_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x2_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x2_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y0_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y0_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y1_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y1_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y2_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y2_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z0_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z0_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z1_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z1_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z2_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z2_V_ROM_AUTO_1R.v",
      "impl\/verilog\/data_gen_config_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/data_gen_config_regslice_both.v",
      "impl\/verilog\/data_gen_config.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/data_gen_config.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "Output_1:Output_2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "Output_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "Output_1_",
      "ports": [
        "Output_1_TDATA",
        "Output_1_TREADY",
        "Output_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "Output_1"
        }]
    },
    "Output_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "Output_2_",
      "ports": [
        "Output_2_TDATA",
        "Output_2_TREADY",
        "Output_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "Output_2"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Output_1_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "Output_1_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "Output_1_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "Output_2_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "Output_2_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "Output_2_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "data_gen_config",
      "Instances": [{
          "ModuleName": "data_gen_config_Pipeline_data_gen_label0",
          "InstanceName": "grp_data_gen_config_Pipeline_data_gen_label0_fu_70"
        }]
    },
    "Info": {
      "data_gen_config_Pipeline_data_gen_label0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "data_gen_config": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "data_gen_config_Pipeline_data_gen_label0": {
        "Latency": {
          "LatencyBest": "800",
          "LatencyAvg": "800",
          "LatencyWorst": "800",
          "PipelineII": "800",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.339"
        },
        "Loops": [{
            "Name": "data_gen_label0",
            "TripCount": "798",
            "Latency": "798",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "54",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "2",
          "FF": "13",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "data_gen_config": {
        "Latency": {
          "LatencyBest": "807",
          "LatencyAvg": "807",
          "LatencyWorst": "807",
          "PipelineII": "808",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.339"
        },
        "Area": {
          "BRAM_18K": "54",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "2",
          "FF": "22",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "208",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-29 00:12:19 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
