Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  9 20:08:11 2019
| Host         : LAPTOP-87T8HKPO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      8 |            1 |
|     14 |            2 |
|    16+ |           40 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           24 |
| No           | No                    | Yes                    |              34 |            6 |
| No           | Yes                   | No                     |             172 |           44 |
| Yes          | No                    | No                     |              76 |           15 |
| Yes          | No                    | Yes                    |            2112 |          561 |
| Yes          | Yes                   | No                     |              28 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------+------------------+------------------+----------------+
|             Clock Signal             |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------+------------------+------------------+----------------+
|  u_control/alucontrol_reg[2]_i_2_n_0 |                               |                  |                2 |              6 |
|  CLK/inst/clk_out1                   |                               |                  |                1 |              6 |
|  clk_BUFG                            | u_control/E[1]                | rst_IBUF         |                2 |              8 |
|  CLK/inst/clk_out1                   | ddu_reg_addr[4]_i_1_n_0       | rst_IBUF         |                3 |             14 |
|  CLK/inst/clk_out1                   | ddu_mem_addr[6]_i_1_n_0       | rst_IBUF         |                2 |             14 |
|  clk_BUFG                            |                               | rst_IBUF         |                6 |             34 |
|  CLK/inst/clk_out1                   |                               | rst_IBUF         |                9 |             44 |
|  clk_BUFG                            | u_control/E[0]                | rst_IBUF         |               18 |             56 |
|  clk_BUFG                            | u_control/data_reg[10][31][0] | rst_IBUF         |               14 |             64 |
|  clk_BUFG                            | u_control/data_reg[22][31][0] | rst_IBUF         |               15 |             64 |
|  clk_BUFG                            | u_control/data_reg[30][31][0] | rst_IBUF         |               19 |             64 |
|  clk_BUFG                            | u_control/data_reg[26][31][0] | rst_IBUF         |               16 |             64 |
|  clk_BUFG                            | u_control/data_reg[23][31][0] | rst_IBUF         |               18 |             64 |
|  clk_BUFG                            | u_control/data_reg[2][31][0]  | rst_IBUF         |               19 |             64 |
|  clk_BUFG                            | u_control/data_reg[16][31][0] | rst_IBUF         |               13 |             64 |
|  clk_BUFG                            | u_control/data_reg[31][31][0] | rst_IBUF         |               21 |             64 |
|  clk_BUFG                            | u_control/data_reg[11][31][0] | rst_IBUF         |               16 |             64 |
|  clk_BUFG                            | u_control/data_reg[13][31][0] | rst_IBUF         |               15 |             64 |
|  clk_BUFG                            | u_control/data_reg[21][31][0] | rst_IBUF         |               14 |             64 |
|  clk_BUFG                            | u_control/data_reg[29][31][0] | rst_IBUF         |               17 |             64 |
|  clk_BUFG                            | u_control/data_reg[12][31][0] | rst_IBUF         |               17 |             64 |
|  clk_BUFG                            | u_control/data_reg[27][31][0] | rst_IBUF         |               16 |             64 |
|  clk_BUFG                            | u_control/data_reg[15][31][0] | rst_IBUF         |               17 |             64 |
|  clk_BUFG                            | u_control/data_reg[18][31][0] | rst_IBUF         |               12 |             64 |
|  clk_BUFG                            | u_control/data_reg[24][31][0] | rst_IBUF         |               14 |             64 |
|  clk_BUFG                            | u_control/data_reg[14][31][0] | rst_IBUF         |               17 |             64 |
|  clk_BUFG                            | u_control/data_reg[17][31][0] | rst_IBUF         |               11 |             64 |
|  clk_BUFG                            | u_control/data_reg[20][31][0] | rst_IBUF         |               14 |             64 |
|  clk_BUFG                            | u_control/data_reg[1][31][0]  | rst_IBUF         |               18 |             64 |
|  clk_BUFG                            | u_control/data_reg[25][31][0] | rst_IBUF         |               13 |             64 |
|  clk_BUFG                            | u_control/data_reg[19][31][0] | rst_IBUF         |               14 |             64 |
|  clk_BUFG                            | u_control/data_reg[28][31][0] | rst_IBUF         |               16 |             64 |
|  clk_BUFG                            | u_control/data_reg[8][31][0]  | rst_IBUF         |               21 |             64 |
|  clk_BUFG                            | u_control/data_reg[6][31][0]  | rst_IBUF         |               21 |             64 |
|  clk_BUFG                            | u_control/data_reg[3][31][0]  | rst_IBUF         |               19 |             64 |
|  clk_BUFG                            | u_control/data_reg[4][31][0]  | rst_IBUF         |               17 |             64 |
|  clk_BUFG                            | u_control/data_reg[9][31][0]  | rst_IBUF         |               25 |             64 |
|  clk_BUFG                            | u_control/data_reg[5][31][0]  | rst_IBUF         |               18 |             64 |
|  clk_BUFG                            | u_control/data_reg[7][31][0]  | rst_IBUF         |               23 |             64 |
|  clk_BUFG                            |                               | b[31]_i_1_n_0    |               19 |             64 |
|  clk_BUFG                            |                               | a[31]_i_1_n_0    |               16 |             64 |
|  clk_BUFG                            | u_control/data_reg[0][31][0]  | rst_IBUF         |               21 |             64 |
|  clk_BUFG                            | u_control/out[0]              |                  |               15 |             76 |
|  clk_BUFG                            |                               |                  |               21 |            128 |
|  clk_BUFG                            | u_control/out[1]              |                  |               32 |            256 |
+--------------------------------------+-------------------------------+------------------+------------------+----------------+


