static int F_1 ( struct V_1 * V_2 , unsigned long V_3 ,\r\nvoid * V_4 )\r\n{\r\nasm volatile(\r\n".balign 32\n\t"\r\n"str %2, [%0, #" __stringify(AT91_SDRAMC_TR) "]\n\t"\r\n"str %3, [%0, #" __stringify(AT91_SDRAMC_LPR) "]\n\t"\r\n"str %4, [%1, #" __stringify(AT91_RSTC_CR) "]\n\t"\r\n"b .\n\t"\r\n:\r\n: "r" (at91_ramc_base[0]),\r\n"r" (at91_rstc_base),\r\n"r" (1),\r\n"r" cpu_to_le32(AT91_SDRAMC_LPCB_POWER_DOWN),\r\n"r" cpu_to_le32(AT91_RSTC_KEY | AT91_RSTC_PERRST | AT91_RSTC_PROCRST));\r\nreturn V_5 ;\r\n}\r\nstatic int F_2 ( struct V_1 * V_2 , unsigned long V_3 ,\r\nvoid * V_4 )\r\n{\r\nasm volatile(\r\n"cmp %1, #0\n\t"\r\n"beq 1f\n\t"\r\n"ldr r0, [%1]\n\t"\r\n"cmp r0, #0\n\t"\r\n".balign 32\n\t"\r\n"1: str %3, [%0, #" __stringify(AT91_DDRSDRC_RTR) "]\n\t"\r\n" str %4, [%0, #" __stringify(AT91_DDRSDRC_LPR) "]\n\t"\r\n" strne %3, [%1, #" __stringify(AT91_DDRSDRC_RTR) "]\n\t"\r\n" strne %4, [%1, #" __stringify(AT91_DDRSDRC_LPR) "]\n\t"\r\n" str %5, [%2, #" __stringify(AT91_RSTC_CR) "]\n\t"\r\n" b .\n\t"\r\n:\r\n: "r" (at91_ramc_base[0]),\r\n"r" (at91_ramc_base[1]),\r\n"r" (at91_rstc_base),\r\n"r" (1),\r\n"r" cpu_to_le32(AT91_DDRSDRC_LPCB_POWER_DOWN),\r\n"r" cpu_to_le32(AT91_RSTC_KEY | AT91_RSTC_PERRST | AT91_RSTC_PROCRST)\r\n: "r0");\r\nreturn V_5 ;\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 , unsigned long V_3 ,\r\nvoid * V_4 )\r\n{\r\nF_4 ( F_5 ( V_6 | V_7 | V_8 ) ,\r\nV_9 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 , unsigned long V_3 ,\r\nvoid * V_4 )\r\n{\r\nF_4 ( F_5 ( V_6 | V_8 ) ,\r\nV_9 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void T_1 F_7 ( struct V_10 * V_11 )\r\n{\r\nT_2 V_12 = F_8 ( V_9 + V_13 ) ;\r\nchar * V_14 ;\r\nswitch ( ( V_12 & V_15 ) >> 8 ) {\r\ncase V_16 :\r\nV_14 = L_1 ;\r\nbreak;\r\ncase V_17 :\r\nV_14 = L_2 ;\r\nbreak;\r\ncase V_18 :\r\nV_14 = L_3 ;\r\nbreak;\r\ncase V_19 :\r\nV_14 = L_4 ;\r\nbreak;\r\ncase V_20 :\r\nV_14 = L_5 ;\r\nbreak;\r\ndefault:\r\nV_14 = L_6 ;\r\nbreak;\r\n}\r\nF_9 ( L_7 , V_14 ) ;\r\n}\r\nstatic int T_1 F_10 ( struct V_10 * V_11 )\r\n{\r\nconst struct V_21 * V_22 ;\r\nstruct V_23 * V_24 ;\r\nint V_25 , V_26 = 0 ;\r\nV_9 = F_11 ( V_11 -> V_27 . V_28 , 0 ) ;\r\nif ( ! V_9 ) {\r\nF_12 ( & V_11 -> V_27 , L_8 ) ;\r\nreturn - V_29 ;\r\n}\r\nif ( ! F_13 ( V_11 -> V_27 . V_28 , L_9 ) ) {\r\nF_14 (np, at91_ramc_of_match) {\r\nV_30 [ V_26 ] = F_11 ( V_24 , 0 ) ;\r\nif ( ! V_30 [ V_26 ] ) {\r\nF_12 ( & V_11 -> V_27 , L_10 ) ;\r\nF_15 ( V_24 ) ;\r\nreturn - V_29 ;\r\n}\r\nV_26 ++ ;\r\n}\r\n}\r\nV_22 = F_16 ( V_31 , V_11 -> V_27 . V_28 ) ;\r\nV_32 . V_33 = V_22 -> V_34 ;\r\nV_35 = F_17 ( & V_11 -> V_27 , NULL ) ;\r\nif ( F_18 ( V_35 ) )\r\nreturn F_19 ( V_35 ) ;\r\nV_25 = F_20 ( V_35 ) ;\r\nif ( V_25 ) {\r\nF_12 ( & V_11 -> V_27 , L_11 ) ;\r\nreturn V_25 ;\r\n}\r\nV_25 = F_21 ( & V_32 ) ;\r\nif ( V_25 ) {\r\nF_22 ( V_35 ) ;\r\nreturn V_25 ;\r\n}\r\nF_7 ( V_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_23 ( struct V_10 * V_11 )\r\n{\r\nF_24 ( & V_32 ) ;\r\nF_22 ( V_35 ) ;\r\nreturn 0 ;\r\n}
