
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.877599                       # Number of seconds simulated
sim_ticks                                2877599205500                       # Number of ticks simulated
final_tick                               2877599205500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1982825                       # Simulator instruction rate (inst/s)
host_op_rate                                  2167960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2858165219                       # Simulator tick rate (ticks/s)
host_mem_usage                                 691680                       # Number of bytes of host memory used
host_seconds                                  1006.80                       # Real time elapsed on the host
sim_insts                                  1996307170                       # Number of instructions simulated
sim_ops                                    2182700928                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           27328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           21376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 761                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               9497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data               7428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 16925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          9497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              9497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data              7428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                16925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         761                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       761                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  48704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2877599108500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   761                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.861789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.409017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.840486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          136     55.28%     55.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     22.76%     78.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23      9.35%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      2.44%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      1.22%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.22%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.44%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.41%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      4.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          246                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12111750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26380500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15915.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34665.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      511                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  3781339170.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2577540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              5963340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               253440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        26697090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3639840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     690604738740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           690651297615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.009552                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2877585291500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       335500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2866000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2877517443750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      9478250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      10520750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     58561250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1342320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   709665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2856000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20021820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1759200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       255340050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       137475840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     690392412540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           690888747435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.092069                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2877550710000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1104000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      32506000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2876632750750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    357987500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14838500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    560018750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                 3264                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5755198411                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                  1996307170                       # Number of instructions committed
system.cpu.committedOps                    2182700928                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1836682316                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_func_calls                   106471176                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts    292792955                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1836682316                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_int_register_reads          3540198585                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1277674755                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_cc_register_reads           8304965385                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           745333091                       # number of times the CC registers were written
system.cpu.num_mem_refs                     878446519                       # number of memory refs
system.cpu.num_load_insts                   532391879                       # Number of load instructions
system.cpu.num_store_insts                  346054640                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               5755198410.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                         425885203                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                1304261015     59.75%     59.75% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::MemRead                532391879     24.39%     84.15% # Class of executed instruction
system.cpu.op_class::MemWrite               346054624     15.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 2182707549                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            230853                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996429                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           878215440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            230981                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3802.111169                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         717418500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757123825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757123825                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    478944954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       478944954                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    292825601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      292825601                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           11                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            11                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data     53222436                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53222436                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data     53222438                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53222438                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     771770555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        771770555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    771770566                       # number of overall hits
system.cpu.dcache.overall_hits::total       771770566                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       227659                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        227659                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3315                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       230974                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         230974                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       230980                       # number of overall misses
system.cpu.dcache.overall_misses::total        230980                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2986489500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2986489500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     47556500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47556500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3034046000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3034046000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3034046000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3034046000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    479172613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    479172613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    292828916                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    292828916                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     53222438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53222438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data     53222438                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53222438                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    772001529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    772001529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    772001546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    772001546                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000475                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.352941                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.352941                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000299                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13118.258009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13118.258009                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14345.852187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14345.852187                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        45500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        45500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13135.876765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13135.876765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13135.535544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13135.535544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        13073                       # number of writebacks
system.cpu.dcache.writebacks::total             13073                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       227658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227658                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3315                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       230973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       230973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       230979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       230979                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2758765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2758765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     44241500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44241500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       454000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       454000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2803007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2803007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2803461000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2803461000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.352941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000299                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12118.025723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12118.025723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13345.852187                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13345.852187                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        44500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        44500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12135.647890                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12135.647890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12137.298196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12137.298196                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                87                       # number of replacements
system.cpu.icache.tags.tagsinuse           232.999090                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1996313288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4256531.530917                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   232.999090                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.455076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.455076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3992627983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3992627983                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1996313288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1996313288                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1996313288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1996313288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1996313288                       # number of overall hits
system.cpu.icache.overall_hits::total      1996313288                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          469                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           469                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          469                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            469                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          469                       # number of overall misses
system.cpu.icache.overall_misses::total           469                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37966000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37966000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37966000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37966000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37966000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37966000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1996313757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1996313757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1996313757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1996313757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1996313757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1996313757                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80950.959488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80950.959488                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80950.959488                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80950.959488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80950.959488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80950.959488                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           87                       # number of writebacks
system.cpu.icache.writebacks::total                87                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          469                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          469                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37497000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37497000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79950.959488                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79950.959488                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79950.959488                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79950.959488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79950.959488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79950.959488                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   526.976823                       # Cycle average of tags in use
system.l2.tags.total_refs                      455102                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    598.031537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        244.999077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        281.977745                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.007477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.008605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.016082                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023224                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3647665                       # Number of tag accesses
system.l2.tags.data_accesses                  3647665                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13073                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           84                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               84                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3254                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         227393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227393                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                230647                       # number of demand (read+write) hits
system.l2.demand_hits::total                   230689                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   42                       # number of overall hits
system.l2.overall_hits::cpu.data               230647                       # number of overall hits
system.l2.overall_hits::total                  230689                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  61                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              427                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             273                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 427                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 334                       # number of demand (read+write) misses
system.l2.demand_misses::total                    761                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                427                       # number of overall misses
system.l2.overall_misses::cpu.data                334                       # number of overall misses
system.l2.overall_misses::total                   761                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      5101000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5101000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     36321500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36321500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     23662000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23662000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      28763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         65084500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36321500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     28763000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        65084500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           84                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           84                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       227666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        227666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            230981                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               231450                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           230981                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              231450                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018401                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.910448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910448                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001199                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.910448                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003288                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.910448                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003288                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83622.950820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83622.950820                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85062.060890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85062.060890                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86673.992674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86673.992674                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85062.060890                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86116.766467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85524.967148                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85062.060890                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86116.766467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85524.967148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             61                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          273                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              761                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     32051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     20932000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20932000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     25423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57474500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     25423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     57474500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.018401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.910448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001199                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.910448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003288                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.910448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003288                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73622.950820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73622.950820                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75062.060890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75062.060890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76673.992674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76673.992674                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75062.060890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76116.766467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75524.967148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75062.060890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76116.766467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75524.967148                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                700                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           700                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        48704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 761                       # Request fanout histogram
system.membus.reqLayer0.occupancy              773000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4066250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       462390                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       230959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2877599205500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            228135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           87                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          217780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           469                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       227666                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       692815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                693840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15619456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15655040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           231450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028283                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165779                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 224904     97.17%     97.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6546      2.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             231450                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          244355000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            703500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         346471500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
