#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 23 15:34:11 2020
# Process ID: 6312
# Current directory: D:/LabDAC/LabDAC/LabDAC.runs/synth_1
# Command line: vivado.exe -log Lab9p.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab9p.tcl
# Log file: D:/LabDAC/LabDAC/LabDAC.runs/synth_1/Lab9p.vds
# Journal file: D:/LabDAC/LabDAC/LabDAC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab9p.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Frequency_Divider_Demo.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab9p -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 468.813 ; gain = 102.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab9p' [D:/LabDAC/LabDAC/LabDAC.srcs/sources_1/new/Lab9p.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_division_0' [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/clk_division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_division_0' (1#1) [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/clk_division_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_DAC' [D:/LabDAC/LabDAC/LabDAC.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/LabDAC/LabDAC/LabDAC.srcs/sources_1/new/Driver_DAC.v:62]
INFO: [Synth 8-6157] synthesizing module 'LabDAC' [D:/LabDAC/LabDAC/LabDAC.srcs/sources_1/new/LabDAC.v:23]
	Parameter NWORD bound to: 256 - type: integer 
	Parameter Freq bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LabDAC' (2#1) [D:/LabDAC/LabDAC/LabDAC.srcs/sources_1/new/LabDAC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Rom_Sin' [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/Rom_Sin_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Rom_Sin' (3#1) [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/Rom_Sin_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Rom_Square' [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/Rom_Square_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Rom_Square' (4#1) [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/Rom_Square_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Rom_Triangle' [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/Rom_Triangle_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Rom_Triangle' (5#1) [D:/LabDAC/LabDAC/LabDAC.runs/synth_1/.Xil/Vivado-6312-PC-202002102229/realtime/Rom_Triangle_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_DAC' (6#1) [D:/LabDAC/LabDAC/LabDAC.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Lab9p' (7#1) [D:/LabDAC/LabDAC/LabDAC.srcs/sources_1/new/Lab9p.v:23]
WARNING: [Synth 8-3331] design Lab9p has unconnected port Rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.539 ; gain = 159.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.539 ; gain = 159.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.539 ; gain = 159.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/clk_division_0/clk_division_0/clk_division_0_in_context.xdc] for cell 'Driver_DAC0/LabDAC0/clk_division'
Finished Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/clk_division_0/clk_division_0/clk_division_0_in_context.xdc] for cell 'Driver_DAC0/LabDAC0/clk_division'
Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/clk_division_0/clk_division_0/clk_division_0_in_context.xdc] for cell 'clk_division'
Finished Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/clk_division_0/clk_division_0/clk_division_0_in_context.xdc] for cell 'clk_division'
Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Sin/Rom_Sin/Rom_Sin_in_context.xdc] for cell 'Driver_DAC0/Sin_Rom'
Finished Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Sin/Rom_Sin/Rom_Sin_in_context.xdc] for cell 'Driver_DAC0/Sin_Rom'
Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Square/Rom_Square/Rom_Square_in_context.xdc] for cell 'Driver_DAC0/Square_Rom'
Finished Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Square/Rom_Square/Rom_Square_in_context.xdc] for cell 'Driver_DAC0/Square_Rom'
Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Triangle/Rom_Triangle/Rom_Triangle_in_context.xdc] for cell 'Driver_DAC0/Triangle_Rom'
Finished Parsing XDC File [d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Triangle/Rom_Triangle/Rom_Triangle_in_context.xdc] for cell 'Driver_DAC0/Triangle_Rom'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.570 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 797.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 797.582 ; gain = 431.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 797.582 ; gain = 431.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Driver_DAC0/LabDAC0/clk_division. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_division. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_DAC0/Sin_Rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_DAC0/Square_Rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_DAC0/Triangle_Rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 797.582 ; gain = 431.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 797.582 ; gain = 431.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LabDAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module Driver_DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Lab9p has unconnected port Rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 797.582 ; gain = 431.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 811.297 ; gain = 445.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 811.371 ; gain = 445.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_division_0 |         2|
|2     |Rom_Sin        |         1|
|3     |Rom_Square     |         1|
|4     |Rom_Triangle   |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |Rom_Sin           |     1|
|2     |Rom_Square        |     1|
|3     |Rom_Triangle      |     1|
|4     |clk_division_0    |     1|
|5     |clk_division_0__1 |     1|
|6     |LUT1              |     3|
|7     |LUT2              |     6|
|8     |LUT3              |    27|
|9     |LUT4              |     2|
|10    |LUT5              |    11|
|11    |LUT6              |     5|
|12    |MUXF7             |     4|
|13    |MUXF8             |     1|
|14    |FDRE              |    15|
|15    |IBUF              |     3|
|16    |OBUF              |     3|
+------+------------------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   106|
|2     |  Driver_DAC0 |Driver_DAC |    99|
|3     |    LabDAC0   |LabDAC     |    42|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 831.016 ; gain = 192.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 831.016 ; gain = 464.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 831.016 ; gain = 476.965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/LabDAC/LabDAC/LabDAC.runs/synth_1/Lab9p.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab9p_utilization_synth.rpt -pb Lab9p_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 23 15:34:50 2020...
