#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dc00ac2f50 .scope module, "registerFile_tb" "registerFile_tb" 2 2;
 .timescale 0 0;
v0x55dc00add780_0 .var "clk", 0 0;
v0x55dc00add840_0 .var "index", 5 0;
v0x55dc00add900_0 .net "rdData1", 31 0, L_0x55dc00ab26a0;  1 drivers
v0x55dc00add9d0_0 .net "rdData2", 31 0, L_0x55dc00ab37c0;  1 drivers
v0x55dc00addaa0_0 .var "rdReg1", 4 0;
v0x55dc00addb40_0 .var "rdReg2", 4 0;
v0x55dc00addc10_0 .var "wrData", 31 0;
v0x55dc00addce0_0 .var "wrEnable", 0 0;
v0x55dc00adddb0_0 .var "wrReg", 4 0;
S_0x55dc00ac30d0 .scope module, "regFile1" "registerFile" 2 19, 3 1 0, S_0x55dc00ac2f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "writeEnable"
    .port_info 1 /INPUT 5 "writeRegister"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 5 "readRegister1"
    .port_info 4 /OUTPUT 32 "readData1"
    .port_info 5 /INPUT 5 "readRegister2"
    .port_info 6 /OUTPUT 32 "readData2"
    .port_info 7 /INPUT 1 "clock"
L_0x55dc00ab26a0 .functor BUFZ 32, L_0x55dc00adde80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dc00ab37c0 .functor BUFZ 32, L_0x55dc00ade160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dc00a8b160_0 .net *"_s0", 31 0, L_0x55dc00adde80;  1 drivers
v0x55dc00adca70_0 .net *"_s10", 6 0, L_0x55dc00ade200;  1 drivers
L_0x7fafb84c4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dc00adcb50_0 .net *"_s13", 1 0, L_0x7fafb84c4060;  1 drivers
v0x55dc00adcc10_0 .net *"_s2", 6 0, L_0x55dc00addf80;  1 drivers
L_0x7fafb84c4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dc00adccf0_0 .net *"_s5", 1 0, L_0x7fafb84c4018;  1 drivers
v0x55dc00adce20_0 .net *"_s8", 31 0, L_0x55dc00ade160;  1 drivers
v0x55dc00adcf00_0 .net "clock", 0 0, v0x55dc00add780_0;  1 drivers
v0x55dc00adcfc0_0 .net "readData1", 31 0, L_0x55dc00ab26a0;  alias, 1 drivers
v0x55dc00add0a0_0 .net "readData2", 31 0, L_0x55dc00ab37c0;  alias, 1 drivers
v0x55dc00add180_0 .net "readRegister1", 4 0, v0x55dc00addaa0_0;  1 drivers
v0x55dc00add260_0 .net "readRegister2", 4 0, v0x55dc00addb40_0;  1 drivers
v0x55dc00add340 .array "regFile", 0 31, 31 0;
v0x55dc00add400_0 .net "writeData", 31 0, v0x55dc00addc10_0;  1 drivers
v0x55dc00add4e0_0 .net "writeEnable", 0 0, v0x55dc00addce0_0;  1 drivers
v0x55dc00add5a0_0 .net "writeRegister", 4 0, v0x55dc00adddb0_0;  1 drivers
E_0x55dc00ac1cd0 .event posedge, v0x55dc00adcf00_0;
L_0x55dc00adde80 .array/port v0x55dc00add340, L_0x55dc00addf80;
L_0x55dc00addf80 .concat [ 5 2 0 0], v0x55dc00addaa0_0, L_0x7fafb84c4018;
L_0x55dc00ade160 .array/port v0x55dc00add340, L_0x55dc00ade200;
L_0x55dc00ade200 .concat [ 5 2 0 0], v0x55dc00addb40_0, L_0x7fafb84c4060;
    .scope S_0x55dc00ac30d0;
T_0 ;
    %wait E_0x55dc00ac1cd0;
    %load/vec4 v0x55dc00add4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55dc00add400_0;
    %load/vec4 v0x55dc00add5a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dc00add340, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dc00ac2f50;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x55dc00add780_0;
    %inv;
    %store/vec4 v0x55dc00add780_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dc00ac2f50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc00add780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc00addce0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55dc00add840_0, 0, 6;
T_2.0 ;
    %load/vec4 v0x55dc00add840_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 10, 0;
    %load/vec4 v0x55dc00add840_0;
    %pad/u 5;
    %store/vec4 v0x55dc00adddb0_0, 0, 5;
    %load/vec4 v0x55dc00add840_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0x55dc00addc10_0, 0, 32;
    %vpi_call 2 30 "$display", $time, "\011Write Address:%d Write Data:%d", v0x55dc00adddb0_0, v0x55dc00addc10_0 {0 0 0};
    %load/vec4 v0x55dc00add840_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55dc00add840_0, 0, 6;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 32 "$display", "\012\012\012" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55dc00addaa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55dc00addb40_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55dc00addaa0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55dc00addb40_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55dc00addaa0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55dc00addb40_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55dc00addaa0_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55dc00addb40_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55dc00addaa0_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55dc00addb40_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x55dc00ac2f50;
T_3 ;
    %vpi_call 2 40 "$monitor", $time, "\011Read Address1:%d ReadData1:%d :: :: Read Address2:%d ReadData2:%d", v0x55dc00addaa0_0, v0x55dc00add900_0, v0x55dc00addb40_0, v0x55dc00add9d0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regFile_tb.v";
    "./regFile.v";
