
DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003140  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800324c  0800324c  0001324c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080032f0  080032f0  000132f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080032f4  080032f4  000132f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  080032f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000240  20000070  08003368  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200002b0  08003368  000202b0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010525  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002bdb  00000000  00000000  000305be  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006a5d  00000000  00000000  00033199  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000af0  00000000  00000000  00039bf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d48  00000000  00000000  0003a6e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005f7c  00000000  00000000  0003b430  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003baa  00000000  00000000  000413ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00044f56  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000022f0  00000000  00000000  00044fd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003234 	.word	0x08003234

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003234 	.word	0x08003234

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028a:	f1a4 0401 	sub.w	r4, r4, #1
 800028e:	d1e9      	bne.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	bf14      	ite	ne
 8000438:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000448:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800044c:	e720      	b.n	8000290 <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_ul2d>:
 8000450:	ea50 0201 	orrs.w	r2, r0, r1
 8000454:	bf08      	it	eq
 8000456:	4770      	bxeq	lr
 8000458:	b530      	push	{r4, r5, lr}
 800045a:	f04f 0500 	mov.w	r5, #0
 800045e:	e00a      	b.n	8000476 <__aeabi_l2d+0x16>

08000460 <__aeabi_l2d>:
 8000460:	ea50 0201 	orrs.w	r2, r0, r1
 8000464:	bf08      	it	eq
 8000466:	4770      	bxeq	lr
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800046e:	d502      	bpl.n	8000476 <__aeabi_l2d+0x16>
 8000470:	4240      	negs	r0, r0
 8000472:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000476:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800047e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000482:	f43f aedc 	beq.w	800023e <__adddf3+0xe6>
 8000486:	f04f 0203 	mov.w	r2, #3
 800048a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800048e:	bf18      	it	ne
 8000490:	3203      	addne	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800049e:	f1c2 0320 	rsb	r3, r2, #32
 80004a2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004a6:	fa20 f002 	lsr.w	r0, r0, r2
 80004aa:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ae:	ea40 000e 	orr.w	r0, r0, lr
 80004b2:	fa21 f102 	lsr.w	r1, r1, r2
 80004b6:	4414      	add	r4, r2
 80004b8:	e6c1      	b.n	800023e <__adddf3+0xe6>
 80004ba:	bf00      	nop

080004bc <__aeabi_dmul>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ca:	bf1d      	ittte	ne
 80004cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d0:	ea94 0f0c 	teqne	r4, ip
 80004d4:	ea95 0f0c 	teqne	r5, ip
 80004d8:	f000 f8de 	bleq	8000698 <__aeabi_dmul+0x1dc>
 80004dc:	442c      	add	r4, r5
 80004de:	ea81 0603 	eor.w	r6, r1, r3
 80004e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004ee:	bf18      	it	ne
 80004f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004fc:	d038      	beq.n	8000570 <__aeabi_dmul+0xb4>
 80004fe:	fba0 ce02 	umull	ip, lr, r0, r2
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800050e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000512:	f04f 0600 	mov.w	r6, #0
 8000516:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051a:	f09c 0f00 	teq	ip, #0
 800051e:	bf18      	it	ne
 8000520:	f04e 0e01 	orrne.w	lr, lr, #1
 8000524:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000528:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800052c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000530:	d204      	bcs.n	800053c <__aeabi_dmul+0x80>
 8000532:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000536:	416d      	adcs	r5, r5
 8000538:	eb46 0606 	adc.w	r6, r6, r6
 800053c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000540:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000544:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000548:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800054c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000550:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000554:	bf88      	it	hi
 8000556:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055a:	d81e      	bhi.n	800059a <__aeabi_dmul+0xde>
 800055c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000560:	bf08      	it	eq
 8000562:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000566:	f150 0000 	adcs.w	r0, r0, #0
 800056a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800056e:	bd70      	pop	{r4, r5, r6, pc}
 8000570:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000574:	ea46 0101 	orr.w	r1, r6, r1
 8000578:	ea40 0002 	orr.w	r0, r0, r2
 800057c:	ea81 0103 	eor.w	r1, r1, r3
 8000580:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000584:	bfc2      	ittt	gt
 8000586:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800058e:	bd70      	popgt	{r4, r5, r6, pc}
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f04f 0e00 	mov.w	lr, #0
 8000598:	3c01      	subs	r4, #1
 800059a:	f300 80ab 	bgt.w	80006f4 <__aeabi_dmul+0x238>
 800059e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a2:	bfde      	ittt	le
 80005a4:	2000      	movle	r0, #0
 80005a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005aa:	bd70      	pople	{r4, r5, r6, pc}
 80005ac:	f1c4 0400 	rsb	r4, r4, #0
 80005b0:	3c20      	subs	r4, #32
 80005b2:	da35      	bge.n	8000620 <__aeabi_dmul+0x164>
 80005b4:	340c      	adds	r4, #12
 80005b6:	dc1b      	bgt.n	80005f0 <__aeabi_dmul+0x134>
 80005b8:	f104 0414 	add.w	r4, r4, #20
 80005bc:	f1c4 0520 	rsb	r5, r4, #32
 80005c0:	fa00 f305 	lsl.w	r3, r0, r5
 80005c4:	fa20 f004 	lsr.w	r0, r0, r4
 80005c8:	fa01 f205 	lsl.w	r2, r1, r5
 80005cc:	ea40 0002 	orr.w	r0, r0, r2
 80005d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005dc:	fa21 f604 	lsr.w	r6, r1, r4
 80005e0:	eb42 0106 	adc.w	r1, r2, r6
 80005e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005e8:	bf08      	it	eq
 80005ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	f1c4 040c 	rsb	r4, r4, #12
 80005f4:	f1c4 0520 	rsb	r5, r4, #32
 80005f8:	fa00 f304 	lsl.w	r3, r0, r4
 80005fc:	fa20 f005 	lsr.w	r0, r0, r5
 8000600:	fa01 f204 	lsl.w	r2, r1, r4
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	f141 0100 	adc.w	r1, r1, #0
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f205 	lsl.w	r2, r0, r5
 8000628:	ea4e 0e02 	orr.w	lr, lr, r2
 800062c:	fa20 f304 	lsr.w	r3, r0, r4
 8000630:	fa01 f205 	lsl.w	r2, r1, r5
 8000634:	ea43 0302 	orr.w	r3, r3, r2
 8000638:	fa21 f004 	lsr.w	r0, r1, r4
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	fa21 f204 	lsr.w	r2, r1, r4
 8000644:	ea20 0002 	bic.w	r0, r0, r2
 8000648:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800064c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000650:	bf08      	it	eq
 8000652:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000656:	bd70      	pop	{r4, r5, r6, pc}
 8000658:	f094 0f00 	teq	r4, #0
 800065c:	d10f      	bne.n	800067e <__aeabi_dmul+0x1c2>
 800065e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000662:	0040      	lsls	r0, r0, #1
 8000664:	eb41 0101 	adc.w	r1, r1, r1
 8000668:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800066c:	bf08      	it	eq
 800066e:	3c01      	subeq	r4, #1
 8000670:	d0f7      	beq.n	8000662 <__aeabi_dmul+0x1a6>
 8000672:	ea41 0106 	orr.w	r1, r1, r6
 8000676:	f095 0f00 	teq	r5, #0
 800067a:	bf18      	it	ne
 800067c:	4770      	bxne	lr
 800067e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000682:	0052      	lsls	r2, r2, #1
 8000684:	eb43 0303 	adc.w	r3, r3, r3
 8000688:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800068c:	bf08      	it	eq
 800068e:	3d01      	subeq	r5, #1
 8000690:	d0f7      	beq.n	8000682 <__aeabi_dmul+0x1c6>
 8000692:	ea43 0306 	orr.w	r3, r3, r6
 8000696:	4770      	bx	lr
 8000698:	ea94 0f0c 	teq	r4, ip
 800069c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a0:	bf18      	it	ne
 80006a2:	ea95 0f0c 	teqne	r5, ip
 80006a6:	d00c      	beq.n	80006c2 <__aeabi_dmul+0x206>
 80006a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ac:	bf18      	it	ne
 80006ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b2:	d1d1      	bne.n	8000658 <__aeabi_dmul+0x19c>
 80006b4:	ea81 0103 	eor.w	r1, r1, r3
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	f04f 0000 	mov.w	r0, #0
 80006c0:	bd70      	pop	{r4, r5, r6, pc}
 80006c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c6:	bf06      	itte	eq
 80006c8:	4610      	moveq	r0, r2
 80006ca:	4619      	moveq	r1, r3
 80006cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d0:	d019      	beq.n	8000706 <__aeabi_dmul+0x24a>
 80006d2:	ea94 0f0c 	teq	r4, ip
 80006d6:	d102      	bne.n	80006de <__aeabi_dmul+0x222>
 80006d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006dc:	d113      	bne.n	8000706 <__aeabi_dmul+0x24a>
 80006de:	ea95 0f0c 	teq	r5, ip
 80006e2:	d105      	bne.n	80006f0 <__aeabi_dmul+0x234>
 80006e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006e8:	bf1c      	itt	ne
 80006ea:	4610      	movne	r0, r2
 80006ec:	4619      	movne	r1, r3
 80006ee:	d10a      	bne.n	8000706 <__aeabi_dmul+0x24a>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800070e:	bd70      	pop	{r4, r5, r6, pc}

08000710 <__aeabi_ddiv>:
 8000710:	b570      	push	{r4, r5, r6, lr}
 8000712:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000716:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800071e:	bf1d      	ittte	ne
 8000720:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000724:	ea94 0f0c 	teqne	r4, ip
 8000728:	ea95 0f0c 	teqne	r5, ip
 800072c:	f000 f8a7 	bleq	800087e <__aeabi_ddiv+0x16e>
 8000730:	eba4 0405 	sub.w	r4, r4, r5
 8000734:	ea81 0e03 	eor.w	lr, r1, r3
 8000738:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800073c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000740:	f000 8088 	beq.w	8000854 <__aeabi_ddiv+0x144>
 8000744:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000748:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800074c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000750:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000754:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000758:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800075c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000760:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000764:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000768:	429d      	cmp	r5, r3
 800076a:	bf08      	it	eq
 800076c:	4296      	cmpeq	r6, r2
 800076e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000772:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000776:	d202      	bcs.n	800077e <__aeabi_ddiv+0x6e>
 8000778:	085b      	lsrs	r3, r3, #1
 800077a:	ea4f 0232 	mov.w	r2, r2, rrx
 800077e:	1ab6      	subs	r6, r6, r2
 8000780:	eb65 0503 	sbc.w	r5, r5, r3
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800078e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000792:	ebb6 0e02 	subs.w	lr, r6, r2
 8000796:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079a:	bf22      	ittt	cs
 800079c:	1ab6      	subcs	r6, r6, r2
 800079e:	4675      	movcs	r5, lr
 80007a0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007ec:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f0:	d018      	beq.n	8000824 <__aeabi_ddiv+0x114>
 80007f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80007fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000802:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800080e:	d1c0      	bne.n	8000792 <__aeabi_ddiv+0x82>
 8000810:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000814:	d10b      	bne.n	800082e <__aeabi_ddiv+0x11e>
 8000816:	ea41 0100 	orr.w	r1, r1, r0
 800081a:	f04f 0000 	mov.w	r0, #0
 800081e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000822:	e7b6      	b.n	8000792 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	bf04      	itt	eq
 800082a:	4301      	orreq	r1, r0
 800082c:	2000      	moveq	r0, #0
 800082e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000832:	bf88      	it	hi
 8000834:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000838:	f63f aeaf 	bhi.w	800059a <__aeabi_dmul+0xde>
 800083c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000840:	bf04      	itt	eq
 8000842:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000846:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084a:	f150 0000 	adcs.w	r0, r0, #0
 800084e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000858:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800085c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000860:	bfc2      	ittt	gt
 8000862:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000866:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086a:	bd70      	popgt	{r4, r5, r6, pc}
 800086c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000870:	f04f 0e00 	mov.w	lr, #0
 8000874:	3c01      	subs	r4, #1
 8000876:	e690      	b.n	800059a <__aeabi_dmul+0xde>
 8000878:	ea45 0e06 	orr.w	lr, r5, r6
 800087c:	e68d      	b.n	800059a <__aeabi_dmul+0xde>
 800087e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000882:	ea94 0f0c 	teq	r4, ip
 8000886:	bf08      	it	eq
 8000888:	ea95 0f0c 	teqeq	r5, ip
 800088c:	f43f af3b 	beq.w	8000706 <__aeabi_dmul+0x24a>
 8000890:	ea94 0f0c 	teq	r4, ip
 8000894:	d10a      	bne.n	80008ac <__aeabi_ddiv+0x19c>
 8000896:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089a:	f47f af34 	bne.w	8000706 <__aeabi_dmul+0x24a>
 800089e:	ea95 0f0c 	teq	r5, ip
 80008a2:	f47f af25 	bne.w	80006f0 <__aeabi_dmul+0x234>
 80008a6:	4610      	mov	r0, r2
 80008a8:	4619      	mov	r1, r3
 80008aa:	e72c      	b.n	8000706 <__aeabi_dmul+0x24a>
 80008ac:	ea95 0f0c 	teq	r5, ip
 80008b0:	d106      	bne.n	80008c0 <__aeabi_ddiv+0x1b0>
 80008b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b6:	f43f aefd 	beq.w	80006b4 <__aeabi_dmul+0x1f8>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e722      	b.n	8000706 <__aeabi_dmul+0x24a>
 80008c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c4:	bf18      	it	ne
 80008c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ca:	f47f aec5 	bne.w	8000658 <__aeabi_dmul+0x19c>
 80008ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d2:	f47f af0d 	bne.w	80006f0 <__aeabi_dmul+0x234>
 80008d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008da:	f47f aeeb 	bne.w	80006b4 <__aeabi_dmul+0x1f8>
 80008de:	e712      	b.n	8000706 <__aeabi_dmul+0x24a>

080008e0 <__aeabi_d2iz>:
 80008e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008e8:	d215      	bcs.n	8000916 <__aeabi_d2iz+0x36>
 80008ea:	d511      	bpl.n	8000910 <__aeabi_d2iz+0x30>
 80008ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008f4:	d912      	bls.n	800091c <__aeabi_d2iz+0x3c>
 80008f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000902:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000906:	fa23 f002 	lsr.w	r0, r3, r2
 800090a:	bf18      	it	ne
 800090c:	4240      	negne	r0, r0
 800090e:	4770      	bx	lr
 8000910:	f04f 0000 	mov.w	r0, #0
 8000914:	4770      	bx	lr
 8000916:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091a:	d105      	bne.n	8000928 <__aeabi_d2iz+0x48>
 800091c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000920:	bf08      	it	eq
 8000922:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop

08000930 <pid>:
 * jezeli ierror przekroczy 1000 powoduje to dlugi czas zwloki dzialania wiatraka dlatego jest to maksymalna wartosc jaka dopuszczam w programie
 * Wartosc 6500 dodaje dla natychmiastowego rozruchu silnika
 *
 */
uint32_t pid(int16_t error,int16_t ierror,int16_t derror, uint16_t Kp, uint16_t Ti, uint16_t Td)
{
 8000930:	b510      	push	{r4, lr}
 8000932:	4c13      	ldr	r4, [pc, #76]	; (8000980 <pid+0x50>)
 8000934:	42a1      	cmp	r1, r4
 8000936:	bfb8      	it	lt
 8000938:	4621      	movlt	r1, r4
		}
		if ( ierror < (-1000) ) {
				ierror = -1000;
		}
		uint32_t regulation=0;
		if ( (error*Kp + derror*Td + ierror*Ti) > 0 ) {
 800093a:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 800093e:	bfa8      	it	ge
 8000940:	f44f 717a 	movge.w	r1, #1000	; 0x3e8
 8000944:	f8bd 400c 	ldrh.w	r4, [sp, #12]
 8000948:	4362      	muls	r2, r4
 800094a:	fb03 2000 	mla	r0, r3, r0, r2
 800094e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8000952:	fb03 0001 	mla	r0, r3, r1, r0
 8000956:	2800      	cmp	r0, #0
 8000958:	dd0c      	ble.n	8000974 <pid+0x44>
				regulation = ( error*Kp + derror*Td + ierror*Ti ) + 6500;
		} else {
				regulation = 0;
		}
		if ( regulation >= 19999 ) {
 800095a:	f644 631e 	movw	r3, #19998	; 0x4e1e
				regulation = ( error*Kp + derror*Td + ierror*Ti ) + 6500;
 800095e:	f500 50cb 	add.w	r0, r0, #6496	; 0x1960
 8000962:	3004      	adds	r0, #4
		if ( regulation >= 19999 ) {
 8000964:	4298      	cmp	r0, r3
 8000966:	dc07      	bgt.n	8000978 <pid+0x48>
				regulation = 19999;
		}
		if ( regulation < 7000 ) { //Warunek powoduje wpisanie do CCR wartosci innej od 0 tylko jesli przekroczy ona orientacyjna wartosc rozruchu silnika (unikniecie piszczenia przy rozruchu)
				regulation = 0;
 8000968:	f641 3357 	movw	r3, #6999	; 0x1b57
 800096c:	4298      	cmp	r0, r3
 800096e:	bf98      	it	ls
 8000970:	2000      	movls	r0, #0
 8000972:	bd10      	pop	{r4, pc}
 8000974:	2000      	movs	r0, #0
 8000976:	bd10      	pop	{r4, pc}
				regulation = 19999;
 8000978:	f644 601f 	movw	r0, #19999	; 0x4e1f
		}
		return regulation;
}
 800097c:	bd10      	pop	{r4, pc}
 800097e:	bf00      	nop
 8000980:	fffffc18 	.word	0xfffffc18

08000984 <pid_calculate_ierror>:


int16_t pid_calculate_ierror (int16_t error,int16_t last_error, int16_t last_ierror)
{
 8000984:	b570      	push	{r4, r5, r6, lr}
		return (last_ierror + (((error) + (last_error))) * 0.5); //Co 0,5s, wystarczaj¹ce przyblizenie
 8000986:	4408      	add	r0, r1
{
 8000988:	4616      	mov	r6, r2
		return (last_ierror + (((error) + (last_error))) * 0.5); //Co 0,5s, wystarczaj¹ce przyblizenie
 800098a:	f7ff fd31 	bl	80003f0 <__aeabi_i2d>
 800098e:	2200      	movs	r2, #0
 8000990:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <pid_calculate_ierror+0x30>)
 8000992:	f7ff fd93 	bl	80004bc <__aeabi_dmul>
 8000996:	4604      	mov	r4, r0
 8000998:	4630      	mov	r0, r6
 800099a:	460d      	mov	r5, r1
 800099c:	f7ff fd28 	bl	80003f0 <__aeabi_i2d>
 80009a0:	4602      	mov	r2, r0
 80009a2:	460b      	mov	r3, r1
 80009a4:	4620      	mov	r0, r4
 80009a6:	4629      	mov	r1, r5
 80009a8:	f7ff fbd6 	bl	8000158 <__adddf3>
 80009ac:	f7ff ff98 	bl	80008e0 <__aeabi_d2iz>
}
 80009b0:	b200      	sxth	r0, r0
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	3fe00000 	.word	0x3fe00000

080009b8 <pid_calculate_derror>:


int16_t pid_calculate_derror(int16_t error, int16_t last_error)
{
		return ((error) - (last_error)) * 2; //Co 0,5 sekundy
 80009b8:	1a40      	subs	r0, r0, r1
 80009ba:	0040      	lsls	r0, r0, #1
}
 80009bc:	b200      	sxth	r0, r0
 80009be:	4770      	bx	lr

080009c0 <pid_calculate_error>:
int16_t pid_calculate_error(uint16_t set_value,uint16_t real_value)
{
		return (real_value - set_value);
 80009c0:	1a08      	subs	r0, r1, r0
}
 80009c2:	b200      	sxth	r0, r0
 80009c4:	4770      	bx	lr
	...

080009c8 <us_Delay>:
 *      Author: User
 */
#include "delay.h"
void us_Delay(uint16_t time_us)
{
		__HAL_TIM_SET_COUNTER(&htim1,0);
 80009c8:	2200      	movs	r2, #0
 80009ca:	4b03      	ldr	r3, [pc, #12]	; (80009d8 <us_Delay+0x10>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	625a      	str	r2, [r3, #36]	; 0x24
		while( __HAL_TIM_GET_COUNTER(&htim1) < time_us );
 80009d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009d2:	4282      	cmp	r2, r0
 80009d4:	d3fc      	bcc.n	80009d0 <us_Delay+0x8>
}
 80009d6:	4770      	bx	lr
 80009d8:	200001a8 	.word	0x200001a8

080009dc <set_pin_input>:




void set_pin_input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80009dc:	b530      	push	{r4, r5, lr}
 80009de:	4604      	mov	r4, r0
 80009e0:	460d      	mov	r5, r1
 80009e2:	b085      	sub	sp, #20
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e4:	2210      	movs	r2, #16
 80009e6:	2100      	movs	r1, #0
 80009e8:	4668      	mov	r0, sp
 80009ea:	f001 ffef 	bl	80029cc <memset>
		GPIO_InitStruct.Pin = GPIO_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 80009ee:	4669      	mov	r1, sp
 80009f0:	4620      	mov	r0, r4
		GPIO_InitStruct.Pin = GPIO_Pin;
 80009f2:	9500      	str	r5, [sp, #0]
		HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 80009f4:	f000 ff4a 	bl	800188c <HAL_GPIO_Init>
}
 80009f8:	b005      	add	sp, #20
 80009fa:	bd30      	pop	{r4, r5, pc}

080009fc <set_pin_output>:


void set_pin_output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80009fc:	b530      	push	{r4, r5, lr}
 80009fe:	b085      	sub	sp, #20
 8000a00:	4604      	mov	r4, r0
 8000a02:	460d      	mov	r5, r1
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	2210      	movs	r2, #16
 8000a06:	2100      	movs	r1, #0
 8000a08:	4668      	mov	r0, sp
 8000a0a:	f001 ffdf 	bl	80029cc <memset>
		GPIO_InitStruct.Pin = GPIO_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 8000a14:	4669      	mov	r1, sp
 8000a16:	4620      	mov	r0, r4
		GPIO_InitStruct.Pin = GPIO_Pin;
 8000a18:	9500      	str	r5, [sp, #0]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	9303      	str	r3, [sp, #12]
		HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 8000a1c:	f000 ff36 	bl	800188c <HAL_GPIO_Init>
}
 8000a20:	b005      	add	sp, #20
 8000a22:	bd30      	pop	{r4, r5, pc}

08000a24 <DHT11_start>:


uint8_t DHT11_start()
{
 8000a24:	b510      	push	{r4, lr}
		set_pin_output(GPIOC,GPIO_PIN_3);
 8000a26:	2108      	movs	r1, #8
 8000a28:	481d      	ldr	r0, [pc, #116]	; (8000aa0 <DHT11_start+0x7c>)
 8000a2a:	f7ff ffe7 	bl	80009fc <set_pin_output>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,SET);
 8000a2e:	2201      	movs	r2, #1
 8000a30:	2108      	movs	r1, #8
 8000a32:	481b      	ldr	r0, [pc, #108]	; (8000aa0 <DHT11_start+0x7c>)
 8000a34:	f001 f812 	bl	8001a5c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8000a38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a3c:	f000 fd60 	bl	8001500 <HAL_Delay>
		HAL_GPIO_WritePin(DHT11_PORT,DHT11_PIN,RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2108      	movs	r1, #8
 8000a44:	4816      	ldr	r0, [pc, #88]	; (8000aa0 <DHT11_start+0x7c>)
 8000a46:	f001 f809 	bl	8001a5c <HAL_GPIO_WritePin>
		us_Delay(18000);
 8000a4a:	f244 6050 	movw	r0, #18000	; 0x4650
 8000a4e:	f7ff ffbb 	bl	80009c8 <us_Delay>
		HAL_GPIO_WritePin(DHT11_PORT,DHT11_PIN,SET);
 8000a52:	2201      	movs	r2, #1
 8000a54:	2108      	movs	r1, #8
 8000a56:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <DHT11_start+0x7c>)
 8000a58:	f001 f800 	bl	8001a5c <HAL_GPIO_WritePin>
		us_Delay(20);
 8000a5c:	2014      	movs	r0, #20
 8000a5e:	f7ff ffb3 	bl	80009c8 <us_Delay>
		HAL_GPIO_WritePin(DHT11_PORT,DHT11_PIN,RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	2108      	movs	r1, #8
 8000a66:	480e      	ldr	r0, [pc, #56]	; (8000aa0 <DHT11_start+0x7c>)
 8000a68:	f000 fff8 	bl	8001a5c <HAL_GPIO_WritePin>
		set_pin_input(DHT11_PORT,DHT11_PIN);
 8000a6c:	2108      	movs	r1, #8
 8000a6e:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <DHT11_start+0x7c>)
 8000a70:	f7ff ffb4 	bl	80009dc <set_pin_input>
		uint8_t response=0;
		if ( !HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN) ) {
 8000a74:	2108      	movs	r1, #8
 8000a76:	480a      	ldr	r0, [pc, #40]	; (8000aa0 <DHT11_start+0x7c>)
 8000a78:	f000 ffea 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000a7c:	b970      	cbnz	r0, 8000a9c <DHT11_start+0x78>
				us_Delay(80);
 8000a7e:	2050      	movs	r0, #80	; 0x50
 8000a80:	f7ff ffa2 	bl	80009c8 <us_Delay>
				if(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN))
 8000a84:	2108      	movs	r1, #8
 8000a86:	4806      	ldr	r0, [pc, #24]	; (8000aa0 <DHT11_start+0x7c>)
 8000a88:	f000 ffe2 	bl	8001a50 <HAL_GPIO_ReadPin>
		uint8_t response=0;
 8000a8c:	1c04      	adds	r4, r0, #0
 8000a8e:	bf18      	it	ne
 8000a90:	2401      	movne	r4, #1
						response = 1;
				else
						response = 0;
		}
		us_Delay(80);
 8000a92:	2050      	movs	r0, #80	; 0x50
 8000a94:	f7ff ff98 	bl	80009c8 <us_Delay>
		return response;
}
 8000a98:	4620      	mov	r0, r4
 8000a9a:	bd10      	pop	{r4, pc}
		uint8_t response=0;
 8000a9c:	2400      	movs	r4, #0
 8000a9e:	e7f8      	b.n	8000a92 <DHT11_start+0x6e>
 8000aa0:	40011000 	.word	0x40011000

08000aa4 <DHT11_get_T>:
		}
}


void DHT11_get_T(uint8_t *temperature_integer, uint8_t *temperature_decimal)
{
 8000aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aa6:	4605      	mov	r5, r0
 8000aa8:	460c      	mov	r4, r1
 8000aaa:	2707      	movs	r7, #7
		uint8_t i = 0;
		for ( i = 0; i < 8; i++) {
				while ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) );   // wait for DHT signal to go high
 8000aac:	4e21      	ldr	r6, [pc, #132]	; (8000b34 <DHT11_get_T+0x90>)
 8000aae:	2108      	movs	r1, #8
 8000ab0:	4630      	mov	r0, r6
 8000ab2:	f000 ffcd 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	d0f9      	beq.n	8000aae <DHT11_get_T+0xa>
				us_Delay(40);
 8000aba:	2028      	movs	r0, #40	; 0x28
 8000abc:	f7ff ff84 	bl	80009c8 <us_Delay>
				if ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) ) {
 8000ac0:	2108      	movs	r1, #8
 8000ac2:	4630      	mov	r0, r6
 8000ac4:	f000 ffc4 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000ac8:	2201      	movs	r2, #1
 8000aca:	782b      	ldrb	r3, [r5, #0]
						*temperature_integer &= ~(1<<(7 - i));
 8000acc:	40ba      	lsls	r2, r7
				if ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) ) {
 8000ace:	b9f8      	cbnz	r0, 8000b10 <DHT11_get_T+0x6c>
						*temperature_integer &= ~(1<<(7 - i));
 8000ad0:	ea23 0302 	bic.w	r3, r3, r2
 8000ad4:	702b      	strb	r3, [r5, #0]
		for ( i = 0; i < 8; i++) {
 8000ad6:	f117 37ff 	adds.w	r7, r7, #4294967295
 8000ada:	d2e8      	bcs.n	8000aae <DHT11_get_T+0xa>
 8000adc:	2607      	movs	r6, #7
						*temperature_integer |= (1<<(7 - i));
						while ( (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) );
				}
		}
		for ( i = 0; i < 8; i++ ) {
				while ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) );
 8000ade:	4d15      	ldr	r5, [pc, #84]	; (8000b34 <DHT11_get_T+0x90>)
 8000ae0:	2108      	movs	r1, #8
 8000ae2:	4628      	mov	r0, r5
 8000ae4:	f000 ffb4 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000ae8:	2800      	cmp	r0, #0
 8000aea:	d0f9      	beq.n	8000ae0 <DHT11_get_T+0x3c>
				us_Delay(40);
 8000aec:	2028      	movs	r0, #40	; 0x28
 8000aee:	f7ff ff6b 	bl	80009c8 <us_Delay>
				if ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) ) {
 8000af2:	2108      	movs	r1, #8
 8000af4:	4628      	mov	r0, r5
 8000af6:	f000 ffab 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000afa:	2201      	movs	r2, #1
 8000afc:	7823      	ldrb	r3, [r4, #0]
						*temperature_decimal&= ~(1<<(7-i));
 8000afe:	40b2      	lsls	r2, r6
				if ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) ) {
 8000b00:	b978      	cbnz	r0, 8000b22 <DHT11_get_T+0x7e>
						*temperature_decimal&= ~(1<<(7-i));
 8000b02:	ea23 0302 	bic.w	r3, r3, r2
 8000b06:	7023      	strb	r3, [r4, #0]
		for ( i = 0; i < 8; i++ ) {
 8000b08:	f116 36ff 	adds.w	r6, r6, #4294967295
 8000b0c:	d2e8      	bcs.n	8000ae0 <DHT11_get_T+0x3c>
				} else {
						*temperature_decimal|= (1<<(7-i));
						while ( (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) );
				}
		}
}
 8000b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						*temperature_integer |= (1<<(7 - i));
 8000b10:	4313      	orrs	r3, r2
 8000b12:	702b      	strb	r3, [r5, #0]
						while ( (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) );
 8000b14:	2108      	movs	r1, #8
 8000b16:	4630      	mov	r0, r6
 8000b18:	f000 ff9a 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000b1c:	2800      	cmp	r0, #0
 8000b1e:	d1f9      	bne.n	8000b14 <DHT11_get_T+0x70>
 8000b20:	e7d9      	b.n	8000ad6 <DHT11_get_T+0x32>
						*temperature_decimal|= (1<<(7-i));
 8000b22:	4313      	orrs	r3, r2
 8000b24:	7023      	strb	r3, [r4, #0]
						while ( (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) );
 8000b26:	2108      	movs	r1, #8
 8000b28:	4628      	mov	r0, r5
 8000b2a:	f000 ff91 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	d1f9      	bne.n	8000b26 <DHT11_get_T+0x82>
 8000b32:	e7e9      	b.n	8000b08 <DHT11_get_T+0x64>
 8000b34:	40011000 	.word	0x40011000

08000b38 <DHT11_get_H>:
 8000b38:	f7ff bfb4 	b.w	8000aa4 <DHT11_get_T>

08000b3c <DHT11_checksum>:



void DHT11_checksum(uint8_t *check_sum)
{
 8000b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b3e:	4607      	mov	r7, r0
 8000b40:	2507      	movs	r5, #7
		uint8_t i = 0, checksum = 0;
 8000b42:	2400      	movs	r4, #0
		for(i = 0; i < 8; i++ ) {
				while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 8000b44:	4e10      	ldr	r6, [pc, #64]	; (8000b88 <DHT11_checksum+0x4c>)
 8000b46:	2108      	movs	r1, #8
 8000b48:	4630      	mov	r0, r6
 8000b4a:	f000 ff81 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000b4e:	2800      	cmp	r0, #0
 8000b50:	d0f9      	beq.n	8000b46 <DHT11_checksum+0xa>
				us_Delay (40);
 8000b52:	2028      	movs	r0, #40	; 0x28
 8000b54:	f7ff ff38 	bl	80009c8 <us_Delay>
				if ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) ) {  // if the pin is low
 8000b58:	2108      	movs	r1, #8
 8000b5a:	4630      	mov	r0, r6
 8000b5c:	f000 ff78 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000b60:	2301      	movs	r3, #1
						checksum&= ~(1<<(7-i));   // write 0
 8000b62:	40ab      	lsls	r3, r5
				if ( !(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) ) {  // if the pin is low
 8000b64:	b930      	cbnz	r0, 8000b74 <DHT11_checksum+0x38>
						checksum&= ~(1<<(7-i));   // write 0
 8000b66:	ea24 0403 	bic.w	r4, r4, r3
		for(i = 0; i < 8; i++ ) {
 8000b6a:	f115 35ff 	adds.w	r5, r5, #4294967295
 8000b6e:	d2ea      	bcs.n	8000b46 <DHT11_checksum+0xa>
				} else {
						checksum|= (1<<(7-i)); // if the pin is high, write 1
						while ( (HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) );
				}
		}
		*check_sum= checksum;
 8000b70:	703c      	strb	r4, [r7, #0]
 8000b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						checksum|= (1<<(7-i)); // if the pin is high, write 1
 8000b74:	431c      	orrs	r4, r3
 8000b76:	b2e4      	uxtb	r4, r4
						while ( (HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) );
 8000b78:	2108      	movs	r1, #8
 8000b7a:	4630      	mov	r0, r6
 8000b7c:	f000 ff68 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000b80:	2800      	cmp	r0, #0
 8000b82:	d1f9      	bne.n	8000b78 <DHT11_checksum+0x3c>
 8000b84:	e7f1      	b.n	8000b6a <DHT11_checksum+0x2e>
 8000b86:	bf00      	nop
 8000b88:	40011000 	.word	0x40011000

08000b8c <MX_DMA_Init>:
  */
void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <MX_DMA_Init+0x2c>)
{
 8000b8e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b90:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000b92:	200f      	movs	r0, #15
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b94:	f042 0201 	orr.w	r2, r2, #1
 8000b98:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000b9a:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b9c:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000b9e:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	9301      	str	r3, [sp, #4]
 8000ba6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000ba8:	f000 fcce 	bl	8001548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000bac:	200f      	movs	r0, #15
 8000bae:	f000 fcff 	bl	80015b0 <HAL_NVIC_EnableIRQ>

}
 8000bb2:	b003      	add	sp, #12
 8000bb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8000bb8:	40021000 	.word	0x40021000

08000bbc <MX_GPIO_Init>:
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	2210      	movs	r2, #16
{
 8000bbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bc0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc2:	eb0d 0002 	add.w	r0, sp, r2
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	f001 ff00 	bl	80029cc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bcc:	4b39      	ldr	r3, [pc, #228]	; (8000cb4 <MX_GPIO_Init+0xf8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000bce:	4e3a      	ldr	r6, [pc, #232]	; (8000cb8 <MX_GPIO_Init+0xfc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd0:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000bd2:	4630      	mov	r0, r6
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd4:	f042 0210 	orr.w	r2, r2, #16
 8000bd8:	619a      	str	r2, [r3, #24]
 8000bda:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000bdc:	2160      	movs	r1, #96	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bde:	f002 0210 	and.w	r2, r2, #16
 8000be2:	9200      	str	r2, [sp, #0]
 8000be4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be6:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bea:	f042 0220 	orr.w	r2, r2, #32
 8000bee:	619a      	str	r2, [r3, #24]
 8000bf0:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bf2:	4f32      	ldr	r7, [pc, #200]	; (8000cbc <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf4:	f002 0220 	and.w	r2, r2, #32
 8000bf8:	9201      	str	r2, [sp, #4]
 8000bfa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfc:	699a      	ldr	r2, [r3, #24]
                           PC5 PC6 PC7 PC8 
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bfe:	2503      	movs	r5, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c00:	f042 0204 	orr.w	r2, r2, #4
 8000c04:	619a      	str	r2, [r3, #24]
 8000c06:	699a      	ldr	r2, [r3, #24]
 8000c08:	f002 0204 	and.w	r2, r2, #4
 8000c0c:	9202      	str	r2, [sp, #8]
 8000c0e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c10:	699a      	ldr	r2, [r3, #24]
 8000c12:	f042 0208 	orr.w	r2, r2, #8
 8000c16:	619a      	str	r2, [r3, #24]
 8000c18:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000c1a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c1c:	f003 0308 	and.w	r3, r3, #8
 8000c20:	9303      	str	r3, [sp, #12]
 8000c22:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000c24:	f000 ff1a 	bl	8001a5c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8000c28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c2c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c2e:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <MX_GPIO_Init+0x104>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c30:	a904      	add	r1, sp, #16
 8000c32:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c34:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c38:	f000 fe28 	bl	800188c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 8000c3c:	f641 73f7 	movw	r3, #8183	; 0x1ff7
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c40:	a904      	add	r1, sp, #16
 8000c42:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 8000c44:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c46:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c48:	f000 fe20 	bl	800188c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c4c:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4e:	a904      	add	r1, sp, #16
 8000c50:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c52:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c54:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c58:	f000 fe18 	bl	800188c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA7 PA8 
                           PA9 PA10 PA11 PA12 
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8 
 8000c5c:	f649 7392 	movw	r3, #40850	; 0x9f92
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	a904      	add	r1, sp, #16
 8000c62:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8 
 8000c64:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c66:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c68:	f000 fe10 	bl	800188c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8000c6c:	2360      	movs	r3, #96	; 0x60
 8000c6e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c70:	2301      	movs	r3, #1
 8000c72:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	a904      	add	r1, sp, #16
 8000c78:	4630      	mov	r0, r6
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7e:	f000 fe05 	bl	800188c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12 
                           PB13 PB14 PB15 PB4 
                           PB5 PB6 PB7 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 8000c82:	f24f 33f7 	movw	r3, #62455	; 0xf3f7
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c86:	a904      	add	r1, sp, #16
 8000c88:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <MX_GPIO_Init+0x108>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 8000c8a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c8c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8e:	f000 fdfd 	bl	800188c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c92:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c94:	a904      	add	r1, sp, #16
 8000c96:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <MX_GPIO_Init+0x10c>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c98:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c9a:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c9c:	f000 fdf6 	bl	800188c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ca0:	4622      	mov	r2, r4
 8000ca2:	4621      	mov	r1, r4
 8000ca4:	2028      	movs	r0, #40	; 0x28
 8000ca6:	f000 fc4f 	bl	8001548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000caa:	2028      	movs	r0, #40	; 0x28
 8000cac:	f000 fc80 	bl	80015b0 <HAL_NVIC_EnableIRQ>

}
 8000cb0:	b009      	add	sp, #36	; 0x24
 8000cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cb4:	40021000 	.word	0x40021000
 8000cb8:	40010800 	.word	0x40010800
 8000cbc:	40011000 	.word	0x40011000
 8000cc0:	10110000 	.word	0x10110000
 8000cc4:	40010c00 	.word	0x40010c00
 8000cc8:	40011400 	.word	0x40011400

08000ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ccc:	b510      	push	{r4, lr}
 8000cce:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd0:	2228      	movs	r2, #40	; 0x28
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	a806      	add	r0, sp, #24
 8000cd6:	f001 fe79 	bl	80029cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cda:	2214      	movs	r2, #20
 8000cdc:	2100      	movs	r1, #0
 8000cde:	a801      	add	r0, sp, #4
 8000ce0:	f001 fe74 	bl	80029cc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ce8:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cea:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cec:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000cee:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000cf4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cf6:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cf8:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cfa:	f000 fec1 	bl	8001a80 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cfe:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d00:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d04:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d06:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d08:	4621      	mov	r1, r4
 8000d0a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d0c:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d0e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d10:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d12:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d14:	f001 f88e 	bl	8001e34 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000d18:	b010      	add	sp, #64	; 0x40
 8000d1a:	bd10      	pop	{r4, pc}

08000d1c <HAL_SYSTICK_Callback>:

/* USER CODE BEGIN 4 */
void HAL_SYSTICK_Callback()
{
	time++;
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	; (8000d48 <HAL_SYSTICK_Callback+0x2c>)
{
 8000d1e:	b510      	push	{r4, lr}
	time++;
 8000d20:	8813      	ldrh	r3, [r2, #0]
	send_time++;
 8000d22:	4c0a      	ldr	r4, [pc, #40]	; (8000d4c <HAL_SYSTICK_Callback+0x30>)
	time++;
 8000d24:	3301      	adds	r3, #1
 8000d26:	8013      	strh	r3, [r2, #0]
	send_time++;
 8000d28:	8823      	ldrh	r3, [r4, #0]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b21b      	sxth	r3, r3
	if ( send_time >= 1000 ) {
 8000d2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
	send_time++;
 8000d32:	8023      	strh	r3, [r4, #0]
	if ( send_time >= 1000 ) {
 8000d34:	db07      	blt.n	8000d46 <HAL_SYSTICK_Callback+0x2a>
			HAL_UART_Transmit_IT(&huart3, data, size);
 8000d36:	4b06      	ldr	r3, [pc, #24]	; (8000d50 <HAL_SYSTICK_Callback+0x34>)
 8000d38:	4906      	ldr	r1, [pc, #24]	; (8000d54 <HAL_SYSTICK_Callback+0x38>)
 8000d3a:	881a      	ldrh	r2, [r3, #0]
 8000d3c:	4806      	ldr	r0, [pc, #24]	; (8000d58 <HAL_SYSTICK_Callback+0x3c>)
 8000d3e:	f001 fcc7 	bl	80026d0 <HAL_UART_Transmit_IT>
			send_time=0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	8023      	strh	r3, [r4, #0]
 8000d46:	bd10      	pop	{r4, pc}
 8000d48:	200000a0 	.word	0x200000a0
 8000d4c:	2000009c 	.word	0x2000009c
 8000d50:	2000009e 	.word	0x2000009e
 8000d54:	200000bc 	.word	0x200000bc
 8000d58:	20000228 	.word	0x20000228

08000d5c <HAL_UART_RxCpltCallback>:
			us_time++;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d5c:	b508      	push	{r3, lr}
	switch (Received) {
 8000d5e:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <HAL_UART_RxCpltCallback+0x60>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b54      	cmp	r3, #84	; 0x54
 8000d64:	d01c      	beq.n	8000da0 <HAL_UART_RxCpltCallback+0x44>
 8000d66:	d807      	bhi.n	8000d78 <HAL_UART_RxCpltCallback+0x1c>
 8000d68:	2b49      	cmp	r3, #73	; 0x49
 8000d6a:	d021      	beq.n	8000db0 <HAL_UART_RxCpltCallback+0x54>
 8000d6c:	2b4b      	cmp	r3, #75	; 0x4b
 8000d6e:	d01b      	beq.n	8000da8 <HAL_UART_RxCpltCallback+0x4c>
 8000d70:	2b44      	cmp	r3, #68	; 0x44
 8000d72:	d106      	bne.n	8000d82 <HAL_UART_RxCpltCallback+0x26>
	break;
	case 105:
			value_decrease(&Ti);
	break;
	case 68:
			value_increase(&Td);
 8000d74:	4812      	ldr	r0, [pc, #72]	; (8000dc0 <HAL_UART_RxCpltCallback+0x64>)
 8000d76:	e014      	b.n	8000da2 <HAL_UART_RxCpltCallback+0x46>
	switch (Received) {
 8000d78:	2b69      	cmp	r3, #105	; 0x69
 8000d7a:	d01b      	beq.n	8000db4 <HAL_UART_RxCpltCallback+0x58>
 8000d7c:	d808      	bhi.n	8000d90 <HAL_UART_RxCpltCallback+0x34>
 8000d7e:	2b64      	cmp	r3, #100	; 0x64
 8000d80:	d01a      	beq.n	8000db8 <HAL_UART_RxCpltCallback+0x5c>
	break;
	default:
	break;
	}
	HAL_UART_Receive_IT(&huart3, &Received, 1);
}
 8000d82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart3, &Received, 1);
 8000d86:	2201      	movs	r2, #1
 8000d88:	490c      	ldr	r1, [pc, #48]	; (8000dbc <HAL_UART_RxCpltCallback+0x60>)
 8000d8a:	480e      	ldr	r0, [pc, #56]	; (8000dc4 <HAL_UART_RxCpltCallback+0x68>)
 8000d8c:	f001 bcbf 	b.w	800270e <HAL_UART_Receive_IT>
	switch (Received) {
 8000d90:	2b6b      	cmp	r3, #107	; 0x6b
 8000d92:	d00b      	beq.n	8000dac <HAL_UART_RxCpltCallback+0x50>
 8000d94:	2b74      	cmp	r3, #116	; 0x74
 8000d96:	d1f4      	bne.n	8000d82 <HAL_UART_RxCpltCallback+0x26>
		 	value_decrease(&set);
 8000d98:	480b      	ldr	r0, [pc, #44]	; (8000dc8 <HAL_UART_RxCpltCallback+0x6c>)
			value_decrease(&Td);
 8000d9a:	f000 fb5a 	bl	8001452 <value_decrease>
	break;
 8000d9e:	e7f0      	b.n	8000d82 <HAL_UART_RxCpltCallback+0x26>
		 	value_increase(&set);
 8000da0:	4809      	ldr	r0, [pc, #36]	; (8000dc8 <HAL_UART_RxCpltCallback+0x6c>)
			value_increase(&Kp);
 8000da2:	f000 fb4a 	bl	800143a <value_increase>
	break;
 8000da6:	e7ec      	b.n	8000d82 <HAL_UART_RxCpltCallback+0x26>
			value_increase(&Kp);
 8000da8:	4808      	ldr	r0, [pc, #32]	; (8000dcc <HAL_UART_RxCpltCallback+0x70>)
 8000daa:	e7fa      	b.n	8000da2 <HAL_UART_RxCpltCallback+0x46>
			value_decrease(&Kp);
 8000dac:	4807      	ldr	r0, [pc, #28]	; (8000dcc <HAL_UART_RxCpltCallback+0x70>)
 8000dae:	e7f4      	b.n	8000d9a <HAL_UART_RxCpltCallback+0x3e>
			value_increase(&Ti);
 8000db0:	4807      	ldr	r0, [pc, #28]	; (8000dd0 <HAL_UART_RxCpltCallback+0x74>)
 8000db2:	e7f6      	b.n	8000da2 <HAL_UART_RxCpltCallback+0x46>
			value_decrease(&Ti);
 8000db4:	4806      	ldr	r0, [pc, #24]	; (8000dd0 <HAL_UART_RxCpltCallback+0x74>)
 8000db6:	e7f0      	b.n	8000d9a <HAL_UART_RxCpltCallback+0x3e>
			value_decrease(&Td);
 8000db8:	4801      	ldr	r0, [pc, #4]	; (8000dc0 <HAL_UART_RxCpltCallback+0x64>)
 8000dba:	e7ee      	b.n	8000d9a <HAL_UART_RxCpltCallback+0x3e>
 8000dbc:	200000b0 	.word	0x200000b0
 8000dc0:	2000015a 	.word	0x2000015a
 8000dc4:	20000228 	.word	0x20000228
 8000dc8:	2000015e 	.word	0x2000015e
 8000dcc:	20000156 	.word	0x20000156
 8000dd0:	20000152 	.word	0x20000152

08000dd4 <init>:
 * Pozwala zmieniac wartoci poszczególnych nastaw regulatora przy pomocy aplikacji na telefonie
 */

void init()
{
	  RH.integer = 0;
 8000dd4:	2300      	movs	r3, #0
	  RH.decimal = 0;
	  Temp.integer = 0;
	  Temp.decimal = 0;
	  Kp.integer = 4;
 8000dd6:	2104      	movs	r1, #4
	  RH.integer = 0;
 8000dd8:	4a0a      	ldr	r2, [pc, #40]	; (8000e04 <init+0x30>)
	  Kp.decimal = 50;
	  Ti.integer = 1;
 8000dda:	2001      	movs	r0, #1
	  RH.integer = 0;
 8000ddc:	7013      	strb	r3, [r2, #0]
	  RH.decimal = 0;
 8000dde:	7053      	strb	r3, [r2, #1]
	  Temp.integer = 0;
 8000de0:	4a09      	ldr	r2, [pc, #36]	; (8000e08 <init+0x34>)
 8000de2:	7013      	strb	r3, [r2, #0]
	  Temp.decimal = 0;
 8000de4:	7053      	strb	r3, [r2, #1]
	  Kp.integer = 4;
 8000de6:	4a09      	ldr	r2, [pc, #36]	; (8000e0c <init+0x38>)
 8000de8:	7011      	strb	r1, [r2, #0]
	  Kp.decimal = 50;
 8000dea:	2132      	movs	r1, #50	; 0x32
 8000dec:	7051      	strb	r1, [r2, #1]
	  Ti.integer = 1;
 8000dee:	4a08      	ldr	r2, [pc, #32]	; (8000e10 <init+0x3c>)
 8000df0:	7010      	strb	r0, [r2, #0]
	  Ti.decimal = 0;
 8000df2:	7053      	strb	r3, [r2, #1]
	  Td.integer = 0;
 8000df4:	4a07      	ldr	r2, [pc, #28]	; (8000e14 <init+0x40>)
	  Td.decimal = 50;
 8000df6:	7051      	strb	r1, [r2, #1]
	  set.integer = 26;
 8000df8:	211a      	movs	r1, #26
	  Td.integer = 0;
 8000dfa:	7013      	strb	r3, [r2, #0]
	  set.integer = 26;
 8000dfc:	4a06      	ldr	r2, [pc, #24]	; (8000e18 <init+0x44>)
 8000dfe:	7011      	strb	r1, [r2, #0]
	  set.decimal = 0;
 8000e00:	7053      	strb	r3, [r2, #1]
 8000e02:	4770      	bx	lr
 8000e04:	200000b8 	.word	0x200000b8
 8000e08:	200000b4 	.word	0x200000b4
 8000e0c:	20000156 	.word	0x20000156
 8000e10:	20000152 	.word	0x20000152
 8000e14:	2000015a 	.word	0x2000015a
 8000e18:	2000015e 	.word	0x2000015e

08000e1c <main>:
{
 8000e1c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8000e20:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8000e22:	f000 fb49 	bl	80014b8 <HAL_Init>
  SystemClock_Config();
 8000e26:	f7ff ff51 	bl	8000ccc <SystemClock_Config>
  MX_GPIO_Init();
 8000e2a:	f7ff fec7 	bl	8000bbc <MX_GPIO_Init>
  MX_TIM1_Init();
 8000e2e:	f000 f969 	bl	8001104 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000e32:	f000 fa55 	bl	80012e0 <MX_USART2_UART_Init>
  MX_DMA_Init();
 8000e36:	f7ff fea9 	bl	8000b8c <MX_DMA_Init>
  MX_TIM2_Init();
 8000e3a:	f000 fa01 	bl	8001240 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000e3e:	f000 fa6b 	bl	8001318 <MX_USART3_UART_Init>
  HAL_TIM_Base_Start(&htim1);
 8000e42:	4856      	ldr	r0, [pc, #344]	; (8000f9c <main+0x180>)
 8000e44:	f001 f928 	bl	8002098 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start_DMA(&htim2,TIM_CHANNEL_1,&regulation_value,1);
 8000e48:	2301      	movs	r3, #1
 8000e4a:	4a55      	ldr	r2, [pc, #340]	; (8000fa0 <main+0x184>)
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	4855      	ldr	r0, [pc, #340]	; (8000fa4 <main+0x188>)
 8000e50:	f001 fb22 	bl	8002498 <HAL_TIM_PWM_Start_DMA>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,SET);
 8000e54:	2201      	movs	r2, #1
 8000e56:	2140      	movs	r1, #64	; 0x40
 8000e58:	4853      	ldr	r0, [pc, #332]	; (8000fa8 <main+0x18c>)
 8000e5a:	f000 fdff 	bl	8001a5c <HAL_GPIO_WritePin>
  HAL_UART_Receive_IT(&huart3, &Received, 1);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4952      	ldr	r1, [pc, #328]	; (8000fac <main+0x190>)
 8000e62:	4853      	ldr	r0, [pc, #332]	; (8000fb0 <main+0x194>)
 8000e64:	f001 fc53 	bl	800270e <HAL_UART_Receive_IT>
  init();
 8000e68:	f7ff ffb4 	bl	8000dd4 <init>
	  	  last_ierror=ierror;
 8000e6c:	f8df a178 	ldr.w	sl, [pc, #376]	; 8000fe8 <main+0x1cc>
	  	  value_conversion(&set);
 8000e70:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8000ff0 <main+0x1d4>
	  	  value_conversion(&Kp);
 8000e74:	4f4f      	ldr	r7, [pc, #316]	; (8000fb4 <main+0x198>)
	  	  value_conversion(&Ti);
 8000e76:	4d50      	ldr	r5, [pc, #320]	; (8000fb8 <main+0x19c>)
	  	  value_conversion(&Td);
 8000e78:	4e50      	ldr	r6, [pc, #320]	; (8000fbc <main+0x1a0>)
	  	  last_T=(100*Temp.integer+Temp.decimal);
 8000e7a:	f8df b178 	ldr.w	fp, [pc, #376]	; 8000ff4 <main+0x1d8>
 8000e7e:	4c50      	ldr	r4, [pc, #320]	; (8000fc0 <main+0x1a4>)
 8000e80:	f89b 3000 	ldrb.w	r3, [fp]
 8000e84:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8000e88:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e8c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	  	  last_ierror=ierror;
 8000e94:	4a4b      	ldr	r2, [pc, #300]	; (8000fc4 <main+0x1a8>)
	  	  last_T=(100*Temp.integer+Temp.decimal);
 8000e96:	8023      	strh	r3, [r4, #0]
	  	  last_ierror=ierror;
 8000e98:	8813      	ldrh	r3, [r2, #0]
	  	  value_conversion(&Temp);
 8000e9a:	4658      	mov	r0, fp
	  	  last_ierror=ierror;
 8000e9c:	9208      	str	r2, [sp, #32]
 8000e9e:	f8aa 3000 	strh.w	r3, [sl]
	  	  value_conversion(&Temp);
 8000ea2:	f000 fabf 	bl	8001424 <value_conversion>
	  	  value_conversion(&RH);
 8000ea6:	4848      	ldr	r0, [pc, #288]	; (8000fc8 <main+0x1ac>)
 8000ea8:	f000 fabc 	bl	8001424 <value_conversion>
	  	  value_conversion(&Kp);
 8000eac:	4638      	mov	r0, r7
 8000eae:	f000 fab9 	bl	8001424 <value_conversion>
	  	  value_conversion(&Ti);
 8000eb2:	4628      	mov	r0, r5
 8000eb4:	f000 fab6 	bl	8001424 <value_conversion>
	  	  value_conversion(&Td);
 8000eb8:	4630      	mov	r0, r6
 8000eba:	f000 fab3 	bl	8001424 <value_conversion>
	  	  value_conversion(&set);
 8000ebe:	4640      	mov	r0, r8
 8000ec0:	f000 fab0 	bl	8001424 <value_conversion>
	  	  last_T=Temp.calculation_value;
 8000ec4:	f8bb 3002 	ldrh.w	r3, [fp, #2]
	  	  last_ierror=ierror;
 8000ec8:	9a08      	ldr	r2, [sp, #32]
	  	  last_T=Temp.calculation_value;
 8000eca:	8023      	strh	r3, [r4, #0]
	  	  last_ierror=ierror;
 8000ecc:	8813      	ldrh	r3, [r2, #0]
	  	  last_error=error;
 8000ece:	4c3f      	ldr	r4, [pc, #252]	; (8000fcc <main+0x1b0>)
	  	  last_ierror=ierror;
 8000ed0:	f8aa 3000 	strh.w	r3, [sl]
	  	  last_error=error;
 8000ed4:	8821      	ldrh	r1, [r4, #0]
 8000ed6:	4b3e      	ldr	r3, [pc, #248]	; (8000fd0 <main+0x1b4>)
 8000ed8:	46d9      	mov	r9, fp
 8000eda:	8019      	strh	r1, [r3, #0]
 8000edc:	9309      	str	r3, [sp, #36]	; 0x24
	  	  if ( DHT11_start() ) {
 8000ede:	f7ff fda1 	bl	8000a24 <DHT11_start>
 8000ee2:	b158      	cbz	r0, 8000efc <main+0xe0>
	  		  	  DHT11_get_H(&RH.integer,&RH.decimal);
 8000ee4:	493b      	ldr	r1, [pc, #236]	; (8000fd4 <main+0x1b8>)
 8000ee6:	1e48      	subs	r0, r1, #1
 8000ee8:	f7ff fe26 	bl	8000b38 <DHT11_get_H>
	  		  	  DHT11_get_T(&Temp.integer,&Temp.decimal);
 8000eec:	4658      	mov	r0, fp
 8000eee:	f10b 0101 	add.w	r1, fp, #1
 8000ef2:	f7ff fdd7 	bl	8000aa4 <DHT11_get_T>
	  		  	  DHT11_checksum(&check_s);
 8000ef6:	4838      	ldr	r0, [pc, #224]	; (8000fd8 <main+0x1bc>)
 8000ef8:	f7ff fe20 	bl	8000b3c <DHT11_checksum>
	  	  size = sprintf(data, "TEMP: %d.%d \n\rsetT: %d.%d \n\rKp: %d.%d \n\rTi: %d.%d \n\rTd: %d.%d \n\r \n\r \n\r",Temp.integer,Temp.decimal,set.integer,set.decimal,Kp.integer, Kp.decimal,Ti.integer,Ti.decimal,Td.integer,Td.decimal);
 8000efc:	7871      	ldrb	r1, [r6, #1]
 8000efe:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8000f02:	f89b 2000 	ldrb.w	r2, [fp]
 8000f06:	9107      	str	r1, [sp, #28]
 8000f08:	7831      	ldrb	r1, [r6, #0]
 8000f0a:	4834      	ldr	r0, [pc, #208]	; (8000fdc <main+0x1c0>)
 8000f0c:	9106      	str	r1, [sp, #24]
 8000f0e:	7869      	ldrb	r1, [r5, #1]
	  	  if ( time >= 500 ) {
 8000f10:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 8000ff8 <main+0x1dc>
	  	  size = sprintf(data, "TEMP: %d.%d \n\rsetT: %d.%d \n\rKp: %d.%d \n\rTi: %d.%d \n\rTd: %d.%d \n\r \n\r \n\r",Temp.integer,Temp.decimal,set.integer,set.decimal,Kp.integer, Kp.decimal,Ti.integer,Ti.decimal,Td.integer,Td.decimal);
 8000f14:	9105      	str	r1, [sp, #20]
 8000f16:	7829      	ldrb	r1, [r5, #0]
 8000f18:	9104      	str	r1, [sp, #16]
 8000f1a:	7879      	ldrb	r1, [r7, #1]
 8000f1c:	9103      	str	r1, [sp, #12]
 8000f1e:	7839      	ldrb	r1, [r7, #0]
 8000f20:	9102      	str	r1, [sp, #8]
 8000f22:	f898 1001 	ldrb.w	r1, [r8, #1]
 8000f26:	9101      	str	r1, [sp, #4]
 8000f28:	f898 1000 	ldrb.w	r1, [r8]
 8000f2c:	9100      	str	r1, [sp, #0]
 8000f2e:	492c      	ldr	r1, [pc, #176]	; (8000fe0 <main+0x1c4>)
 8000f30:	f001 fd54 	bl	80029dc <siprintf>
 8000f34:	4b2b      	ldr	r3, [pc, #172]	; (8000fe4 <main+0x1c8>)
 8000f36:	8018      	strh	r0, [r3, #0]
	  	  if ( time >= 500 ) {
 8000f38:	f9bb 3000 	ldrsh.w	r3, [fp]
 8000f3c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f40:	db9b      	blt.n	8000e7a <main+0x5e>
	  		  	  error=pid_calculate_error(set.calculation_value,Temp.calculation_value);
 8000f42:	f8b9 1002 	ldrh.w	r1, [r9, #2]
 8000f46:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 8000f4a:	f7ff fd39 	bl	80009c0 <pid_calculate_error>
	  		  	  ierror=pid_calculate_ierror(error,last_error,last_ierror);
 8000f4e:	4b26      	ldr	r3, [pc, #152]	; (8000fe8 <main+0x1cc>)
	  		  	  error=pid_calculate_error(set.calculation_value,Temp.calculation_value);
 8000f50:	8020      	strh	r0, [r4, #0]
	  		  	  ierror=pid_calculate_ierror(error,last_error,last_ierror);
 8000f52:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000f58:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000f5c:	f7ff fd12 	bl	8000984 <pid_calculate_ierror>
 8000f60:	9b08      	ldr	r3, [sp, #32]
 8000f62:	8018      	strh	r0, [r3, #0]
	  		  	  derror=pid_calculate_derror(error,last_error);
 8000f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000f66:	f9b4 0000 	ldrsh.w	r0, [r4]
 8000f6a:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000f6e:	f7ff fd23 	bl	80009b8 <pid_calculate_derror>
 8000f72:	4b1e      	ldr	r3, [pc, #120]	; (8000fec <main+0x1d0>)
 8000f74:	4602      	mov	r2, r0
 8000f76:	8018      	strh	r0, [r3, #0]
	  		  	  regulation_value=pid(error,ierror,derror,Kp.calculation_value,Ti.calculation_value,Td.calculation_value);
 8000f78:	9908      	ldr	r1, [sp, #32]
 8000f7a:	f9b4 0000 	ldrsh.w	r0, [r4]
 8000f7e:	8874      	ldrh	r4, [r6, #2]
 8000f80:	887b      	ldrh	r3, [r7, #2]
 8000f82:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000f86:	9401      	str	r4, [sp, #4]
 8000f88:	886c      	ldrh	r4, [r5, #2]
 8000f8a:	9400      	str	r4, [sp, #0]
 8000f8c:	f7ff fcd0 	bl	8000930 <pid>
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <main+0x184>)
 8000f92:	6018      	str	r0, [r3, #0]
	  		  	  time=0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8ab 3000 	strh.w	r3, [fp]
 8000f9a:	e76b      	b.n	8000e74 <main+0x58>
 8000f9c:	200001a8 	.word	0x200001a8
 8000fa0:	20000098 	.word	0x20000098
 8000fa4:	200001e8 	.word	0x200001e8
 8000fa8:	40010800 	.word	0x40010800
 8000fac:	200000b0 	.word	0x200000b0
 8000fb0:	20000228 	.word	0x20000228
 8000fb4:	20000156 	.word	0x20000156
 8000fb8:	20000152 	.word	0x20000152
 8000fbc:	2000015a 	.word	0x2000015a
 8000fc0:	20000094 	.word	0x20000094
 8000fc4:	20000092 	.word	0x20000092
 8000fc8:	200000b8 	.word	0x200000b8
 8000fcc:	20000090 	.word	0x20000090
 8000fd0:	200000b2 	.word	0x200000b2
 8000fd4:	200000b9 	.word	0x200000b9
 8000fd8:	2000008c 	.word	0x2000008c
 8000fdc:	200000bc 	.word	0x200000bc
 8000fe0:	0800325c 	.word	0x0800325c
 8000fe4:	2000009e 	.word	0x2000009e
 8000fe8:	20000096 	.word	0x20000096
 8000fec:	2000008e 	.word	0x2000008e
 8000ff0:	2000015e 	.word	0x2000015e
 8000ff4:	200000b4 	.word	0x200000b4
 8000ff8:	200000a0 	.word	0x200000a0

08000ffc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ffc:	4770      	bx	lr
	...

08001000 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001000:	4b0e      	ldr	r3, [pc, #56]	; (800103c <HAL_MspInit+0x3c>)
{
 8001002:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001004:	699a      	ldr	r2, [r3, #24]
 8001006:	f042 0201 	orr.w	r2, r2, #1
 800100a:	619a      	str	r2, [r3, #24]
 800100c:	699a      	ldr	r2, [r3, #24]
 800100e:	f002 0201 	and.w	r2, r2, #1
 8001012:	9200      	str	r2, [sp, #0]
 8001014:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001016:	69da      	ldr	r2, [r3, #28]
 8001018:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800101c:	61da      	str	r2, [r3, #28]
 800101e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001020:	4a07      	ldr	r2, [pc, #28]	; (8001040 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800102a:	6853      	ldr	r3, [r2, #4]
 800102c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001030:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001034:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001036:	b002      	add	sp, #8
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000
 8001040:	40010000 	.word	0x40010000

08001044 <NMI_Handler>:
 8001044:	4770      	bx	lr

08001046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001046:	e7fe      	b.n	8001046 <HardFault_Handler>

08001048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001048:	e7fe      	b.n	8001048 <MemManage_Handler>

0800104a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104a:	e7fe      	b.n	800104a <BusFault_Handler>

0800104c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800104c:	e7fe      	b.n	800104c <UsageFault_Handler>

0800104e <SVC_Handler>:
 800104e:	4770      	bx	lr

08001050 <DebugMon_Handler>:
 8001050:	4770      	bx	lr

08001052 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001052:	4770      	bx	lr

08001054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001054:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
HAL_SYSTICK_Callback();
 8001056:	f7ff fe61 	bl	8000d1c <HAL_SYSTICK_Callback>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800105a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_IncTick();
 800105e:	f000 ba3d 	b.w	80014dc <HAL_IncTick>
	...

08001064 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001064:	4801      	ldr	r0, [pc, #4]	; (800106c <DMA1_Channel5_IRQHandler+0x8>)
 8001066:	f000 bb7d 	b.w	8001764 <HAL_DMA_IRQHandler>
 800106a:	bf00      	nop
 800106c:	20000164 	.word	0x20000164

08001070 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001070:	4801      	ldr	r0, [pc, #4]	; (8001078 <USART3_IRQHandler+0x8>)
 8001072:	f001 bbb3 	b.w	80027dc <HAL_UART_IRQHandler>
 8001076:	bf00      	nop
 8001078:	20000228 	.word	0x20000228

0800107c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800107c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001080:	f000 bcf2 	b.w	8001a68 <HAL_GPIO_EXTI_IRQHandler>

08001084 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001084:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001086:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <_sbrk+0x2c>)
{
 8001088:	4602      	mov	r2, r0
	if (heap_end == 0)
 800108a:	6819      	ldr	r1, [r3, #0]
 800108c:	b909      	cbnz	r1, 8001092 <_sbrk+0xe>
		heap_end = &end;
 800108e:	4909      	ldr	r1, [pc, #36]	; (80010b4 <_sbrk+0x30>)
 8001090:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001092:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001094:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001096:	4402      	add	r2, r0
 8001098:	428a      	cmp	r2, r1
 800109a:	d906      	bls.n	80010aa <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800109c:	f001 fc6c 	bl	8002978 <__errno>
 80010a0:	230c      	movs	r3, #12
 80010a2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80010a4:	f04f 30ff 	mov.w	r0, #4294967295
 80010a8:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80010aa:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80010ac:	bd08      	pop	{r3, pc}
 80010ae:	bf00      	nop
 80010b0:	200000a4 	.word	0x200000a4
 80010b4:	200002b0 	.word	0x200002b0

080010b8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80010b8:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <SystemInit+0x40>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	f042 0201 	orr.w	r2, r2, #1
 80010c0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80010c2:	6859      	ldr	r1, [r3, #4]
 80010c4:	4a0d      	ldr	r2, [pc, #52]	; (80010fc <SystemInit+0x44>)
 80010c6:	400a      	ands	r2, r1
 80010c8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80010d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80010d4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80010dc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80010e4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80010e6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80010ea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80010ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010f0:	4b03      	ldr	r3, [pc, #12]	; (8001100 <SystemInit+0x48>)
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000
 80010fc:	f8ff0000 	.word	0xf8ff0000
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim2_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001104:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001106:	2210      	movs	r2, #16
 8001108:	2100      	movs	r1, #0
 800110a:	a802      	add	r0, sp, #8
 800110c:	f001 fc5e 	bl	80029cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 63;
 8001110:	223f      	movs	r2, #63	; 0x3f
  htim1.Instance = TIM1;
 8001112:	4815      	ldr	r0, [pc, #84]	; (8001168 <MX_TIM1_Init+0x64>)
  htim1.Init.Prescaler = 63;
 8001114:	4915      	ldr	r1, [pc, #84]	; (800116c <MX_TIM1_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001116:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 63;
 8001118:	e880 0006 	stmia.w	r0, {r1, r2}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 19999;
 800111c:	f644 621f 	movw	r2, #19999	; 0x4e1f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	9301      	str	r3, [sp, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001124:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 19999;
 8001126:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001128:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800112a:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800112e:	f001 f845 	bl	80021bc <HAL_TIM_Base_Init>
 8001132:	b108      	cbz	r0, 8001138 <MX_TIM1_Init+0x34>
  {
    Error_Handler();
 8001134:	f7ff ff62 	bl	8000ffc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800113c:	a902      	add	r1, sp, #8
 800113e:	480a      	ldr	r0, [pc, #40]	; (8001168 <MX_TIM1_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001140:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001142:	f001 f907 	bl	8002354 <HAL_TIM_ConfigClockSource>
 8001146:	b108      	cbz	r0, 800114c <MX_TIM1_Init+0x48>
  {
    Error_Handler();
 8001148:	f7ff ff58 	bl	8000ffc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800114c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800114e:	4669      	mov	r1, sp
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_TIM1_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001152:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001154:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001156:	f001 fa27 	bl	80025a8 <HAL_TIMEx_MasterConfigSynchronization>
 800115a:	b108      	cbz	r0, 8001160 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800115c:	f7ff ff4e 	bl	8000ffc <Error_Handler>
  }

}
 8001160:	b007      	add	sp, #28
 8001162:	f85d fb04 	ldr.w	pc, [sp], #4
 8001166:	bf00      	nop
 8001168:	200001a8 	.word	0x200001a8
 800116c:	40012c00 	.word	0x40012c00

08001170 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim2);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001170:	b537      	push	{r0, r1, r2, r4, r5, lr}

  if(tim_baseHandle->Instance==TIM1)
 8001172:	6803      	ldr	r3, [r0, #0]
 8001174:	4a1c      	ldr	r2, [pc, #112]	; (80011e8 <HAL_TIM_Base_MspInit+0x78>)
{
 8001176:	4605      	mov	r5, r0
  if(tim_baseHandle->Instance==TIM1)
 8001178:	4293      	cmp	r3, r2
 800117a:	d10b      	bne.n	8001194 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800117c:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <HAL_TIM_Base_MspInit+0x7c>)
 800117e:	699a      	ldr	r2, [r3, #24]
 8001180:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001184:	619a      	str	r2, [r3, #24]
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	9b00      	ldr	r3, [sp, #0]

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001190:	b003      	add	sp, #12
 8001192:	bd30      	pop	{r4, r5, pc}
  else if(tim_baseHandle->Instance==TIM2)
 8001194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001198:	d1fa      	bne.n	8001190 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800119a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800119e:	69da      	ldr	r2, [r3, #28]
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 80011a0:	4c13      	ldr	r4, [pc, #76]	; (80011f0 <HAL_TIM_Base_MspInit+0x80>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011a2:	f042 0201 	orr.w	r2, r2, #1
 80011a6:	61da      	str	r2, [r3, #28]
 80011a8:	69db      	ldr	r3, [r3, #28]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011aa:	4a12      	ldr	r2, [pc, #72]	; (80011f4 <HAL_TIM_Base_MspInit+0x84>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	9301      	str	r3, [sp, #4]
 80011b2:	9b01      	ldr	r3, [sp, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011b4:	2310      	movs	r3, #16
 80011b6:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80011ba:	2280      	movs	r2, #128	; 0x80
 80011bc:	60e2      	str	r2, [r4, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c2:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c8:	2300      	movs	r3, #0
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011ca:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80011cc:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80011ce:	4620      	mov	r0, r4
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d0:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80011d2:	61a2      	str	r2, [r4, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80011d4:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80011d6:	f000 fa0f 	bl	80015f8 <HAL_DMA_Init>
 80011da:	b108      	cbz	r0, 80011e0 <HAL_TIM_Base_MspInit+0x70>
      Error_Handler();
 80011dc:	f7ff ff0e 	bl	8000ffc <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80011e0:	626c      	str	r4, [r5, #36]	; 0x24
 80011e2:	6265      	str	r5, [r4, #36]	; 0x24
}
 80011e4:	e7d4      	b.n	8001190 <HAL_TIM_Base_MspInit+0x20>
 80011e6:	bf00      	nop
 80011e8:	40012c00 	.word	0x40012c00
 80011ec:	40021000 	.word	0x40021000
 80011f0:	20000164 	.word	0x20000164
 80011f4:	40020058 	.word	0x40020058

080011f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011f8:	b510      	push	{r4, lr}
 80011fa:	4604      	mov	r4, r0
 80011fc:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	2210      	movs	r2, #16
 8001200:	2100      	movs	r1, #0
 8001202:	a802      	add	r0, sp, #8
 8001204:	f001 fbe2 	bl	80029cc <memset>
  if(timHandle->Instance==TIM2)
 8001208:	6823      	ldr	r3, [r4, #0]
 800120a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800120e:	d113      	bne.n	8001238 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001210:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001214:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001216:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001218:	f042 0204 	orr.w	r2, r2, #4
 800121c:	619a      	str	r2, [r3, #24]
 800121e:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001220:	4806      	ldr	r0, [pc, #24]	; (800123c <HAL_TIM_MspPostInit+0x44>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800122a:	2301      	movs	r3, #1
 800122c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	f000 fb2a 	bl	800188c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001238:	b006      	add	sp, #24
 800123a:	bd10      	pop	{r4, pc}
 800123c:	40010800 	.word	0x40010800

08001240 <MX_TIM2_Init>:
{
 8001240:	b510      	push	{r4, lr}
 8001242:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001244:	2210      	movs	r2, #16
 8001246:	2100      	movs	r1, #0
 8001248:	a803      	add	r0, sp, #12
 800124a:	f001 fbbf 	bl	80029cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800124e:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001250:	221c      	movs	r2, #28
 8001252:	4621      	mov	r1, r4
 8001254:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001258:	9401      	str	r4, [sp, #4]
 800125a:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800125c:	f001 fbb6 	bl	80029cc <memset>
  htim2.Init.Prescaler = 6;
 8001260:	2306      	movs	r3, #6
 8001262:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8001266:	481d      	ldr	r0, [pc, #116]	; (80012dc <MX_TIM2_Init+0x9c>)
  htim2.Init.Prescaler = 6;
 8001268:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.Period = 20000;
 800126c:	f644 6320 	movw	r3, #20000	; 0x4e20
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001270:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 20000;
 8001272:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001274:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001276:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001278:	f000 ffa0 	bl	80021bc <HAL_TIM_Base_Init>
 800127c:	b108      	cbz	r0, 8001282 <MX_TIM2_Init+0x42>
    Error_Handler();
 800127e:	f7ff febd 	bl	8000ffc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001286:	a903      	add	r1, sp, #12
 8001288:	4814      	ldr	r0, [pc, #80]	; (80012dc <MX_TIM2_Init+0x9c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800128c:	f001 f862 	bl	8002354 <HAL_TIM_ConfigClockSource>
 8001290:	b108      	cbz	r0, 8001296 <MX_TIM2_Init+0x56>
    Error_Handler();
 8001292:	f7ff feb3 	bl	8000ffc <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001296:	4811      	ldr	r0, [pc, #68]	; (80012dc <MX_TIM2_Init+0x9c>)
 8001298:	f000 ffaa 	bl	80021f0 <HAL_TIM_PWM_Init>
 800129c:	b108      	cbz	r0, 80012a2 <MX_TIM2_Init+0x62>
    Error_Handler();
 800129e:	f7ff fead 	bl	8000ffc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a2:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012a4:	a901      	add	r1, sp, #4
 80012a6:	480d      	ldr	r0, [pc, #52]	; (80012dc <MX_TIM2_Init+0x9c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a8:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012aa:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012ac:	f001 f97c 	bl	80025a8 <HAL_TIMEx_MasterConfigSynchronization>
 80012b0:	b108      	cbz	r0, 80012b6 <MX_TIM2_Init+0x76>
    Error_Handler();
 80012b2:	f7ff fea3 	bl	8000ffc <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012b6:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012b8:	2200      	movs	r2, #0
 80012ba:	a907      	add	r1, sp, #28
 80012bc:	4807      	ldr	r0, [pc, #28]	; (80012dc <MX_TIM2_Init+0x9c>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012be:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80012c0:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012c2:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012c4:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012c6:	f000 ffd9 	bl	800227c <HAL_TIM_PWM_ConfigChannel>
 80012ca:	b108      	cbz	r0, 80012d0 <MX_TIM2_Init+0x90>
    Error_Handler();
 80012cc:	f7ff fe96 	bl	8000ffc <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 80012d0:	4802      	ldr	r0, [pc, #8]	; (80012dc <MX_TIM2_Init+0x9c>)
 80012d2:	f7ff ff91 	bl	80011f8 <HAL_TIM_MspPostInit>
}
 80012d6:	b00e      	add	sp, #56	; 0x38
 80012d8:	bd10      	pop	{r4, pc}
 80012da:	bf00      	nop
 80012dc:	200001e8 	.word	0x200001e8

080012e0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012e0:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 80012e2:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Instance = USART2;
 80012e6:	480a      	ldr	r0, [pc, #40]	; (8001310 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012ea:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 80012ec:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012f0:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012f2:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012f4:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012f6:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012f8:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012fa:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012fc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012fe:	f001 f9b9 	bl	8002674 <HAL_UART_Init>
 8001302:	b118      	cbz	r0, 800130c <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001304:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001308:	f7ff be78 	b.w	8000ffc <Error_Handler>
 800130c:	bd08      	pop	{r3, pc}
 800130e:	bf00      	nop
 8001310:	20000268 	.word	0x20000268
 8001314:	40004400 	.word	0x40004400

08001318 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001318:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 9600;
 800131a:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart3.Instance = USART3;
 800131e:	480a      	ldr	r0, [pc, #40]	; (8001348 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 9600;
 8001320:	4b0a      	ldr	r3, [pc, #40]	; (800134c <MX_USART3_UART_Init+0x34>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001322:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 9600;
 8001324:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001328:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 800132a:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800132c:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800132e:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001330:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001332:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001334:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001336:	f001 f99d 	bl	8002674 <HAL_UART_Init>
 800133a:	b118      	cbz	r0, 8001344 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800133c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001340:	f7ff be5c 	b.w	8000ffc <Error_Handler>
 8001344:	bd08      	pop	{r3, pc}
 8001346:	bf00      	nop
 8001348:	20000228 	.word	0x20000228
 800134c:	40004800 	.word	0x40004800

08001350 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	2210      	movs	r2, #16
{
 8001352:	b510      	push	{r4, lr}
 8001354:	4604      	mov	r4, r0
 8001356:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	eb0d 0002 	add.w	r0, sp, r2
 800135c:	2100      	movs	r1, #0
 800135e:	f001 fb35 	bl	80029cc <memset>
  if(uartHandle->Instance==USART2)
 8001362:	6823      	ldr	r3, [r4, #0]
 8001364:	4a2a      	ldr	r2, [pc, #168]	; (8001410 <HAL_UART_MspInit+0xc0>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d11d      	bne.n	80013a6 <HAL_UART_MspInit+0x56>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800136a:	4b2a      	ldr	r3, [pc, #168]	; (8001414 <HAL_UART_MspInit+0xc4>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136c:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 800136e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	4829      	ldr	r0, [pc, #164]	; (8001418 <HAL_UART_MspInit+0xc8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001372:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001376:	61da      	str	r2, [r3, #28]
 8001378:	69da      	ldr	r2, [r3, #28]
 800137a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800137e:	9200      	str	r2, [sp, #0]
 8001380:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001382:	699a      	ldr	r2, [r3, #24]
 8001384:	f042 0204 	orr.w	r2, r2, #4
 8001388:	619a      	str	r2, [r3, #24]
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001394:	230c      	movs	r3, #12
 8001396:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001398:	2302      	movs	r3, #2
 800139a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139e:	f000 fa75 	bl	800188c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80013a2:	b008      	add	sp, #32
 80013a4:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 80013a6:	4a1d      	ldr	r2, [pc, #116]	; (800141c <HAL_UART_MspInit+0xcc>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d1fa      	bne.n	80013a2 <HAL_UART_MspInit+0x52>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013ac:	4b19      	ldr	r3, [pc, #100]	; (8001414 <HAL_UART_MspInit+0xc4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ae:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 80013b0:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b2:	481b      	ldr	r0, [pc, #108]	; (8001420 <HAL_UART_MspInit+0xd0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80013b4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80013b8:	61da      	str	r2, [r3, #28]
 80013ba:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013bc:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 80013be:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80013c2:	9202      	str	r2, [sp, #8]
 80013c4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	699a      	ldr	r2, [r3, #24]
 80013c8:	f042 0208 	orr.w	r2, r2, #8
 80013cc:	619a      	str	r2, [r3, #24]
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	9303      	str	r3, [sp, #12]
 80013d6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013dc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013de:	2302      	movs	r3, #2
 80013e0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e2:	2303      	movs	r3, #3
 80013e4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f000 fa51 	bl	800188c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80013ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ee:	a904      	add	r1, sp, #16
 80013f0:	480b      	ldr	r0, [pc, #44]	; (8001420 <HAL_UART_MspInit+0xd0>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80013f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f4:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f8:	f000 fa48 	bl	800188c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80013fc:	4622      	mov	r2, r4
 80013fe:	4621      	mov	r1, r4
 8001400:	2027      	movs	r0, #39	; 0x27
 8001402:	f000 f8a1 	bl	8001548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001406:	2027      	movs	r0, #39	; 0x27
 8001408:	f000 f8d2 	bl	80015b0 <HAL_NVIC_EnableIRQ>
}
 800140c:	e7c9      	b.n	80013a2 <HAL_UART_MspInit+0x52>
 800140e:	bf00      	nop
 8001410:	40004400 	.word	0x40004400
 8001414:	40021000 	.word	0x40021000
 8001418:	40010800 	.word	0x40010800
 800141c:	40004800 	.word	0x40004800
 8001420:	40010c00 	.word	0x40010c00

08001424 <value_conversion>:
 */
#include "value.h"

void value_conversion(struct value *data)
{
data->calculation_value = 10 * (data->integer) + ((data->decimal) / 10);
 8001424:	210a      	movs	r1, #10
 8001426:	7803      	ldrb	r3, [r0, #0]
 8001428:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800142c:	7843      	ldrb	r3, [r0, #1]
 800142e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001432:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001436:	8043      	strh	r3, [r0, #2]
 8001438:	4770      	bx	lr

0800143a <value_increase>:
}

void value_increase(struct value *data)
{
		if( data->decimal < 90 ) {
 800143a:	7843      	ldrb	r3, [r0, #1]
 800143c:	2b59      	cmp	r3, #89	; 0x59
				data->decimal += 10;
		} else {
				data->decimal = 0;
 800143e:	bf83      	ittte	hi
 8001440:	2300      	movhi	r3, #0
 8001442:	7043      	strbhi	r3, [r0, #1]
				data->integer++;
 8001444:	7803      	ldrbhi	r3, [r0, #0]
				data->decimal += 10;
 8001446:	330a      	addls	r3, #10
				data->integer++;
 8001448:	bf8a      	itet	hi
 800144a:	3301      	addhi	r3, #1
				data->decimal += 10;
 800144c:	7043      	strbls	r3, [r0, #1]
				data->integer++;
 800144e:	7003      	strbhi	r3, [r0, #0]
 8001450:	4770      	bx	lr

08001452 <value_decrease>:
		}
}

void value_decrease(struct value *data)
{
		if ( data->decimal > 0 ) {
 8001452:	7843      	ldrb	r3, [r0, #1]
 8001454:	b113      	cbz	r3, 800145c <value_decrease+0xa>
				data->decimal -= 10;
 8001456:	3b0a      	subs	r3, #10
		} else {
				if ( data->integer <= 0 && data->decimal <= 0 ) {
						data->integer = 0;
						data->decimal = 0;
 8001458:	7043      	strb	r3, [r0, #1]
 800145a:	4770      	bx	lr
				if ( data->integer <= 0 && data->decimal <= 0 ) {
 800145c:	8803      	ldrh	r3, [r0, #0]
 800145e:	b90b      	cbnz	r3, 8001464 <value_decrease+0x12>
						data->integer = 0;
 8001460:	7003      	strb	r3, [r0, #0]
 8001462:	e7f9      	b.n	8001458 <value_decrease+0x6>
				} else	{
						data->decimal = 90;
 8001464:	235a      	movs	r3, #90	; 0x5a
 8001466:	7043      	strb	r3, [r0, #1]
						data->integer--;
 8001468:	7803      	ldrb	r3, [r0, #0]
 800146a:	3b01      	subs	r3, #1
 800146c:	7003      	strb	r3, [r0, #0]
 800146e:	4770      	bx	lr

08001470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001470:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001472:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <HAL_InitTick+0x3c>)
{
 8001474:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001476:	7818      	ldrb	r0, [r3, #0]
 8001478:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800147c:	fbb3 f3f0 	udiv	r3, r3, r0
 8001480:	4a0b      	ldr	r2, [pc, #44]	; (80014b0 <HAL_InitTick+0x40>)
 8001482:	6810      	ldr	r0, [r2, #0]
 8001484:	fbb0 f0f3 	udiv	r0, r0, r3
 8001488:	f000 f8a0 	bl	80015cc <HAL_SYSTICK_Config>
 800148c:	4604      	mov	r4, r0
 800148e:	b958      	cbnz	r0, 80014a8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001490:	2d0f      	cmp	r5, #15
 8001492:	d809      	bhi.n	80014a8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001494:	4602      	mov	r2, r0
 8001496:	4629      	mov	r1, r5
 8001498:	f04f 30ff 	mov.w	r0, #4294967295
 800149c:	f000 f854 	bl	8001548 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a0:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <HAL_InitTick+0x44>)
 80014a2:	4620      	mov	r0, r4
 80014a4:	601d      	str	r5, [r3, #0]
 80014a6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80014a8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80014aa:	bd38      	pop	{r3, r4, r5, pc}
 80014ac:	20000004 	.word	0x20000004
 80014b0:	20000000 	.word	0x20000000
 80014b4:	20000008 	.word	0x20000008

080014b8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b8:	4a07      	ldr	r2, [pc, #28]	; (80014d8 <HAL_Init+0x20>)
{
 80014ba:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014bc:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014be:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c0:	f043 0310 	orr.w	r3, r3, #16
 80014c4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014c6:	f000 f82d 	bl	8001524 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ca:	2000      	movs	r0, #0
 80014cc:	f7ff ffd0 	bl	8001470 <HAL_InitTick>
  HAL_MspInit();
 80014d0:	f7ff fd96 	bl	8001000 <HAL_MspInit>
}
 80014d4:	2000      	movs	r0, #0
 80014d6:	bd08      	pop	{r3, pc}
 80014d8:	40022000 	.word	0x40022000

080014dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014dc:	4a03      	ldr	r2, [pc, #12]	; (80014ec <HAL_IncTick+0x10>)
 80014de:	4b04      	ldr	r3, [pc, #16]	; (80014f0 <HAL_IncTick+0x14>)
 80014e0:	6811      	ldr	r1, [r2, #0]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	440b      	add	r3, r1
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	200002a8 	.word	0x200002a8
 80014f0:	20000004 	.word	0x20000004

080014f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014f4:	4b01      	ldr	r3, [pc, #4]	; (80014fc <HAL_GetTick+0x8>)
 80014f6:	6818      	ldr	r0, [r3, #0]
}
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	200002a8 	.word	0x200002a8

08001500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001500:	b538      	push	{r3, r4, r5, lr}
 8001502:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001504:	f7ff fff6 	bl	80014f4 <HAL_GetTick>
 8001508:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800150a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800150c:	bf1e      	ittt	ne
 800150e:	4b04      	ldrne	r3, [pc, #16]	; (8001520 <HAL_Delay+0x20>)
 8001510:	781b      	ldrbne	r3, [r3, #0]
 8001512:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001514:	f7ff ffee 	bl	80014f4 <HAL_GetTick>
 8001518:	1b40      	subs	r0, r0, r5
 800151a:	4284      	cmp	r4, r0
 800151c:	d8fa      	bhi.n	8001514 <HAL_Delay+0x14>
  {
  }
}
 800151e:	bd38      	pop	{r3, r4, r5, pc}
 8001520:	20000004 	.word	0x20000004

08001524 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001524:	4a07      	ldr	r2, [pc, #28]	; (8001544 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001526:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001528:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800152a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800152e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001532:	041b      	lsls	r3, r3, #16
 8001534:	0c1b      	lsrs	r3, r3, #16
 8001536:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800153a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800153e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001540:	60d3      	str	r3, [r2, #12]
 8001542:	4770      	bx	lr
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001548:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154a:	b530      	push	{r4, r5, lr}
 800154c:	68dc      	ldr	r4, [r3, #12]
 800154e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001552:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001556:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001558:	2b04      	cmp	r3, #4
 800155a:	bf28      	it	cs
 800155c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800155e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001560:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001564:	bf98      	it	ls
 8001566:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001568:	fa05 f303 	lsl.w	r3, r5, r3
 800156c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001570:	bf88      	it	hi
 8001572:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001574:	4019      	ands	r1, r3
 8001576:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001578:	fa05 f404 	lsl.w	r4, r5, r4
 800157c:	3c01      	subs	r4, #1
 800157e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001580:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001582:	ea42 0201 	orr.w	r2, r2, r1
 8001586:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800158a:	bfa9      	itett	ge
 800158c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001590:	4b06      	ldrlt	r3, [pc, #24]	; (80015ac <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001592:	b2d2      	uxtbge	r2, r2
 8001594:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001598:	bfbb      	ittet	lt
 800159a:	f000 000f 	andlt.w	r0, r0, #15
 800159e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a4:	541a      	strblt	r2, [r3, r0]
 80015a6:	bd30      	pop	{r4, r5, pc}
 80015a8:	e000ed00 	.word	0xe000ed00
 80015ac:	e000ed14 	.word	0xe000ed14

080015b0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80015b0:	2800      	cmp	r0, #0
 80015b2:	db08      	blt.n	80015c6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015b4:	2301      	movs	r3, #1
 80015b6:	0942      	lsrs	r2, r0, #5
 80015b8:	f000 001f 	and.w	r0, r0, #31
 80015bc:	fa03 f000 	lsl.w	r0, r3, r0
 80015c0:	4b01      	ldr	r3, [pc, #4]	; (80015c8 <HAL_NVIC_EnableIRQ+0x18>)
 80015c2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80015c6:	4770      	bx	lr
 80015c8:	e000e100 	.word	0xe000e100

080015cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015cc:	3801      	subs	r0, #1
 80015ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80015d2:	d20a      	bcs.n	80015ea <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d8:	4a06      	ldr	r2, [pc, #24]	; (80015f4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015da:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015dc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015e0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015e2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015e4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80015ea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000e010 	.word	0xe000e010
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015f8:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80015fa:	b330      	cbz	r0, 800164a <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80015fc:	2214      	movs	r2, #20
 80015fe:	6801      	ldr	r1, [r0, #0]
 8001600:	4b13      	ldr	r3, [pc, #76]	; (8001650 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001602:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001604:	440b      	add	r3, r1
 8001606:	fbb3 f3f2 	udiv	r3, r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800160e:	4b11      	ldr	r3, [pc, #68]	; (8001654 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8001610:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8001612:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8001614:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001616:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 800161a:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800161c:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800161e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001622:	4323      	orrs	r3, r4
 8001624:	6904      	ldr	r4, [r0, #16]
 8001626:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001628:	6944      	ldr	r4, [r0, #20]
 800162a:	4323      	orrs	r3, r4
 800162c:	6984      	ldr	r4, [r0, #24]
 800162e:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001630:	69c4      	ldr	r4, [r0, #28]
 8001632:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001634:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001636:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001638:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800163a:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 800163c:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001640:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001642:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8001646:	4618      	mov	r0, r3
 8001648:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800164a:	2001      	movs	r0, #1
}
 800164c:	bd10      	pop	{r4, pc}
 800164e:	bf00      	nop
 8001650:	bffdfff8 	.word	0xbffdfff8
 8001654:	40020000 	.word	0x40020000

08001658 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001658:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800165a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800165e:	2c01      	cmp	r4, #1
 8001660:	d035      	beq.n	80016ce <HAL_DMA_Start_IT+0x76>
 8001662:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001664:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001668:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800166c:	42a5      	cmp	r5, r4
 800166e:	f04f 0600 	mov.w	r6, #0
 8001672:	f04f 0402 	mov.w	r4, #2
 8001676:	d128      	bne.n	80016ca <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001678:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800167c:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800167e:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001680:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001682:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001684:	f026 0601 	bic.w	r6, r6, #1
 8001688:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800168a:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 800168c:	40bd      	lsls	r5, r7
 800168e:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001690:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001692:	6843      	ldr	r3, [r0, #4]
 8001694:	6805      	ldr	r5, [r0, #0]
 8001696:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001698:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800169a:	bf0b      	itete	eq
 800169c:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800169e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80016a0:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80016a2:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80016a4:	b14b      	cbz	r3, 80016ba <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016ac:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80016ae:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016b0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	602b      	str	r3, [r5, #0]
 80016b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016ba:	6823      	ldr	r3, [r4, #0]
 80016bc:	f023 0304 	bic.w	r3, r3, #4
 80016c0:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	f043 030a 	orr.w	r3, r3, #10
 80016c8:	e7f0      	b.n	80016ac <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80016ca:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80016ce:	2002      	movs	r0, #2
}
 80016d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080016d4 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016d4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80016d8:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d003      	beq.n	80016e6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016de:	2304      	movs	r3, #4
 80016e0:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80016e2:	2001      	movs	r0, #1
 80016e4:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016e6:	6803      	ldr	r3, [r0, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	f022 020e 	bic.w	r2, r2, #14
 80016ee:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	f022 0201 	bic.w	r2, r2, #1
 80016f6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80016f8:	4a18      	ldr	r2, [pc, #96]	; (800175c <HAL_DMA_Abort_IT+0x88>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d01f      	beq.n	800173e <HAL_DMA_Abort_IT+0x6a>
 80016fe:	3214      	adds	r2, #20
 8001700:	4293      	cmp	r3, r2
 8001702:	d01e      	beq.n	8001742 <HAL_DMA_Abort_IT+0x6e>
 8001704:	3214      	adds	r2, #20
 8001706:	4293      	cmp	r3, r2
 8001708:	d01d      	beq.n	8001746 <HAL_DMA_Abort_IT+0x72>
 800170a:	3214      	adds	r2, #20
 800170c:	4293      	cmp	r3, r2
 800170e:	d01d      	beq.n	800174c <HAL_DMA_Abort_IT+0x78>
 8001710:	3214      	adds	r2, #20
 8001712:	4293      	cmp	r3, r2
 8001714:	d01d      	beq.n	8001752 <HAL_DMA_Abort_IT+0x7e>
 8001716:	3214      	adds	r2, #20
 8001718:	4293      	cmp	r3, r2
 800171a:	bf0c      	ite	eq
 800171c:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001720:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001724:	4a0e      	ldr	r2, [pc, #56]	; (8001760 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001726:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001728:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800172a:	2301      	movs	r3, #1
 800172c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001730:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001732:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001736:	b17b      	cbz	r3, 8001758 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001738:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800173a:	4620      	mov	r0, r4
 800173c:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800173e:	2301      	movs	r3, #1
 8001740:	e7f0      	b.n	8001724 <HAL_DMA_Abort_IT+0x50>
 8001742:	2310      	movs	r3, #16
 8001744:	e7ee      	b.n	8001724 <HAL_DMA_Abort_IT+0x50>
 8001746:	f44f 7380 	mov.w	r3, #256	; 0x100
 800174a:	e7eb      	b.n	8001724 <HAL_DMA_Abort_IT+0x50>
 800174c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001750:	e7e8      	b.n	8001724 <HAL_DMA_Abort_IT+0x50>
 8001752:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001756:	e7e5      	b.n	8001724 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001758:	4618      	mov	r0, r3
}
 800175a:	bd10      	pop	{r4, pc}
 800175c:	40020008 	.word	0x40020008
 8001760:	40020000 	.word	0x40020000

08001764 <HAL_DMA_IRQHandler>:
{
 8001764:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001766:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001768:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800176a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800176c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800176e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001770:	4095      	lsls	r5, r2
 8001772:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001774:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001776:	d032      	beq.n	80017de <HAL_DMA_IRQHandler+0x7a>
 8001778:	074d      	lsls	r5, r1, #29
 800177a:	d530      	bpl.n	80017de <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001780:	bf5e      	ittt	pl
 8001782:	681a      	ldrpl	r2, [r3, #0]
 8001784:	f022 0204 	bicpl.w	r2, r2, #4
 8001788:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800178a:	4a3e      	ldr	r2, [pc, #248]	; (8001884 <HAL_DMA_IRQHandler+0x120>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d019      	beq.n	80017c4 <HAL_DMA_IRQHandler+0x60>
 8001790:	3214      	adds	r2, #20
 8001792:	4293      	cmp	r3, r2
 8001794:	d018      	beq.n	80017c8 <HAL_DMA_IRQHandler+0x64>
 8001796:	3214      	adds	r2, #20
 8001798:	4293      	cmp	r3, r2
 800179a:	d017      	beq.n	80017cc <HAL_DMA_IRQHandler+0x68>
 800179c:	3214      	adds	r2, #20
 800179e:	4293      	cmp	r3, r2
 80017a0:	d017      	beq.n	80017d2 <HAL_DMA_IRQHandler+0x6e>
 80017a2:	3214      	adds	r2, #20
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d017      	beq.n	80017d8 <HAL_DMA_IRQHandler+0x74>
 80017a8:	3214      	adds	r2, #20
 80017aa:	4293      	cmp	r3, r2
 80017ac:	bf0c      	ite	eq
 80017ae:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80017b2:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80017b6:	4a34      	ldr	r2, [pc, #208]	; (8001888 <HAL_DMA_IRQHandler+0x124>)
 80017b8:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80017ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d05e      	beq.n	800187e <HAL_DMA_IRQHandler+0x11a>
}
 80017c0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80017c2:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80017c4:	2304      	movs	r3, #4
 80017c6:	e7f6      	b.n	80017b6 <HAL_DMA_IRQHandler+0x52>
 80017c8:	2340      	movs	r3, #64	; 0x40
 80017ca:	e7f4      	b.n	80017b6 <HAL_DMA_IRQHandler+0x52>
 80017cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017d0:	e7f1      	b.n	80017b6 <HAL_DMA_IRQHandler+0x52>
 80017d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017d6:	e7ee      	b.n	80017b6 <HAL_DMA_IRQHandler+0x52>
 80017d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80017dc:	e7eb      	b.n	80017b6 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80017de:	2502      	movs	r5, #2
 80017e0:	4095      	lsls	r5, r2
 80017e2:	4225      	tst	r5, r4
 80017e4:	d035      	beq.n	8001852 <HAL_DMA_IRQHandler+0xee>
 80017e6:	078d      	lsls	r5, r1, #30
 80017e8:	d533      	bpl.n	8001852 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	0694      	lsls	r4, r2, #26
 80017ee:	d406      	bmi.n	80017fe <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	f022 020a 	bic.w	r2, r2, #10
 80017f6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80017f8:	2201      	movs	r2, #1
 80017fa:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80017fe:	4a21      	ldr	r2, [pc, #132]	; (8001884 <HAL_DMA_IRQHandler+0x120>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d019      	beq.n	8001838 <HAL_DMA_IRQHandler+0xd4>
 8001804:	3214      	adds	r2, #20
 8001806:	4293      	cmp	r3, r2
 8001808:	d018      	beq.n	800183c <HAL_DMA_IRQHandler+0xd8>
 800180a:	3214      	adds	r2, #20
 800180c:	4293      	cmp	r3, r2
 800180e:	d017      	beq.n	8001840 <HAL_DMA_IRQHandler+0xdc>
 8001810:	3214      	adds	r2, #20
 8001812:	4293      	cmp	r3, r2
 8001814:	d017      	beq.n	8001846 <HAL_DMA_IRQHandler+0xe2>
 8001816:	3214      	adds	r2, #20
 8001818:	4293      	cmp	r3, r2
 800181a:	d017      	beq.n	800184c <HAL_DMA_IRQHandler+0xe8>
 800181c:	3214      	adds	r2, #20
 800181e:	4293      	cmp	r3, r2
 8001820:	bf0c      	ite	eq
 8001822:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001826:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800182a:	4a17      	ldr	r2, [pc, #92]	; (8001888 <HAL_DMA_IRQHandler+0x124>)
 800182c:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800182e:	2300      	movs	r3, #0
 8001830:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001834:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001836:	e7c1      	b.n	80017bc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001838:	2302      	movs	r3, #2
 800183a:	e7f6      	b.n	800182a <HAL_DMA_IRQHandler+0xc6>
 800183c:	2320      	movs	r3, #32
 800183e:	e7f4      	b.n	800182a <HAL_DMA_IRQHandler+0xc6>
 8001840:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001844:	e7f1      	b.n	800182a <HAL_DMA_IRQHandler+0xc6>
 8001846:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800184a:	e7ee      	b.n	800182a <HAL_DMA_IRQHandler+0xc6>
 800184c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001850:	e7eb      	b.n	800182a <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001852:	2508      	movs	r5, #8
 8001854:	4095      	lsls	r5, r2
 8001856:	4225      	tst	r5, r4
 8001858:	d011      	beq.n	800187e <HAL_DMA_IRQHandler+0x11a>
 800185a:	0709      	lsls	r1, r1, #28
 800185c:	d50f      	bpl.n	800187e <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800185e:	6819      	ldr	r1, [r3, #0]
 8001860:	f021 010e 	bic.w	r1, r1, #14
 8001864:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001866:	2301      	movs	r3, #1
 8001868:	fa03 f202 	lsl.w	r2, r3, r2
 800186c:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800186e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001870:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001874:	2300      	movs	r3, #0
 8001876:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800187a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800187c:	e79e      	b.n	80017bc <HAL_DMA_IRQHandler+0x58>
}
 800187e:	bc70      	pop	{r4, r5, r6}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40020008 	.word	0x40020008
 8001888:	40020000 	.word	0x40020000

0800188c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800188c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001890:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8001892:	4626      	mov	r6, r4
 8001894:	4b66      	ldr	r3, [pc, #408]	; (8001a30 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001896:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8001a40 <HAL_GPIO_Init+0x1b4>
 800189a:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8001a44 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800189e:	680a      	ldr	r2, [r1, #0]
 80018a0:	fa32 f506 	lsrs.w	r5, r2, r6
 80018a4:	d102      	bne.n	80018ac <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80018a6:	b003      	add	sp, #12
 80018a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80018ac:	f04f 0801 	mov.w	r8, #1
 80018b0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b4:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80018b8:	4590      	cmp	r8, r2
 80018ba:	d17f      	bne.n	80019bc <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80018bc:	684d      	ldr	r5, [r1, #4]
 80018be:	2d12      	cmp	r5, #18
 80018c0:	f000 80aa 	beq.w	8001a18 <HAL_GPIO_Init+0x18c>
 80018c4:	f200 8083 	bhi.w	80019ce <HAL_GPIO_Init+0x142>
 80018c8:	2d02      	cmp	r5, #2
 80018ca:	f000 80a2 	beq.w	8001a12 <HAL_GPIO_Init+0x186>
 80018ce:	d877      	bhi.n	80019c0 <HAL_GPIO_Init+0x134>
 80018d0:	2d00      	cmp	r5, #0
 80018d2:	f000 8089 	beq.w	80019e8 <HAL_GPIO_Init+0x15c>
 80018d6:	2d01      	cmp	r5, #1
 80018d8:	f000 8099 	beq.w	8001a0e <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018dc:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018e0:	2aff      	cmp	r2, #255	; 0xff
 80018e2:	bf93      	iteet	ls
 80018e4:	4682      	movls	sl, r0
 80018e6:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80018ea:	3d08      	subhi	r5, #8
 80018ec:	f8d0 b000 	ldrls.w	fp, [r0]
 80018f0:	bf92      	itee	ls
 80018f2:	00b5      	lslls	r5, r6, #2
 80018f4:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80018f8:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018fa:	fa09 f805 	lsl.w	r8, r9, r5
 80018fe:	ea2b 0808 	bic.w	r8, fp, r8
 8001902:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001906:	bf88      	it	hi
 8001908:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800190c:	ea48 0505 	orr.w	r5, r8, r5
 8001910:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001914:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001918:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800191c:	d04e      	beq.n	80019bc <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800191e:	4d45      	ldr	r5, [pc, #276]	; (8001a34 <HAL_GPIO_Init+0x1a8>)
 8001920:	4f44      	ldr	r7, [pc, #272]	; (8001a34 <HAL_GPIO_Init+0x1a8>)
 8001922:	69ad      	ldr	r5, [r5, #24]
 8001924:	f026 0803 	bic.w	r8, r6, #3
 8001928:	f045 0501 	orr.w	r5, r5, #1
 800192c:	61bd      	str	r5, [r7, #24]
 800192e:	69bd      	ldr	r5, [r7, #24]
 8001930:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001934:	f005 0501 	and.w	r5, r5, #1
 8001938:	9501      	str	r5, [sp, #4]
 800193a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800193e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001942:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001944:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001948:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800194c:	fa09 f90b 	lsl.w	r9, r9, fp
 8001950:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001954:	4d38      	ldr	r5, [pc, #224]	; (8001a38 <HAL_GPIO_Init+0x1ac>)
 8001956:	42a8      	cmp	r0, r5
 8001958:	d063      	beq.n	8001a22 <HAL_GPIO_Init+0x196>
 800195a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800195e:	42a8      	cmp	r0, r5
 8001960:	d061      	beq.n	8001a26 <HAL_GPIO_Init+0x19a>
 8001962:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001966:	42a8      	cmp	r0, r5
 8001968:	d05f      	beq.n	8001a2a <HAL_GPIO_Init+0x19e>
 800196a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800196e:	42a8      	cmp	r0, r5
 8001970:	bf0c      	ite	eq
 8001972:	2503      	moveq	r5, #3
 8001974:	2504      	movne	r5, #4
 8001976:	fa05 f50b 	lsl.w	r5, r5, fp
 800197a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800197e:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001982:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001984:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001988:	bf14      	ite	ne
 800198a:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800198c:	4395      	biceq	r5, r2
 800198e:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001990:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001992:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001996:	bf14      	ite	ne
 8001998:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800199a:	4395      	biceq	r5, r2
 800199c:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800199e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80019a4:	bf14      	ite	ne
 80019a6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019a8:	4395      	biceq	r5, r2
 80019aa:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80019ac:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019ae:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80019b2:	bf14      	ite	ne
 80019b4:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019b6:	ea25 0202 	biceq.w	r2, r5, r2
 80019ba:	60da      	str	r2, [r3, #12]
	position++;
 80019bc:	3601      	adds	r6, #1
 80019be:	e76e      	b.n	800189e <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80019c0:	2d03      	cmp	r5, #3
 80019c2:	d022      	beq.n	8001a0a <HAL_GPIO_Init+0x17e>
 80019c4:	2d11      	cmp	r5, #17
 80019c6:	d189      	bne.n	80018dc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019c8:	68cc      	ldr	r4, [r1, #12]
 80019ca:	3404      	adds	r4, #4
          break;
 80019cc:	e786      	b.n	80018dc <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80019ce:	4f1b      	ldr	r7, [pc, #108]	; (8001a3c <HAL_GPIO_Init+0x1b0>)
 80019d0:	42bd      	cmp	r5, r7
 80019d2:	d009      	beq.n	80019e8 <HAL_GPIO_Init+0x15c>
 80019d4:	d812      	bhi.n	80019fc <HAL_GPIO_Init+0x170>
 80019d6:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8001a48 <HAL_GPIO_Init+0x1bc>
 80019da:	454d      	cmp	r5, r9
 80019dc:	d004      	beq.n	80019e8 <HAL_GPIO_Init+0x15c>
 80019de:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80019e2:	454d      	cmp	r5, r9
 80019e4:	f47f af7a 	bne.w	80018dc <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019e8:	688c      	ldr	r4, [r1, #8]
 80019ea:	b1c4      	cbz	r4, 8001a1e <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019ec:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80019ee:	bf0c      	ite	eq
 80019f0:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80019f4:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019f8:	2408      	movs	r4, #8
 80019fa:	e76f      	b.n	80018dc <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80019fc:	4575      	cmp	r5, lr
 80019fe:	d0f3      	beq.n	80019e8 <HAL_GPIO_Init+0x15c>
 8001a00:	4565      	cmp	r5, ip
 8001a02:	d0f1      	beq.n	80019e8 <HAL_GPIO_Init+0x15c>
 8001a04:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001a4c <HAL_GPIO_Init+0x1c0>
 8001a08:	e7eb      	b.n	80019e2 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a0a:	2400      	movs	r4, #0
 8001a0c:	e766      	b.n	80018dc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a0e:	68cc      	ldr	r4, [r1, #12]
          break;
 8001a10:	e764      	b.n	80018dc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a12:	68cc      	ldr	r4, [r1, #12]
 8001a14:	3408      	adds	r4, #8
          break;
 8001a16:	e761      	b.n	80018dc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a18:	68cc      	ldr	r4, [r1, #12]
 8001a1a:	340c      	adds	r4, #12
          break;
 8001a1c:	e75e      	b.n	80018dc <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a1e:	2404      	movs	r4, #4
 8001a20:	e75c      	b.n	80018dc <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a22:	2500      	movs	r5, #0
 8001a24:	e7a7      	b.n	8001976 <HAL_GPIO_Init+0xea>
 8001a26:	2501      	movs	r5, #1
 8001a28:	e7a5      	b.n	8001976 <HAL_GPIO_Init+0xea>
 8001a2a:	2502      	movs	r5, #2
 8001a2c:	e7a3      	b.n	8001976 <HAL_GPIO_Init+0xea>
 8001a2e:	bf00      	nop
 8001a30:	40010400 	.word	0x40010400
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010800 	.word	0x40010800
 8001a3c:	10210000 	.word	0x10210000
 8001a40:	10310000 	.word	0x10310000
 8001a44:	10320000 	.word	0x10320000
 8001a48:	10110000 	.word	0x10110000
 8001a4c:	10220000 	.word	0x10220000

08001a50 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a50:	6883      	ldr	r3, [r0, #8]
 8001a52:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001a54:	bf14      	ite	ne
 8001a56:	2001      	movne	r0, #1
 8001a58:	2000      	moveq	r0, #0
 8001a5a:	4770      	bx	lr

08001a5c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a5c:	b10a      	cbz	r2, 8001a62 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a5e:	6101      	str	r1, [r0, #16]
 8001a60:	4770      	bx	lr
 8001a62:	0409      	lsls	r1, r1, #16
 8001a64:	e7fb      	b.n	8001a5e <HAL_GPIO_WritePin+0x2>

08001a66 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a66:	4770      	bx	lr

08001a68 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001a68:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001a6c:	6959      	ldr	r1, [r3, #20]
 8001a6e:	4201      	tst	r1, r0
 8001a70:	d002      	beq.n	8001a78 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a72:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a74:	f7ff fff7 	bl	8001a66 <HAL_GPIO_EXTI_Callback>
 8001a78:	bd08      	pop	{r3, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40010400 	.word	0x40010400

08001a80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a84:	4605      	mov	r5, r0
 8001a86:	b908      	cbnz	r0, 8001a8c <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001a88:	2001      	movs	r0, #1
 8001a8a:	e03c      	b.n	8001b06 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a8c:	6803      	ldr	r3, [r0, #0]
 8001a8e:	07db      	lsls	r3, r3, #31
 8001a90:	d410      	bmi.n	8001ab4 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a92:	682b      	ldr	r3, [r5, #0]
 8001a94:	079f      	lsls	r7, r3, #30
 8001a96:	d45d      	bmi.n	8001b54 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a98:	682b      	ldr	r3, [r5, #0]
 8001a9a:	0719      	lsls	r1, r3, #28
 8001a9c:	f100 8094 	bmi.w	8001bc8 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa0:	682b      	ldr	r3, [r5, #0]
 8001aa2:	075a      	lsls	r2, r3, #29
 8001aa4:	f100 80be 	bmi.w	8001c24 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aa8:	69e8      	ldr	r0, [r5, #28]
 8001aaa:	2800      	cmp	r0, #0
 8001aac:	f040 812c 	bne.w	8001d08 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	e028      	b.n	8001b06 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ab4:	4c8f      	ldr	r4, [pc, #572]	; (8001cf4 <HAL_RCC_OscConfig+0x274>)
 8001ab6:	6863      	ldr	r3, [r4, #4]
 8001ab8:	f003 030c 	and.w	r3, r3, #12
 8001abc:	2b04      	cmp	r3, #4
 8001abe:	d007      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ac0:	6863      	ldr	r3, [r4, #4]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	2b08      	cmp	r3, #8
 8001ac8:	d109      	bne.n	8001ade <HAL_RCC_OscConfig+0x5e>
 8001aca:	6863      	ldr	r3, [r4, #4]
 8001acc:	03de      	lsls	r6, r3, #15
 8001ace:	d506      	bpl.n	8001ade <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ad0:	6823      	ldr	r3, [r4, #0]
 8001ad2:	039c      	lsls	r4, r3, #14
 8001ad4:	d5dd      	bpl.n	8001a92 <HAL_RCC_OscConfig+0x12>
 8001ad6:	686b      	ldr	r3, [r5, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1da      	bne.n	8001a92 <HAL_RCC_OscConfig+0x12>
 8001adc:	e7d4      	b.n	8001a88 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ade:	686b      	ldr	r3, [r5, #4]
 8001ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae4:	d112      	bne.n	8001b0c <HAL_RCC_OscConfig+0x8c>
 8001ae6:	6823      	ldr	r3, [r4, #0]
 8001ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aec:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001aee:	f7ff fd01 	bl	80014f4 <HAL_GetTick>
 8001af2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001af4:	6823      	ldr	r3, [r4, #0]
 8001af6:	0398      	lsls	r0, r3, #14
 8001af8:	d4cb      	bmi.n	8001a92 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afa:	f7ff fcfb 	bl	80014f4 <HAL_GetTick>
 8001afe:	1b80      	subs	r0, r0, r6
 8001b00:	2864      	cmp	r0, #100	; 0x64
 8001b02:	d9f7      	bls.n	8001af4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001b04:	2003      	movs	r0, #3
}
 8001b06:	b002      	add	sp, #8
 8001b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0c:	b99b      	cbnz	r3, 8001b36 <HAL_RCC_OscConfig+0xb6>
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b14:	6023      	str	r3, [r4, #0]
 8001b16:	6823      	ldr	r3, [r4, #0]
 8001b18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b1c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b1e:	f7ff fce9 	bl	80014f4 <HAL_GetTick>
 8001b22:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b24:	6823      	ldr	r3, [r4, #0]
 8001b26:	0399      	lsls	r1, r3, #14
 8001b28:	d5b3      	bpl.n	8001a92 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b2a:	f7ff fce3 	bl	80014f4 <HAL_GetTick>
 8001b2e:	1b80      	subs	r0, r0, r6
 8001b30:	2864      	cmp	r0, #100	; 0x64
 8001b32:	d9f7      	bls.n	8001b24 <HAL_RCC_OscConfig+0xa4>
 8001b34:	e7e6      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b3a:	6823      	ldr	r3, [r4, #0]
 8001b3c:	d103      	bne.n	8001b46 <HAL_RCC_OscConfig+0xc6>
 8001b3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b42:	6023      	str	r3, [r4, #0]
 8001b44:	e7cf      	b.n	8001ae6 <HAL_RCC_OscConfig+0x66>
 8001b46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b4a:	6023      	str	r3, [r4, #0]
 8001b4c:	6823      	ldr	r3, [r4, #0]
 8001b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b52:	e7cb      	b.n	8001aec <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b54:	4c67      	ldr	r4, [pc, #412]	; (8001cf4 <HAL_RCC_OscConfig+0x274>)
 8001b56:	6863      	ldr	r3, [r4, #4]
 8001b58:	f013 0f0c 	tst.w	r3, #12
 8001b5c:	d007      	beq.n	8001b6e <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b5e:	6863      	ldr	r3, [r4, #4]
 8001b60:	f003 030c 	and.w	r3, r3, #12
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	d110      	bne.n	8001b8a <HAL_RCC_OscConfig+0x10a>
 8001b68:	6863      	ldr	r3, [r4, #4]
 8001b6a:	03da      	lsls	r2, r3, #15
 8001b6c:	d40d      	bmi.n	8001b8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b6e:	6823      	ldr	r3, [r4, #0]
 8001b70:	079b      	lsls	r3, r3, #30
 8001b72:	d502      	bpl.n	8001b7a <HAL_RCC_OscConfig+0xfa>
 8001b74:	692b      	ldr	r3, [r5, #16]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d186      	bne.n	8001a88 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7a:	6823      	ldr	r3, [r4, #0]
 8001b7c:	696a      	ldr	r2, [r5, #20]
 8001b7e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b82:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b86:	6023      	str	r3, [r4, #0]
 8001b88:	e786      	b.n	8001a98 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b8a:	692a      	ldr	r2, [r5, #16]
 8001b8c:	4b5a      	ldr	r3, [pc, #360]	; (8001cf8 <HAL_RCC_OscConfig+0x278>)
 8001b8e:	b16a      	cbz	r2, 8001bac <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001b90:	2201      	movs	r2, #1
 8001b92:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b94:	f7ff fcae 	bl	80014f4 <HAL_GetTick>
 8001b98:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	079f      	lsls	r7, r3, #30
 8001b9e:	d4ec      	bmi.n	8001b7a <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba0:	f7ff fca8 	bl	80014f4 <HAL_GetTick>
 8001ba4:	1b80      	subs	r0, r0, r6
 8001ba6:	2802      	cmp	r0, #2
 8001ba8:	d9f7      	bls.n	8001b9a <HAL_RCC_OscConfig+0x11a>
 8001baa:	e7ab      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001bac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001bae:	f7ff fca1 	bl	80014f4 <HAL_GetTick>
 8001bb2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	0798      	lsls	r0, r3, #30
 8001bb8:	f57f af6e 	bpl.w	8001a98 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbc:	f7ff fc9a 	bl	80014f4 <HAL_GetTick>
 8001bc0:	1b80      	subs	r0, r0, r6
 8001bc2:	2802      	cmp	r0, #2
 8001bc4:	d9f6      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x134>
 8001bc6:	e79d      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bc8:	69aa      	ldr	r2, [r5, #24]
 8001bca:	4c4a      	ldr	r4, [pc, #296]	; (8001cf4 <HAL_RCC_OscConfig+0x274>)
 8001bcc:	4b4b      	ldr	r3, [pc, #300]	; (8001cfc <HAL_RCC_OscConfig+0x27c>)
 8001bce:	b1da      	cbz	r2, 8001c08 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001bd4:	f7ff fc8e 	bl	80014f4 <HAL_GetTick>
 8001bd8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001bdc:	079b      	lsls	r3, r3, #30
 8001bde:	d50d      	bpl.n	8001bfc <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001be0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001be4:	4b46      	ldr	r3, [pc, #280]	; (8001d00 <HAL_RCC_OscConfig+0x280>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001bec:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001bee:	bf00      	nop
  }
  while (Delay --);
 8001bf0:	9b01      	ldr	r3, [sp, #4]
 8001bf2:	1e5a      	subs	r2, r3, #1
 8001bf4:	9201      	str	r2, [sp, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f9      	bne.n	8001bee <HAL_RCC_OscConfig+0x16e>
 8001bfa:	e751      	b.n	8001aa0 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bfc:	f7ff fc7a 	bl	80014f4 <HAL_GetTick>
 8001c00:	1b80      	subs	r0, r0, r6
 8001c02:	2802      	cmp	r0, #2
 8001c04:	d9e9      	bls.n	8001bda <HAL_RCC_OscConfig+0x15a>
 8001c06:	e77d      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001c08:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c0a:	f7ff fc73 	bl	80014f4 <HAL_GetTick>
 8001c0e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c12:	079f      	lsls	r7, r3, #30
 8001c14:	f57f af44 	bpl.w	8001aa0 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c18:	f7ff fc6c 	bl	80014f4 <HAL_GetTick>
 8001c1c:	1b80      	subs	r0, r0, r6
 8001c1e:	2802      	cmp	r0, #2
 8001c20:	d9f6      	bls.n	8001c10 <HAL_RCC_OscConfig+0x190>
 8001c22:	e76f      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c24:	4c33      	ldr	r4, [pc, #204]	; (8001cf4 <HAL_RCC_OscConfig+0x274>)
 8001c26:	69e3      	ldr	r3, [r4, #28]
 8001c28:	00d8      	lsls	r0, r3, #3
 8001c2a:	d424      	bmi.n	8001c76 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001c2c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c2e:	69e3      	ldr	r3, [r4, #28]
 8001c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c34:	61e3      	str	r3, [r4, #28]
 8001c36:	69e3      	ldr	r3, [r4, #28]
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c40:	4e30      	ldr	r6, [pc, #192]	; (8001d04 <HAL_RCC_OscConfig+0x284>)
 8001c42:	6833      	ldr	r3, [r6, #0]
 8001c44:	05d9      	lsls	r1, r3, #23
 8001c46:	d518      	bpl.n	8001c7a <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c48:	68eb      	ldr	r3, [r5, #12]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d126      	bne.n	8001c9c <HAL_RCC_OscConfig+0x21c>
 8001c4e:	6a23      	ldr	r3, [r4, #32]
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001c56:	f7ff fc4d 	bl	80014f4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c5a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001c5e:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c60:	6a23      	ldr	r3, [r4, #32]
 8001c62:	079b      	lsls	r3, r3, #30
 8001c64:	d53f      	bpl.n	8001ce6 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8001c66:	2f00      	cmp	r7, #0
 8001c68:	f43f af1e 	beq.w	8001aa8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c6c:	69e3      	ldr	r3, [r4, #28]
 8001c6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c72:	61e3      	str	r3, [r4, #28]
 8001c74:	e718      	b.n	8001aa8 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001c76:	2700      	movs	r7, #0
 8001c78:	e7e2      	b.n	8001c40 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c7a:	6833      	ldr	r3, [r6, #0]
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c80:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001c82:	f7ff fc37 	bl	80014f4 <HAL_GetTick>
 8001c86:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c88:	6833      	ldr	r3, [r6, #0]
 8001c8a:	05da      	lsls	r2, r3, #23
 8001c8c:	d4dc      	bmi.n	8001c48 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c8e:	f7ff fc31 	bl	80014f4 <HAL_GetTick>
 8001c92:	eba0 0008 	sub.w	r0, r0, r8
 8001c96:	2864      	cmp	r0, #100	; 0x64
 8001c98:	d9f6      	bls.n	8001c88 <HAL_RCC_OscConfig+0x208>
 8001c9a:	e733      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c9c:	b9ab      	cbnz	r3, 8001cca <HAL_RCC_OscConfig+0x24a>
 8001c9e:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ca4:	f023 0301 	bic.w	r3, r3, #1
 8001ca8:	6223      	str	r3, [r4, #32]
 8001caa:	6a23      	ldr	r3, [r4, #32]
 8001cac:	f023 0304 	bic.w	r3, r3, #4
 8001cb0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001cb2:	f7ff fc1f 	bl	80014f4 <HAL_GetTick>
 8001cb6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cb8:	6a23      	ldr	r3, [r4, #32]
 8001cba:	0798      	lsls	r0, r3, #30
 8001cbc:	d5d3      	bpl.n	8001c66 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cbe:	f7ff fc19 	bl	80014f4 <HAL_GetTick>
 8001cc2:	1b80      	subs	r0, r0, r6
 8001cc4:	4540      	cmp	r0, r8
 8001cc6:	d9f7      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x238>
 8001cc8:	e71c      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cca:	2b05      	cmp	r3, #5
 8001ccc:	6a23      	ldr	r3, [r4, #32]
 8001cce:	d103      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x258>
 8001cd0:	f043 0304 	orr.w	r3, r3, #4
 8001cd4:	6223      	str	r3, [r4, #32]
 8001cd6:	e7ba      	b.n	8001c4e <HAL_RCC_OscConfig+0x1ce>
 8001cd8:	f023 0301 	bic.w	r3, r3, #1
 8001cdc:	6223      	str	r3, [r4, #32]
 8001cde:	6a23      	ldr	r3, [r4, #32]
 8001ce0:	f023 0304 	bic.w	r3, r3, #4
 8001ce4:	e7b6      	b.n	8001c54 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce6:	f7ff fc05 	bl	80014f4 <HAL_GetTick>
 8001cea:	eba0 0008 	sub.w	r0, r0, r8
 8001cee:	42b0      	cmp	r0, r6
 8001cf0:	d9b6      	bls.n	8001c60 <HAL_RCC_OscConfig+0x1e0>
 8001cf2:	e707      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	42420000 	.word	0x42420000
 8001cfc:	42420480 	.word	0x42420480
 8001d00:	20000000 	.word	0x20000000
 8001d04:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d08:	4b2a      	ldr	r3, [pc, #168]	; (8001db4 <HAL_RCC_OscConfig+0x334>)
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	461c      	mov	r4, r3
 8001d0e:	f002 020c 	and.w	r2, r2, #12
 8001d12:	2a08      	cmp	r2, #8
 8001d14:	d03d      	beq.n	8001d92 <HAL_RCC_OscConfig+0x312>
 8001d16:	2300      	movs	r3, #0
 8001d18:	4e27      	ldr	r6, [pc, #156]	; (8001db8 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d1a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001d1c:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d1e:	d12b      	bne.n	8001d78 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8001d20:	f7ff fbe8 	bl	80014f4 <HAL_GetTick>
 8001d24:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d26:	6823      	ldr	r3, [r4, #0]
 8001d28:	0199      	lsls	r1, r3, #6
 8001d2a:	d41f      	bmi.n	8001d6c <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d2c:	6a2b      	ldr	r3, [r5, #32]
 8001d2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d32:	d105      	bne.n	8001d40 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d34:	6862      	ldr	r2, [r4, #4]
 8001d36:	68a9      	ldr	r1, [r5, #8]
 8001d38:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d40:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001d42:	6862      	ldr	r2, [r4, #4]
 8001d44:	430b      	orrs	r3, r1
 8001d46:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d4e:	2301      	movs	r3, #1
 8001d50:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001d52:	f7ff fbcf 	bl	80014f4 <HAL_GetTick>
 8001d56:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d58:	6823      	ldr	r3, [r4, #0]
 8001d5a:	019a      	lsls	r2, r3, #6
 8001d5c:	f53f aea8 	bmi.w	8001ab0 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d60:	f7ff fbc8 	bl	80014f4 <HAL_GetTick>
 8001d64:	1b40      	subs	r0, r0, r5
 8001d66:	2802      	cmp	r0, #2
 8001d68:	d9f6      	bls.n	8001d58 <HAL_RCC_OscConfig+0x2d8>
 8001d6a:	e6cb      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6c:	f7ff fbc2 	bl	80014f4 <HAL_GetTick>
 8001d70:	1bc0      	subs	r0, r0, r7
 8001d72:	2802      	cmp	r0, #2
 8001d74:	d9d7      	bls.n	8001d26 <HAL_RCC_OscConfig+0x2a6>
 8001d76:	e6c5      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001d78:	f7ff fbbc 	bl	80014f4 <HAL_GetTick>
 8001d7c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d7e:	6823      	ldr	r3, [r4, #0]
 8001d80:	019b      	lsls	r3, r3, #6
 8001d82:	f57f ae95 	bpl.w	8001ab0 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d86:	f7ff fbb5 	bl	80014f4 <HAL_GetTick>
 8001d8a:	1b40      	subs	r0, r0, r5
 8001d8c:	2802      	cmp	r0, #2
 8001d8e:	d9f6      	bls.n	8001d7e <HAL_RCC_OscConfig+0x2fe>
 8001d90:	e6b8      	b.n	8001b04 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d92:	2801      	cmp	r0, #1
 8001d94:	f43f aeb7 	beq.w	8001b06 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001d98:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9a:	6a2b      	ldr	r3, [r5, #32]
 8001d9c:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001da0:	429a      	cmp	r2, r3
 8001da2:	f47f ae71 	bne.w	8001a88 <HAL_RCC_OscConfig+0x8>
 8001da6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001da8:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001dac:	1ac0      	subs	r0, r0, r3
 8001dae:	bf18      	it	ne
 8001db0:	2001      	movne	r0, #1
 8001db2:	e6a8      	b.n	8001b06 <HAL_RCC_OscConfig+0x86>
 8001db4:	40021000 	.word	0x40021000
 8001db8:	42420060 	.word	0x42420060

08001dbc <HAL_RCC_GetSysClockFreq>:
{
 8001dbc:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001dbe:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001dc0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001dc2:	ac02      	add	r4, sp, #8
 8001dc4:	f103 0510 	add.w	r5, r3, #16
 8001dc8:	4622      	mov	r2, r4
 8001dca:	6818      	ldr	r0, [r3, #0]
 8001dcc:	6859      	ldr	r1, [r3, #4]
 8001dce:	3308      	adds	r3, #8
 8001dd0:	c203      	stmia	r2!, {r0, r1}
 8001dd2:	42ab      	cmp	r3, r5
 8001dd4:	4614      	mov	r4, r2
 8001dd6:	d1f7      	bne.n	8001dc8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001dd8:	2301      	movs	r3, #1
 8001dda:	f88d 3004 	strb.w	r3, [sp, #4]
 8001dde:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001de0:	4911      	ldr	r1, [pc, #68]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001de2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001de6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001de8:	f003 020c 	and.w	r2, r3, #12
 8001dec:	2a08      	cmp	r2, #8
 8001dee:	d117      	bne.n	8001e20 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001df0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001df4:	a806      	add	r0, sp, #24
 8001df6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001df8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dfa:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dfe:	d50c      	bpl.n	8001e1a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e00:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e02:	480a      	ldr	r0, [pc, #40]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e04:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e08:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e0a:	aa06      	add	r2, sp, #24
 8001e0c:	4413      	add	r3, r2
 8001e0e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e12:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001e16:	b007      	add	sp, #28
 8001e18:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e1a:	4805      	ldr	r0, [pc, #20]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x74>)
 8001e1c:	4350      	muls	r0, r2
 8001e1e:	e7fa      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001e20:	4802      	ldr	r0, [pc, #8]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001e22:	e7f8      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x5a>
 8001e24:	0800324c 	.word	0x0800324c
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	007a1200 	.word	0x007a1200
 8001e30:	003d0900 	.word	0x003d0900

08001e34 <HAL_RCC_ClockConfig>:
{
 8001e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e38:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001e3a:	4604      	mov	r4, r0
 8001e3c:	b910      	cbnz	r0, 8001e44 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001e3e:	2001      	movs	r0, #1
 8001e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e44:	4a45      	ldr	r2, [pc, #276]	; (8001f5c <HAL_RCC_ClockConfig+0x128>)
 8001e46:	6813      	ldr	r3, [r2, #0]
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	428b      	cmp	r3, r1
 8001e4e:	d329      	bcc.n	8001ea4 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e50:	6821      	ldr	r1, [r4, #0]
 8001e52:	078e      	lsls	r6, r1, #30
 8001e54:	d431      	bmi.n	8001eba <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e56:	07ca      	lsls	r2, r1, #31
 8001e58:	d444      	bmi.n	8001ee4 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e5a:	4a40      	ldr	r2, [pc, #256]	; (8001f5c <HAL_RCC_ClockConfig+0x128>)
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	429d      	cmp	r5, r3
 8001e64:	d367      	bcc.n	8001f36 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e66:	6822      	ldr	r2, [r4, #0]
 8001e68:	4d3d      	ldr	r5, [pc, #244]	; (8001f60 <HAL_RCC_ClockConfig+0x12c>)
 8001e6a:	f012 0f04 	tst.w	r2, #4
 8001e6e:	d16e      	bne.n	8001f4e <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e70:	0713      	lsls	r3, r2, #28
 8001e72:	d506      	bpl.n	8001e82 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e74:	686b      	ldr	r3, [r5, #4]
 8001e76:	6922      	ldr	r2, [r4, #16]
 8001e78:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001e7c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e80:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e82:	f7ff ff9b 	bl	8001dbc <HAL_RCC_GetSysClockFreq>
 8001e86:	686b      	ldr	r3, [r5, #4]
 8001e88:	4a36      	ldr	r2, [pc, #216]	; (8001f64 <HAL_RCC_ClockConfig+0x130>)
 8001e8a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e8e:	5cd3      	ldrb	r3, [r2, r3]
 8001e90:	40d8      	lsrs	r0, r3
 8001e92:	4b35      	ldr	r3, [pc, #212]	; (8001f68 <HAL_RCC_ClockConfig+0x134>)
 8001e94:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001e96:	4b35      	ldr	r3, [pc, #212]	; (8001f6c <HAL_RCC_ClockConfig+0x138>)
 8001e98:	6818      	ldr	r0, [r3, #0]
 8001e9a:	f7ff fae9 	bl	8001470 <HAL_InitTick>
  return HAL_OK;
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea4:	6813      	ldr	r3, [r2, #0]
 8001ea6:	f023 0307 	bic.w	r3, r3, #7
 8001eaa:	430b      	orrs	r3, r1
 8001eac:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eae:	6813      	ldr	r3, [r2, #0]
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	4299      	cmp	r1, r3
 8001eb6:	d1c2      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xa>
 8001eb8:	e7ca      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1c>
 8001eba:	4b29      	ldr	r3, [pc, #164]	; (8001f60 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ebc:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ec0:	bf1e      	ittt	ne
 8001ec2:	685a      	ldrne	r2, [r3, #4]
 8001ec4:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001ec8:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eca:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ecc:	bf42      	ittt	mi
 8001ece:	685a      	ldrmi	r2, [r3, #4]
 8001ed0:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001ed4:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	68a0      	ldr	r0, [r4, #8]
 8001eda:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001ede:	4302      	orrs	r2, r0
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	e7b8      	b.n	8001e56 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee4:	6862      	ldr	r2, [r4, #4]
 8001ee6:	4e1e      	ldr	r6, [pc, #120]	; (8001f60 <HAL_RCC_ClockConfig+0x12c>)
 8001ee8:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eec:	d11b      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef2:	d0a4      	beq.n	8001e3e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ef4:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001efa:	f023 0303 	bic.w	r3, r3, #3
 8001efe:	4313      	orrs	r3, r2
 8001f00:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001f02:	f7ff faf7 	bl	80014f4 <HAL_GetTick>
 8001f06:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f08:	6873      	ldr	r3, [r6, #4]
 8001f0a:	6862      	ldr	r2, [r4, #4]
 8001f0c:	f003 030c 	and.w	r3, r3, #12
 8001f10:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001f14:	d0a1      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f16:	f7ff faed 	bl	80014f4 <HAL_GetTick>
 8001f1a:	1bc0      	subs	r0, r0, r7
 8001f1c:	4540      	cmp	r0, r8
 8001f1e:	d9f3      	bls.n	8001f08 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001f20:	2003      	movs	r0, #3
}
 8001f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f26:	2a02      	cmp	r2, #2
 8001f28:	d102      	bne.n	8001f30 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f2a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f2e:	e7e0      	b.n	8001ef2 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f30:	f013 0f02 	tst.w	r3, #2
 8001f34:	e7dd      	b.n	8001ef2 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f36:	6813      	ldr	r3, [r2, #0]
 8001f38:	f023 0307 	bic.w	r3, r3, #7
 8001f3c:	432b      	orrs	r3, r5
 8001f3e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f40:	6813      	ldr	r3, [r2, #0]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	429d      	cmp	r5, r3
 8001f48:	f47f af79 	bne.w	8001e3e <HAL_RCC_ClockConfig+0xa>
 8001f4c:	e78b      	b.n	8001e66 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f4e:	686b      	ldr	r3, [r5, #4]
 8001f50:	68e1      	ldr	r1, [r4, #12]
 8001f52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f56:	430b      	orrs	r3, r1
 8001f58:	606b      	str	r3, [r5, #4]
 8001f5a:	e789      	b.n	8001e70 <HAL_RCC_ClockConfig+0x3c>
 8001f5c:	40022000 	.word	0x40022000
 8001f60:	40021000 	.word	0x40021000
 8001f64:	080032a3 	.word	0x080032a3
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	20000008 	.word	0x20000008

08001f70 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001f72:	4a05      	ldr	r2, [pc, #20]	; (8001f88 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001f7a:	5cd3      	ldrb	r3, [r2, r3]
 8001f7c:	4a03      	ldr	r2, [pc, #12]	; (8001f8c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f7e:	6810      	ldr	r0, [r2, #0]
}
 8001f80:	40d8      	lsrs	r0, r3
 8001f82:	4770      	bx	lr
 8001f84:	40021000 	.word	0x40021000
 8001f88:	080032b3 	.word	0x080032b3
 8001f8c:	20000000 	.word	0x20000000

08001f90 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f92:	4a05      	ldr	r2, [pc, #20]	; (8001fa8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001f9a:	5cd3      	ldrb	r3, [r2, r3]
 8001f9c:	4a03      	ldr	r2, [pc, #12]	; (8001fac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f9e:	6810      	ldr	r0, [r2, #0]
}
 8001fa0:	40d8      	lsrs	r0, r3
 8001fa2:	4770      	bx	lr
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	080032b3 	.word	0x080032b3
 8001fac:	20000000 	.word	0x20000000

08001fb0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fb0:	6a03      	ldr	r3, [r0, #32]
{
 8001fb2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fb4:	f023 0301 	bic.w	r3, r3, #1
 8001fb8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fba:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fbc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fbe:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fc0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001fc2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001fc6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001fc8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001fca:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001fce:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001fd0:	4d0a      	ldr	r5, [pc, #40]	; (8001ffc <TIM_OC1_SetConfig+0x4c>)
 8001fd2:	42a8      	cmp	r0, r5
 8001fd4:	d10b      	bne.n	8001fee <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001fd6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001fd8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001fdc:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fde:	698e      	ldr	r6, [r1, #24]
 8001fe0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001fe2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fe6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001fe8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fec:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fee:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ff0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001ff2:	684a      	ldr	r2, [r1, #4]
 8001ff4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ff6:	6203      	str	r3, [r0, #32]
 8001ff8:	bd70      	pop	{r4, r5, r6, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40012c00 	.word	0x40012c00

08002000 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002000:	6a03      	ldr	r3, [r0, #32]
{
 8002002:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002004:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002008:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800200a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800200c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800200e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002010:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002012:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002016:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002018:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800201a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800201e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002022:	4d0b      	ldr	r5, [pc, #44]	; (8002050 <TIM_OC3_SetConfig+0x50>)
 8002024:	42a8      	cmp	r0, r5
 8002026:	d10d      	bne.n	8002044 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002028:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800202a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800202e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002032:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002034:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002036:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800203a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800203c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002040:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002044:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002046:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002048:	684a      	ldr	r2, [r1, #4]
 800204a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800204c:	6203      	str	r3, [r0, #32]
 800204e:	bd70      	pop	{r4, r5, r6, pc}
 8002050:	40012c00 	.word	0x40012c00

08002054 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002054:	6a03      	ldr	r3, [r0, #32]
{
 8002056:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002058:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800205c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800205e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002060:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002062:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002064:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002066:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800206a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800206e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002070:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002074:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002078:	4d06      	ldr	r5, [pc, #24]	; (8002094 <TIM_OC4_SetConfig+0x40>)
 800207a:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800207c:	bf02      	ittt	eq
 800207e:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002080:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002084:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002088:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800208a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800208c:	684a      	ldr	r2, [r1, #4]
 800208e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002090:	6203      	str	r3, [r0, #32]
 8002092:	bd30      	pop	{r4, r5, pc}
 8002094:	40012c00 	.word	0x40012c00

08002098 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8002098:	2302      	movs	r3, #2
 800209a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800209e:	6803      	ldr	r3, [r0, #0]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020a6:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80020a8:	bf1e      	ittt	ne
 80020aa:	681a      	ldrne	r2, [r3, #0]
 80020ac:	f042 0201 	orrne.w	r2, r2, #1
 80020b0:	601a      	strne	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80020b2:	2301      	movs	r3, #1
 80020b4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80020b8:	2000      	movs	r0, #0
 80020ba:	4770      	bx	lr

080020bc <HAL_TIM_PWM_MspInit>:
 80020bc:	4770      	bx	lr

080020be <HAL_TIM_PWM_PulseFinishedCallback>:
 80020be:	4770      	bx	lr

080020c0 <TIM_DMADelayPulseCplt>:
  htim->State = HAL_TIM_STATE_READY;
 80020c0:	2301      	movs	r3, #1
{
 80020c2:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020c4:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80020c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 80020c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80020cc:	4290      	cmp	r0, r2
 80020ce:	d106      	bne.n	80020de <TIM_DMADelayPulseCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020d0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d2:	4620      	mov	r0, r4
 80020d4:	f7ff fff3 	bl	80020be <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d8:	2300      	movs	r3, #0
 80020da:	7723      	strb	r3, [r4, #28]
 80020dc:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80020de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80020e0:	4298      	cmp	r0, r3
 80020e2:	d101      	bne.n	80020e8 <TIM_DMADelayPulseCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020e4:	2302      	movs	r3, #2
 80020e6:	e7f3      	b.n	80020d0 <TIM_DMADelayPulseCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80020e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80020ea:	4298      	cmp	r0, r3
 80020ec:	d101      	bne.n	80020f2 <TIM_DMADelayPulseCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020ee:	2304      	movs	r3, #4
 80020f0:	e7ee      	b.n	80020d0 <TIM_DMADelayPulseCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80020f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80020f4:	4298      	cmp	r0, r3
 80020f6:	d1ec      	bne.n	80020d2 <TIM_DMADelayPulseCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020f8:	2308      	movs	r3, #8
 80020fa:	e7e9      	b.n	80020d0 <TIM_DMADelayPulseCplt+0x10>

080020fc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
 80020fc:	4770      	bx	lr

080020fe <TIM_DMADelayPulseHalfCplt>:
  htim->State = HAL_TIM_STATE_READY;
 80020fe:	2301      	movs	r3, #1
{
 8002100:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002102:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002104:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 8002106:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800210a:	4290      	cmp	r0, r2
 800210c:	d106      	bne.n	800211c <TIM_DMADelayPulseHalfCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800210e:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002110:	4620      	mov	r0, r4
 8002112:	f7ff fff3 	bl	80020fc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002116:	2300      	movs	r3, #0
 8002118:	7723      	strb	r3, [r4, #28]
 800211a:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800211c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800211e:	4298      	cmp	r0, r3
 8002120:	d101      	bne.n	8002126 <TIM_DMADelayPulseHalfCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002122:	2302      	movs	r3, #2
 8002124:	e7f3      	b.n	800210e <TIM_DMADelayPulseHalfCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002126:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002128:	4298      	cmp	r0, r3
 800212a:	d101      	bne.n	8002130 <TIM_DMADelayPulseHalfCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800212c:	2304      	movs	r3, #4
 800212e:	e7ee      	b.n	800210e <TIM_DMADelayPulseHalfCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002130:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002132:	4298      	cmp	r0, r3
 8002134:	d1ec      	bne.n	8002110 <TIM_DMADelayPulseHalfCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002136:	2308      	movs	r3, #8
 8002138:	e7e9      	b.n	800210e <TIM_DMADelayPulseHalfCplt+0x10>

0800213a <HAL_TIM_ErrorCallback>:
{
 800213a:	4770      	bx	lr

0800213c <TIM_DMAError>:
{
 800213c:	b508      	push	{r3, lr}
  htim->State = HAL_TIM_STATE_READY;
 800213e:	2301      	movs	r3, #1
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002140:	6a40      	ldr	r0, [r0, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 8002142:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 8002146:	f7ff fff8 	bl	800213a <HAL_TIM_ErrorCallback>
 800214a:	bd08      	pop	{r3, pc}

0800214c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800214c:	4a1a      	ldr	r2, [pc, #104]	; (80021b8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800214e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002150:	4290      	cmp	r0, r2
 8002152:	d00a      	beq.n	800216a <TIM_Base_SetConfig+0x1e>
 8002154:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002158:	d007      	beq.n	800216a <TIM_Base_SetConfig+0x1e>
 800215a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800215e:	4290      	cmp	r0, r2
 8002160:	d003      	beq.n	800216a <TIM_Base_SetConfig+0x1e>
 8002162:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002166:	4290      	cmp	r0, r2
 8002168:	d115      	bne.n	8002196 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800216a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800216c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002170:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002172:	4a11      	ldr	r2, [pc, #68]	; (80021b8 <TIM_Base_SetConfig+0x6c>)
 8002174:	4290      	cmp	r0, r2
 8002176:	d00a      	beq.n	800218e <TIM_Base_SetConfig+0x42>
 8002178:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800217c:	d007      	beq.n	800218e <TIM_Base_SetConfig+0x42>
 800217e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002182:	4290      	cmp	r0, r2
 8002184:	d003      	beq.n	800218e <TIM_Base_SetConfig+0x42>
 8002186:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800218a:	4290      	cmp	r0, r2
 800218c:	d103      	bne.n	8002196 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800218e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002190:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002194:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002196:	694a      	ldr	r2, [r1, #20]
 8002198:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800219c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800219e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021a0:	688b      	ldr	r3, [r1, #8]
 80021a2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80021a4:	680b      	ldr	r3, [r1, #0]
 80021a6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <TIM_Base_SetConfig+0x6c>)
 80021aa:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80021ac:	bf04      	itt	eq
 80021ae:	690b      	ldreq	r3, [r1, #16]
 80021b0:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80021b2:	2301      	movs	r3, #1
 80021b4:	6143      	str	r3, [r0, #20]
 80021b6:	4770      	bx	lr
 80021b8:	40012c00 	.word	0x40012c00

080021bc <HAL_TIM_Base_Init>:
{
 80021bc:	b510      	push	{r4, lr}
  if (htim == NULL)
 80021be:	4604      	mov	r4, r0
 80021c0:	b1a0      	cbz	r0, 80021ec <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80021c2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80021c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021ca:	b91b      	cbnz	r3, 80021d4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80021cc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80021d0:	f7fe ffce 	bl	8001170 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80021d4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021d6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80021d8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021dc:	1d21      	adds	r1, r4, #4
 80021de:	f7ff ffb5 	bl	800214c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80021e2:	2301      	movs	r3, #1
  return HAL_OK;
 80021e4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80021e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80021ea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80021ec:	2001      	movs	r0, #1
}
 80021ee:	bd10      	pop	{r4, pc}

080021f0 <HAL_TIM_PWM_Init>:
{
 80021f0:	b510      	push	{r4, lr}
  if (htim == NULL)
 80021f2:	4604      	mov	r4, r0
 80021f4:	b1a0      	cbz	r0, 8002220 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80021f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80021fa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021fe:	b91b      	cbnz	r3, 8002208 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002200:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002204:	f7ff ff5a 	bl	80020bc <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002208:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800220a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800220c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002210:	1d21      	adds	r1, r4, #4
 8002212:	f7ff ff9b 	bl	800214c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002216:	2301      	movs	r3, #1
  return HAL_OK;
 8002218:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800221a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800221e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002220:	2001      	movs	r0, #1
}
 8002222:	bd10      	pop	{r4, pc}

08002224 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002224:	6a03      	ldr	r3, [r0, #32]
{
 8002226:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002228:	f023 0310 	bic.w	r3, r3, #16
 800222c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800222e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002230:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002232:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002234:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002236:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800223a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800223e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002240:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002244:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002248:	4d0b      	ldr	r5, [pc, #44]	; (8002278 <TIM_OC2_SetConfig+0x54>)
 800224a:	42a8      	cmp	r0, r5
 800224c:	d10d      	bne.n	800226a <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800224e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002250:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002254:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002258:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800225a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800225c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002260:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002262:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002266:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800226a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800226c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800226e:	684a      	ldr	r2, [r1, #4]
 8002270:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002272:	6203      	str	r3, [r0, #32]
 8002274:	bd70      	pop	{r4, r5, r6, pc}
 8002276:	bf00      	nop
 8002278:	40012c00 	.word	0x40012c00

0800227c <HAL_TIM_PWM_ConfigChannel>:
{
 800227c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800227e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002282:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002284:	2b01      	cmp	r3, #1
 8002286:	f04f 0002 	mov.w	r0, #2
 800228a:	d025      	beq.n	80022d8 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800228c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800228e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002292:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002296:	2a0c      	cmp	r2, #12
 8002298:	d818      	bhi.n	80022cc <HAL_TIM_PWM_ConfigChannel+0x50>
 800229a:	e8df f002 	tbb	[pc, r2]
 800229e:	1707      	.short	0x1707
 80022a0:	171e1717 	.word	0x171e1717
 80022a4:	172f1717 	.word	0x172f1717
 80022a8:	1717      	.short	0x1717
 80022aa:	40          	.byte	0x40
 80022ab:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022ac:	6820      	ldr	r0, [r4, #0]
 80022ae:	f7ff fe7f 	bl	8001fb0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022b2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022b4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022b6:	699a      	ldr	r2, [r3, #24]
 80022b8:	f042 0208 	orr.w	r2, r2, #8
 80022bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80022be:	699a      	ldr	r2, [r3, #24]
 80022c0:	f022 0204 	bic.w	r2, r2, #4
 80022c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022c6:	699a      	ldr	r2, [r3, #24]
 80022c8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022ca:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80022cc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80022ce:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80022d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80022d4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80022d8:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80022da:	6820      	ldr	r0, [r4, #0]
 80022dc:	f7ff ffa2 	bl	8002224 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022e0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022e2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022e4:	699a      	ldr	r2, [r3, #24]
 80022e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80022ec:	699a      	ldr	r2, [r3, #24]
 80022ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022f4:	699a      	ldr	r2, [r3, #24]
 80022f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022fa:	e7e6      	b.n	80022ca <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022fc:	6820      	ldr	r0, [r4, #0]
 80022fe:	f7ff fe7f 	bl	8002000 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002302:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002304:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002306:	69da      	ldr	r2, [r3, #28]
 8002308:	f042 0208 	orr.w	r2, r2, #8
 800230c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800230e:	69da      	ldr	r2, [r3, #28]
 8002310:	f022 0204 	bic.w	r2, r2, #4
 8002314:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002316:	69da      	ldr	r2, [r3, #28]
 8002318:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800231a:	61da      	str	r2, [r3, #28]
      break;
 800231c:	e7d6      	b.n	80022cc <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800231e:	6820      	ldr	r0, [r4, #0]
 8002320:	f7ff fe98 	bl	8002054 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002324:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002326:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002328:	69da      	ldr	r2, [r3, #28]
 800232a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800232e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002330:	69da      	ldr	r2, [r3, #28]
 8002332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002336:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002338:	69da      	ldr	r2, [r3, #28]
 800233a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800233e:	e7ec      	b.n	800231a <HAL_TIM_PWM_ConfigChannel+0x9e>

08002340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002340:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002342:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002344:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002346:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800234a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800234e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002350:	6083      	str	r3, [r0, #8]
 8002352:	bd10      	pop	{r4, pc}

08002354 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002354:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002358:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800235a:	2b01      	cmp	r3, #1
{
 800235c:	4604      	mov	r4, r0
 800235e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002362:	d019      	beq.n	8002398 <HAL_TIM_ConfigClockSource+0x44>
 8002364:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002366:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800236a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800236c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002370:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002372:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002376:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800237a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800237c:	680b      	ldr	r3, [r1, #0]
 800237e:	2b40      	cmp	r3, #64	; 0x40
 8002380:	d065      	beq.n	800244e <HAL_TIM_ConfigClockSource+0xfa>
 8002382:	d815      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x5c>
 8002384:	2b10      	cmp	r3, #16
 8002386:	d00c      	beq.n	80023a2 <HAL_TIM_ConfigClockSource+0x4e>
 8002388:	d807      	bhi.n	800239a <HAL_TIM_ConfigClockSource+0x46>
 800238a:	b153      	cbz	r3, 80023a2 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 800238c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800238e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002390:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002394:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002398:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800239a:	2b20      	cmp	r3, #32
 800239c:	d001      	beq.n	80023a2 <HAL_TIM_ConfigClockSource+0x4e>
 800239e:	2b30      	cmp	r3, #48	; 0x30
 80023a0:	d1f4      	bne.n	800238c <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80023a2:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023a4:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80023a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023ac:	4313      	orrs	r3, r2
 80023ae:	e01a      	b.n	80023e6 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80023b0:	2b60      	cmp	r3, #96	; 0x60
 80023b2:	d034      	beq.n	800241e <HAL_TIM_ConfigClockSource+0xca>
 80023b4:	d819      	bhi.n	80023ea <HAL_TIM_ConfigClockSource+0x96>
 80023b6:	2b50      	cmp	r3, #80	; 0x50
 80023b8:	d1e8      	bne.n	800238c <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023ba:	684a      	ldr	r2, [r1, #4]
 80023bc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80023be:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023c0:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023c2:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023c6:	f025 0501 	bic.w	r5, r5, #1
 80023ca:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023cc:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80023ce:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023d4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80023d8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80023da:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80023dc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80023de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023e2:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80023e6:	6083      	str	r3, [r0, #8]
 80023e8:	e7d0      	b.n	800238c <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 80023ea:	2b70      	cmp	r3, #112	; 0x70
 80023ec:	d00c      	beq.n	8002408 <HAL_TIM_ConfigClockSource+0xb4>
 80023ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023f2:	d1cb      	bne.n	800238c <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 80023f4:	68cb      	ldr	r3, [r1, #12]
 80023f6:	684a      	ldr	r2, [r1, #4]
 80023f8:	6889      	ldr	r1, [r1, #8]
 80023fa:	f7ff ffa1 	bl	8002340 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023fe:	6822      	ldr	r2, [r4, #0]
 8002400:	6893      	ldr	r3, [r2, #8]
 8002402:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002406:	e008      	b.n	800241a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002408:	68cb      	ldr	r3, [r1, #12]
 800240a:	684a      	ldr	r2, [r1, #4]
 800240c:	6889      	ldr	r1, [r1, #8]
 800240e:	f7ff ff97 	bl	8002340 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002412:	6822      	ldr	r2, [r4, #0]
 8002414:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002416:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800241a:	6093      	str	r3, [r2, #8]
      break;
 800241c:	e7b6      	b.n	800238c <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800241e:	684d      	ldr	r5, [r1, #4]
 8002420:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002422:	6a01      	ldr	r1, [r0, #32]
 8002424:	f021 0110 	bic.w	r1, r1, #16
 8002428:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800242a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800242c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800242e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002432:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002436:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800243a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800243e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002440:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002442:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002448:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800244c:	e7cb      	b.n	80023e6 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800244e:	684a      	ldr	r2, [r1, #4]
 8002450:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002452:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002454:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002456:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800245a:	f025 0501 	bic.w	r5, r5, #1
 800245e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002460:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8002462:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002464:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002468:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800246c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800246e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002470:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002476:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 800247a:	e7b4      	b.n	80023e6 <HAL_TIM_ConfigClockSource+0x92>

0800247c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800247c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800247e:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002480:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002482:	f001 011f 	and.w	r1, r1, #31
 8002486:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002488:	ea23 0304 	bic.w	r3, r3, r4
 800248c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800248e:	6a03      	ldr	r3, [r0, #32]
 8002490:	408a      	lsls	r2, r1
 8002492:	431a      	orrs	r2, r3
 8002494:	6202      	str	r2, [r0, #32]
 8002496:	bd10      	pop	{r4, pc}

08002498 <HAL_TIM_PWM_Start_DMA>:
{
 8002498:	b538      	push	{r3, r4, r5, lr}
 800249a:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_BUSY)
 800249c:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
{
 80024a0:	460d      	mov	r5, r1
  if (htim->State == HAL_TIM_STATE_BUSY)
 80024a2:	b2c0      	uxtb	r0, r0
 80024a4:	2802      	cmp	r0, #2
{
 80024a6:	4611      	mov	r1, r2
  if (htim->State == HAL_TIM_STATE_BUSY)
 80024a8:	d03e      	beq.n	8002528 <HAL_TIM_PWM_Start_DMA+0x90>
  else if (htim->State == HAL_TIM_STATE_READY)
 80024aa:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80024ae:	2a01      	cmp	r2, #1
 80024b0:	d106      	bne.n	80024c0 <HAL_TIM_PWM_Start_DMA+0x28>
    if ((pData == NULL) && (Length > 0U))
 80024b2:	b911      	cbnz	r1, 80024ba <HAL_TIM_PWM_Start_DMA+0x22>
 80024b4:	b10b      	cbz	r3, 80024ba <HAL_TIM_PWM_Start_DMA+0x22>
      return HAL_ERROR;
 80024b6:	2001      	movs	r0, #1
 80024b8:	bd38      	pop	{r3, r4, r5, pc}
      htim->State = HAL_TIM_STATE_BUSY;
 80024ba:	2202      	movs	r2, #2
 80024bc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  switch (Channel)
 80024c0:	2d0c      	cmp	r5, #12
 80024c2:	d81a      	bhi.n	80024fa <HAL_TIM_PWM_Start_DMA+0x62>
 80024c4:	e8df f005 	tbb	[pc, r5]
 80024c8:	19191907 	.word	0x19191907
 80024cc:	19191931 	.word	0x19191931
 80024d0:	19191943 	.word	0x19191943
 80024d4:	55          	.byte	0x55
 80024d5:	00          	.byte	0x00
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80024d8:	4a2f      	ldr	r2, [pc, #188]	; (8002598 <HAL_TIM_PWM_Start_DMA+0x100>)
 80024da:	6282      	str	r2, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024dc:	4a2f      	ldr	r2, [pc, #188]	; (800259c <HAL_TIM_PWM_Start_DMA+0x104>)
 80024de:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80024e0:	4a2f      	ldr	r2, [pc, #188]	; (80025a0 <HAL_TIM_PWM_Start_DMA+0x108>)
 80024e2:	6302      	str	r2, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80024e4:	6822      	ldr	r2, [r4, #0]
 80024e6:	3234      	adds	r2, #52	; 0x34
 80024e8:	f7ff f8b6 	bl	8001658 <HAL_DMA_Start_IT>
 80024ec:	2800      	cmp	r0, #0
 80024ee:	d1e2      	bne.n	80024b6 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80024f0:	6822      	ldr	r2, [r4, #0]
 80024f2:	68d3      	ldr	r3, [r2, #12]
 80024f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80024f8:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024fa:	2201      	movs	r2, #1
 80024fc:	6820      	ldr	r0, [r4, #0]
 80024fe:	4629      	mov	r1, r5
 8002500:	f7ff ffbc 	bl	800247c <TIM_CCxChannelCmd>
  return HAL_OK;
 8002504:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	4a26      	ldr	r2, [pc, #152]	; (80025a4 <HAL_TIM_PWM_Start_DMA+0x10c>)
 800250a:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 800250c:	bf02      	ittt	eq
 800250e:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002510:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8002514:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800251c:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 800251e:	bf1e      	ittt	ne
 8002520:	681a      	ldrne	r2, [r3, #0]
 8002522:	f042 0201 	orrne.w	r2, r2, #1
 8002526:	601a      	strne	r2, [r3, #0]
}
 8002528:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800252a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800252c:	4a1a      	ldr	r2, [pc, #104]	; (8002598 <HAL_TIM_PWM_Start_DMA+0x100>)
 800252e:	6282      	str	r2, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002530:	4a1a      	ldr	r2, [pc, #104]	; (800259c <HAL_TIM_PWM_Start_DMA+0x104>)
 8002532:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002534:	4a1a      	ldr	r2, [pc, #104]	; (80025a0 <HAL_TIM_PWM_Start_DMA+0x108>)
 8002536:	6302      	str	r2, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8002538:	6822      	ldr	r2, [r4, #0]
 800253a:	3238      	adds	r2, #56	; 0x38
 800253c:	f7ff f88c 	bl	8001658 <HAL_DMA_Start_IT>
 8002540:	2800      	cmp	r0, #0
 8002542:	d1b8      	bne.n	80024b6 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002544:	6822      	ldr	r2, [r4, #0]
 8002546:	68d3      	ldr	r3, [r2, #12]
 8002548:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800254c:	e7d4      	b.n	80024f8 <HAL_TIM_PWM_Start_DMA+0x60>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800254e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002550:	4a11      	ldr	r2, [pc, #68]	; (8002598 <HAL_TIM_PWM_Start_DMA+0x100>)
 8002552:	6282      	str	r2, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002554:	4a11      	ldr	r2, [pc, #68]	; (800259c <HAL_TIM_PWM_Start_DMA+0x104>)
 8002556:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002558:	4a11      	ldr	r2, [pc, #68]	; (80025a0 <HAL_TIM_PWM_Start_DMA+0x108>)
 800255a:	6302      	str	r2, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800255c:	6822      	ldr	r2, [r4, #0]
 800255e:	323c      	adds	r2, #60	; 0x3c
 8002560:	f7ff f87a 	bl	8001658 <HAL_DMA_Start_IT>
 8002564:	2800      	cmp	r0, #0
 8002566:	d1a6      	bne.n	80024b6 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002568:	6822      	ldr	r2, [r4, #0]
 800256a:	68d3      	ldr	r3, [r2, #12]
 800256c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002570:	e7c2      	b.n	80024f8 <HAL_TIM_PWM_Start_DMA+0x60>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002572:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002574:	4a08      	ldr	r2, [pc, #32]	; (8002598 <HAL_TIM_PWM_Start_DMA+0x100>)
 8002576:	6282      	str	r2, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002578:	4a08      	ldr	r2, [pc, #32]	; (800259c <HAL_TIM_PWM_Start_DMA+0x104>)
 800257a:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800257c:	4a08      	ldr	r2, [pc, #32]	; (80025a0 <HAL_TIM_PWM_Start_DMA+0x108>)
 800257e:	6302      	str	r2, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8002580:	6822      	ldr	r2, [r4, #0]
 8002582:	3240      	adds	r2, #64	; 0x40
 8002584:	f7ff f868 	bl	8001658 <HAL_DMA_Start_IT>
 8002588:	2800      	cmp	r0, #0
 800258a:	d194      	bne.n	80024b6 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800258c:	6822      	ldr	r2, [r4, #0]
 800258e:	68d3      	ldr	r3, [r2, #12]
 8002590:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002594:	e7b0      	b.n	80024f8 <HAL_TIM_PWM_Start_DMA+0x60>
 8002596:	bf00      	nop
 8002598:	080020c1 	.word	0x080020c1
 800259c:	080020ff 	.word	0x080020ff
 80025a0:	0800213d 	.word	0x0800213d
 80025a4:	40012c00 	.word	0x40012c00

080025a8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80025ac:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	f04f 0302 	mov.w	r3, #2
 80025b4:	d014      	beq.n	80025e0 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025b6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80025b8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80025bc:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025be:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025c0:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025c2:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80025c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80025c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025cc:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025ce:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025d0:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80025d2:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025d4:	2301      	movs	r3, #1
 80025d6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025da:	2300      	movs	r3, #0
 80025dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80025e0:	4618      	mov	r0, r3

  return HAL_OK;
}
 80025e2:	bd30      	pop	{r4, r5, pc}

080025e4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025e4:	6803      	ldr	r3, [r0, #0]
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80025ec:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025ee:	695a      	ldr	r2, [r3, #20]
 80025f0:	f022 0201 	bic.w	r2, r2, #1
 80025f4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025f6:	2320      	movs	r3, #32
 80025f8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80025fc:	4770      	bx	lr
	...

08002600 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002600:	b538      	push	{r3, r4, r5, lr}
 8002602:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002604:	6803      	ldr	r3, [r0, #0]
 8002606:	68c1      	ldr	r1, [r0, #12]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	2419      	movs	r4, #25
 800260c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002610:	430a      	orrs	r2, r1
 8002612:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002614:	6882      	ldr	r2, [r0, #8]
 8002616:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002618:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800261a:	4302      	orrs	r2, r0
 800261c:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 800261e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8002622:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002626:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002628:	430a      	orrs	r2, r1
 800262a:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800262c:	695a      	ldr	r2, [r3, #20]
 800262e:	69a9      	ldr	r1, [r5, #24]
 8002630:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002634:	430a      	orrs	r2, r1
 8002636:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002638:	4a0d      	ldr	r2, [pc, #52]	; (8002670 <UART_SetConfig+0x70>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d114      	bne.n	8002668 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800263e:	f7ff fca7 	bl	8001f90 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002642:	4360      	muls	r0, r4
 8002644:	686c      	ldr	r4, [r5, #4]
 8002646:	2264      	movs	r2, #100	; 0x64
 8002648:	00a4      	lsls	r4, r4, #2
 800264a:	fbb0 f0f4 	udiv	r0, r0, r4
 800264e:	fbb0 f4f2 	udiv	r4, r0, r2
 8002652:	fb02 0314 	mls	r3, r2, r4, r0
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	3332      	adds	r3, #50	; 0x32
 800265a:	fbb3 f3f2 	udiv	r3, r3, r2
 800265e:	6829      	ldr	r1, [r5, #0]
 8002660:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8002664:	608b      	str	r3, [r1, #8]
 8002666:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8002668:	f7ff fc82 	bl	8001f70 <HAL_RCC_GetPCLK1Freq>
 800266c:	e7e9      	b.n	8002642 <UART_SetConfig+0x42>
 800266e:	bf00      	nop
 8002670:	40013800 	.word	0x40013800

08002674 <HAL_UART_Init>:
{
 8002674:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002676:	4604      	mov	r4, r0
 8002678:	b340      	cbz	r0, 80026cc <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800267a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800267e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002682:	b91b      	cbnz	r3, 800268c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002684:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002688:	f7fe fe62 	bl	8001350 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800268c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800268e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002690:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002694:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002696:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002698:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800269c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800269e:	f7ff ffaf 	bl	8002600 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026a2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026a6:	691a      	ldr	r2, [r3, #16]
 80026a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026ae:	695a      	ldr	r2, [r3, #20]
 80026b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026b4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026bc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80026be:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026c0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80026c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80026c6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80026ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026cc:	2001      	movs	r0, #1
}
 80026ce:	bd10      	pop	{r4, pc}

080026d0 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80026d0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	d118      	bne.n	800270a <HAL_UART_Transmit_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80026d8:	b1a9      	cbz	r1, 8002706 <HAL_UART_Transmit_IT+0x36>
 80026da:	b1a2      	cbz	r2, 8002706 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80026dc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d012      	beq.n	800270a <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80026e4:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->TxXferSize = Size;
 80026e6:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e8:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026ea:	2221      	movs	r2, #33	; 0x21
    huart->pTxBuffPtr = pData;
 80026ec:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80026ee:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026f0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026f2:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80026f6:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80026f8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80026fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002700:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8002702:	4618      	mov	r0, r3
 8002704:	4770      	bx	lr
      return HAL_ERROR;
 8002706:	2001      	movs	r0, #1
 8002708:	4770      	bx	lr
    return HAL_BUSY;
 800270a:	2002      	movs	r0, #2
}
 800270c:	4770      	bx	lr

0800270e <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800270e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002712:	2b20      	cmp	r3, #32
 8002714:	d120      	bne.n	8002758 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002716:	b1e9      	cbz	r1, 8002754 <HAL_UART_Receive_IT+0x46>
 8002718:	b1e2      	cbz	r2, 8002754 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 800271a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800271e:	2b01      	cmp	r3, #1
 8002720:	d01a      	beq.n	8002758 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8002722:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002724:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002726:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002728:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800272a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800272c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002730:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002732:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002734:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002736:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800273a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800273e:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002740:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8002742:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002744:	f041 0101 	orr.w	r1, r1, #1
 8002748:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800274a:	68d1      	ldr	r1, [r2, #12]
 800274c:	f041 0120 	orr.w	r1, r1, #32
 8002750:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002752:	4770      	bx	lr
      return HAL_ERROR;
 8002754:	2001      	movs	r0, #1
 8002756:	4770      	bx	lr
    return HAL_BUSY;
 8002758:	2002      	movs	r0, #2
}
 800275a:	4770      	bx	lr

0800275c <HAL_UART_TxCpltCallback>:
 800275c:	4770      	bx	lr

0800275e <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800275e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002762:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002764:	2b22      	cmp	r3, #34	; 0x22
 8002766:	d136      	bne.n	80027d6 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002768:	6883      	ldr	r3, [r0, #8]
 800276a:	6901      	ldr	r1, [r0, #16]
 800276c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002770:	6802      	ldr	r2, [r0, #0]
 8002772:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002774:	d123      	bne.n	80027be <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002776:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002778:	b9e9      	cbnz	r1, 80027b6 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800277a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800277e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002782:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8002784:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002786:	3c01      	subs	r4, #1
 8002788:	b2a4      	uxth	r4, r4
 800278a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800278c:	b98c      	cbnz	r4, 80027b2 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800278e:	6803      	ldr	r3, [r0, #0]
 8002790:	68da      	ldr	r2, [r3, #12]
 8002792:	f022 0220 	bic.w	r2, r2, #32
 8002796:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002798:	68da      	ldr	r2, [r3, #12]
 800279a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800279e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80027a0:	695a      	ldr	r2, [r3, #20]
 80027a2:	f022 0201 	bic.w	r2, r2, #1
 80027a6:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80027a8:	2320      	movs	r3, #32
 80027aa:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80027ae:	f7fe fad5 	bl	8000d5c <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80027b2:	2000      	movs	r0, #0
}
 80027b4:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80027b6:	b2d2      	uxtb	r2, r2
 80027b8:	f823 2b01 	strh.w	r2, [r3], #1
 80027bc:	e7e1      	b.n	8002782 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80027be:	b921      	cbnz	r1, 80027ca <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027c0:	1c59      	adds	r1, r3, #1
 80027c2:	6852      	ldr	r2, [r2, #4]
 80027c4:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027c6:	701a      	strb	r2, [r3, #0]
 80027c8:	e7dc      	b.n	8002784 <UART_Receive_IT+0x26>
 80027ca:	6852      	ldr	r2, [r2, #4]
 80027cc:	1c59      	adds	r1, r3, #1
 80027ce:	6281      	str	r1, [r0, #40]	; 0x28
 80027d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80027d4:	e7f7      	b.n	80027c6 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80027d6:	2002      	movs	r0, #2
 80027d8:	bd10      	pop	{r4, pc}

080027da <HAL_UART_ErrorCallback>:
 80027da:	4770      	bx	lr

080027dc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027dc:	6803      	ldr	r3, [r0, #0]
{
 80027de:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027e0:	681a      	ldr	r2, [r3, #0]
{
 80027e2:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80027e4:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027e6:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027e8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80027ea:	d107      	bne.n	80027fc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027ec:	0696      	lsls	r6, r2, #26
 80027ee:	d55a      	bpl.n	80028a6 <HAL_UART_IRQHandler+0xca>
 80027f0:	068d      	lsls	r5, r1, #26
 80027f2:	d558      	bpl.n	80028a6 <HAL_UART_IRQHandler+0xca>
}
 80027f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80027f8:	f7ff bfb1 	b.w	800275e <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027fc:	f015 0501 	ands.w	r5, r5, #1
 8002800:	d102      	bne.n	8002808 <HAL_UART_IRQHandler+0x2c>
 8002802:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002806:	d04e      	beq.n	80028a6 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002808:	07d3      	lsls	r3, r2, #31
 800280a:	d505      	bpl.n	8002818 <HAL_UART_IRQHandler+0x3c>
 800280c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800280e:	bf42      	ittt	mi
 8002810:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002812:	f043 0301 	orrmi.w	r3, r3, #1
 8002816:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002818:	0750      	lsls	r0, r2, #29
 800281a:	d504      	bpl.n	8002826 <HAL_UART_IRQHandler+0x4a>
 800281c:	b11d      	cbz	r5, 8002826 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800281e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002820:	f043 0302 	orr.w	r3, r3, #2
 8002824:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002826:	0793      	lsls	r3, r2, #30
 8002828:	d504      	bpl.n	8002834 <HAL_UART_IRQHandler+0x58>
 800282a:	b11d      	cbz	r5, 8002834 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800282c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800282e:	f043 0304 	orr.w	r3, r3, #4
 8002832:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002834:	0716      	lsls	r6, r2, #28
 8002836:	d504      	bpl.n	8002842 <HAL_UART_IRQHandler+0x66>
 8002838:	b11d      	cbz	r5, 8002842 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800283a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800283c:	f043 0308 	orr.w	r3, r3, #8
 8002840:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002842:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002844:	2b00      	cmp	r3, #0
 8002846:	d066      	beq.n	8002916 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002848:	0695      	lsls	r5, r2, #26
 800284a:	d504      	bpl.n	8002856 <HAL_UART_IRQHandler+0x7a>
 800284c:	0688      	lsls	r0, r1, #26
 800284e:	d502      	bpl.n	8002856 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002850:	4620      	mov	r0, r4
 8002852:	f7ff ff84 	bl	800275e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002856:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002858:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800285a:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800285c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800285e:	0711      	lsls	r1, r2, #28
 8002860:	d402      	bmi.n	8002868 <HAL_UART_IRQHandler+0x8c>
 8002862:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002866:	d01a      	beq.n	800289e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002868:	f7ff febc 	bl	80025e4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800286c:	6823      	ldr	r3, [r4, #0]
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	0652      	lsls	r2, r2, #25
 8002872:	d510      	bpl.n	8002896 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002874:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002876:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800287c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800287e:	b150      	cbz	r0, 8002896 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002880:	4b25      	ldr	r3, [pc, #148]	; (8002918 <HAL_UART_IRQHandler+0x13c>)
 8002882:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002884:	f7fe ff26 	bl	80016d4 <HAL_DMA_Abort_IT>
 8002888:	2800      	cmp	r0, #0
 800288a:	d044      	beq.n	8002916 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800288c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800288e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002892:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002894:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002896:	4620      	mov	r0, r4
 8002898:	f7ff ff9f 	bl	80027da <HAL_UART_ErrorCallback>
 800289c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800289e:	f7ff ff9c 	bl	80027da <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a2:	63e5      	str	r5, [r4, #60]	; 0x3c
 80028a4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80028a6:	0616      	lsls	r6, r2, #24
 80028a8:	d527      	bpl.n	80028fa <HAL_UART_IRQHandler+0x11e>
 80028aa:	060d      	lsls	r5, r1, #24
 80028ac:	d525      	bpl.n	80028fa <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80028ae:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80028b2:	2a21      	cmp	r2, #33	; 0x21
 80028b4:	d12f      	bne.n	8002916 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80028b6:	68a2      	ldr	r2, [r4, #8]
 80028b8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80028bc:	6a22      	ldr	r2, [r4, #32]
 80028be:	d117      	bne.n	80028f0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80028c0:	8811      	ldrh	r1, [r2, #0]
 80028c2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80028c6:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80028c8:	6921      	ldr	r1, [r4, #16]
 80028ca:	b979      	cbnz	r1, 80028ec <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80028cc:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80028ce:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80028d0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80028d2:	3a01      	subs	r2, #1
 80028d4:	b292      	uxth	r2, r2
 80028d6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80028d8:	b9ea      	cbnz	r2, 8002916 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80028da:	68da      	ldr	r2, [r3, #12]
 80028dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028e0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028e8:	60da      	str	r2, [r3, #12]
 80028ea:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80028ec:	3201      	adds	r2, #1
 80028ee:	e7ee      	b.n	80028ce <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80028f0:	1c51      	adds	r1, r2, #1
 80028f2:	6221      	str	r1, [r4, #32]
 80028f4:	7812      	ldrb	r2, [r2, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	e7ea      	b.n	80028d0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80028fa:	0650      	lsls	r0, r2, #25
 80028fc:	d50b      	bpl.n	8002916 <HAL_UART_IRQHandler+0x13a>
 80028fe:	064a      	lsls	r2, r1, #25
 8002900:	d509      	bpl.n	8002916 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002902:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002904:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002906:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800290a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800290c:	2320      	movs	r3, #32
 800290e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002912:	f7ff ff23 	bl	800275c <HAL_UART_TxCpltCallback>
 8002916:	bd70      	pop	{r4, r5, r6, pc}
 8002918:	0800291d 	.word	0x0800291d

0800291c <UART_DMAAbortOnError>:
{
 800291c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800291e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002920:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002922:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002924:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002926:	f7ff ff58 	bl	80027da <HAL_UART_ErrorCallback>
 800292a:	bd08      	pop	{r3, pc}

0800292c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800292c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800292e:	e003      	b.n	8002938 <LoopCopyDataInit>

08002930 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002930:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002932:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002934:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002936:	3104      	adds	r1, #4

08002938 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002938:	480a      	ldr	r0, [pc, #40]	; (8002964 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800293a:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800293c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800293e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002940:	d3f6      	bcc.n	8002930 <CopyDataInit>
  ldr r2, =_sbss
 8002942:	4a0a      	ldr	r2, [pc, #40]	; (800296c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002944:	e002      	b.n	800294c <LoopFillZerobss>

08002946 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002946:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002948:	f842 3b04 	str.w	r3, [r2], #4

0800294c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800294c:	4b08      	ldr	r3, [pc, #32]	; (8002970 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800294e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002950:	d3f9      	bcc.n	8002946 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002952:	f7fe fbb1 	bl	80010b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002956:	f000 f815 	bl	8002984 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800295a:	f7fe fa5f 	bl	8000e1c <main>
  bx lr
 800295e:	4770      	bx	lr
  ldr r3, =_sidata
 8002960:	080032f8 	.word	0x080032f8
  ldr r0, =_sdata
 8002964:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002968:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 800296c:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002970:	200002b0 	.word	0x200002b0

08002974 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002974:	e7fe      	b.n	8002974 <ADC1_2_IRQHandler>
	...

08002978 <__errno>:
 8002978:	4b01      	ldr	r3, [pc, #4]	; (8002980 <__errno+0x8>)
 800297a:	6818      	ldr	r0, [r3, #0]
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	2000000c 	.word	0x2000000c

08002984 <__libc_init_array>:
 8002984:	b570      	push	{r4, r5, r6, lr}
 8002986:	2500      	movs	r5, #0
 8002988:	4e0c      	ldr	r6, [pc, #48]	; (80029bc <__libc_init_array+0x38>)
 800298a:	4c0d      	ldr	r4, [pc, #52]	; (80029c0 <__libc_init_array+0x3c>)
 800298c:	1ba4      	subs	r4, r4, r6
 800298e:	10a4      	asrs	r4, r4, #2
 8002990:	42a5      	cmp	r5, r4
 8002992:	d109      	bne.n	80029a8 <__libc_init_array+0x24>
 8002994:	f000 fc4e 	bl	8003234 <_init>
 8002998:	2500      	movs	r5, #0
 800299a:	4e0a      	ldr	r6, [pc, #40]	; (80029c4 <__libc_init_array+0x40>)
 800299c:	4c0a      	ldr	r4, [pc, #40]	; (80029c8 <__libc_init_array+0x44>)
 800299e:	1ba4      	subs	r4, r4, r6
 80029a0:	10a4      	asrs	r4, r4, #2
 80029a2:	42a5      	cmp	r5, r4
 80029a4:	d105      	bne.n	80029b2 <__libc_init_array+0x2e>
 80029a6:	bd70      	pop	{r4, r5, r6, pc}
 80029a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029ac:	4798      	blx	r3
 80029ae:	3501      	adds	r5, #1
 80029b0:	e7ee      	b.n	8002990 <__libc_init_array+0xc>
 80029b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029b6:	4798      	blx	r3
 80029b8:	3501      	adds	r5, #1
 80029ba:	e7f2      	b.n	80029a2 <__libc_init_array+0x1e>
 80029bc:	080032f0 	.word	0x080032f0
 80029c0:	080032f0 	.word	0x080032f0
 80029c4:	080032f0 	.word	0x080032f0
 80029c8:	080032f4 	.word	0x080032f4

080029cc <memset>:
 80029cc:	4603      	mov	r3, r0
 80029ce:	4402      	add	r2, r0
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d100      	bne.n	80029d6 <memset+0xa>
 80029d4:	4770      	bx	lr
 80029d6:	f803 1b01 	strb.w	r1, [r3], #1
 80029da:	e7f9      	b.n	80029d0 <memset+0x4>

080029dc <siprintf>:
 80029dc:	b40e      	push	{r1, r2, r3}
 80029de:	f44f 7102 	mov.w	r1, #520	; 0x208
 80029e2:	b500      	push	{lr}
 80029e4:	b09c      	sub	sp, #112	; 0x70
 80029e6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80029ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80029ee:	9104      	str	r1, [sp, #16]
 80029f0:	9107      	str	r1, [sp, #28]
 80029f2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029f6:	ab1d      	add	r3, sp, #116	; 0x74
 80029f8:	9002      	str	r0, [sp, #8]
 80029fa:	9006      	str	r0, [sp, #24]
 80029fc:	4808      	ldr	r0, [pc, #32]	; (8002a20 <siprintf+0x44>)
 80029fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a02:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002a06:	6800      	ldr	r0, [r0, #0]
 8002a08:	a902      	add	r1, sp, #8
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	f000 f866 	bl	8002adc <_svfiprintf_r>
 8002a10:	2200      	movs	r2, #0
 8002a12:	9b02      	ldr	r3, [sp, #8]
 8002a14:	701a      	strb	r2, [r3, #0]
 8002a16:	b01c      	add	sp, #112	; 0x70
 8002a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a1c:	b003      	add	sp, #12
 8002a1e:	4770      	bx	lr
 8002a20:	2000000c 	.word	0x2000000c

08002a24 <__ssputs_r>:
 8002a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a28:	688e      	ldr	r6, [r1, #8]
 8002a2a:	4682      	mov	sl, r0
 8002a2c:	429e      	cmp	r6, r3
 8002a2e:	460c      	mov	r4, r1
 8002a30:	4691      	mov	r9, r2
 8002a32:	4698      	mov	r8, r3
 8002a34:	d835      	bhi.n	8002aa2 <__ssputs_r+0x7e>
 8002a36:	898a      	ldrh	r2, [r1, #12]
 8002a38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002a3c:	d031      	beq.n	8002aa2 <__ssputs_r+0x7e>
 8002a3e:	2302      	movs	r3, #2
 8002a40:	6825      	ldr	r5, [r4, #0]
 8002a42:	6909      	ldr	r1, [r1, #16]
 8002a44:	1a6f      	subs	r7, r5, r1
 8002a46:	6965      	ldr	r5, [r4, #20]
 8002a48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a4c:	fb95 f5f3 	sdiv	r5, r5, r3
 8002a50:	f108 0301 	add.w	r3, r8, #1
 8002a54:	443b      	add	r3, r7
 8002a56:	429d      	cmp	r5, r3
 8002a58:	bf38      	it	cc
 8002a5a:	461d      	movcc	r5, r3
 8002a5c:	0553      	lsls	r3, r2, #21
 8002a5e:	d531      	bpl.n	8002ac4 <__ssputs_r+0xa0>
 8002a60:	4629      	mov	r1, r5
 8002a62:	f000 fb47 	bl	80030f4 <_malloc_r>
 8002a66:	4606      	mov	r6, r0
 8002a68:	b950      	cbnz	r0, 8002a80 <__ssputs_r+0x5c>
 8002a6a:	230c      	movs	r3, #12
 8002a6c:	f8ca 3000 	str.w	r3, [sl]
 8002a70:	89a3      	ldrh	r3, [r4, #12]
 8002a72:	f04f 30ff 	mov.w	r0, #4294967295
 8002a76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a7a:	81a3      	strh	r3, [r4, #12]
 8002a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a80:	463a      	mov	r2, r7
 8002a82:	6921      	ldr	r1, [r4, #16]
 8002a84:	f000 fac4 	bl	8003010 <memcpy>
 8002a88:	89a3      	ldrh	r3, [r4, #12]
 8002a8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a92:	81a3      	strh	r3, [r4, #12]
 8002a94:	6126      	str	r6, [r4, #16]
 8002a96:	443e      	add	r6, r7
 8002a98:	6026      	str	r6, [r4, #0]
 8002a9a:	4646      	mov	r6, r8
 8002a9c:	6165      	str	r5, [r4, #20]
 8002a9e:	1bed      	subs	r5, r5, r7
 8002aa0:	60a5      	str	r5, [r4, #8]
 8002aa2:	4546      	cmp	r6, r8
 8002aa4:	bf28      	it	cs
 8002aa6:	4646      	movcs	r6, r8
 8002aa8:	4649      	mov	r1, r9
 8002aaa:	4632      	mov	r2, r6
 8002aac:	6820      	ldr	r0, [r4, #0]
 8002aae:	f000 faba 	bl	8003026 <memmove>
 8002ab2:	68a3      	ldr	r3, [r4, #8]
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	1b9b      	subs	r3, r3, r6
 8002ab8:	60a3      	str	r3, [r4, #8]
 8002aba:	6823      	ldr	r3, [r4, #0]
 8002abc:	441e      	add	r6, r3
 8002abe:	6026      	str	r6, [r4, #0]
 8002ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ac4:	462a      	mov	r2, r5
 8002ac6:	f000 fb73 	bl	80031b0 <_realloc_r>
 8002aca:	4606      	mov	r6, r0
 8002acc:	2800      	cmp	r0, #0
 8002ace:	d1e1      	bne.n	8002a94 <__ssputs_r+0x70>
 8002ad0:	6921      	ldr	r1, [r4, #16]
 8002ad2:	4650      	mov	r0, sl
 8002ad4:	f000 fac2 	bl	800305c <_free_r>
 8002ad8:	e7c7      	b.n	8002a6a <__ssputs_r+0x46>
	...

08002adc <_svfiprintf_r>:
 8002adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ae0:	b09d      	sub	sp, #116	; 0x74
 8002ae2:	9303      	str	r3, [sp, #12]
 8002ae4:	898b      	ldrh	r3, [r1, #12]
 8002ae6:	4680      	mov	r8, r0
 8002ae8:	061c      	lsls	r4, r3, #24
 8002aea:	460d      	mov	r5, r1
 8002aec:	4616      	mov	r6, r2
 8002aee:	d50f      	bpl.n	8002b10 <_svfiprintf_r+0x34>
 8002af0:	690b      	ldr	r3, [r1, #16]
 8002af2:	b96b      	cbnz	r3, 8002b10 <_svfiprintf_r+0x34>
 8002af4:	2140      	movs	r1, #64	; 0x40
 8002af6:	f000 fafd 	bl	80030f4 <_malloc_r>
 8002afa:	6028      	str	r0, [r5, #0]
 8002afc:	6128      	str	r0, [r5, #16]
 8002afe:	b928      	cbnz	r0, 8002b0c <_svfiprintf_r+0x30>
 8002b00:	230c      	movs	r3, #12
 8002b02:	f8c8 3000 	str.w	r3, [r8]
 8002b06:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0a:	e0c4      	b.n	8002c96 <_svfiprintf_r+0x1ba>
 8002b0c:	2340      	movs	r3, #64	; 0x40
 8002b0e:	616b      	str	r3, [r5, #20]
 8002b10:	2300      	movs	r3, #0
 8002b12:	9309      	str	r3, [sp, #36]	; 0x24
 8002b14:	2320      	movs	r3, #32
 8002b16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b1a:	2330      	movs	r3, #48	; 0x30
 8002b1c:	f04f 0b01 	mov.w	fp, #1
 8002b20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b24:	4637      	mov	r7, r6
 8002b26:	463c      	mov	r4, r7
 8002b28:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d13c      	bne.n	8002baa <_svfiprintf_r+0xce>
 8002b30:	ebb7 0a06 	subs.w	sl, r7, r6
 8002b34:	d00b      	beq.n	8002b4e <_svfiprintf_r+0x72>
 8002b36:	4653      	mov	r3, sl
 8002b38:	4632      	mov	r2, r6
 8002b3a:	4629      	mov	r1, r5
 8002b3c:	4640      	mov	r0, r8
 8002b3e:	f7ff ff71 	bl	8002a24 <__ssputs_r>
 8002b42:	3001      	adds	r0, #1
 8002b44:	f000 80a2 	beq.w	8002c8c <_svfiprintf_r+0x1b0>
 8002b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b4a:	4453      	add	r3, sl
 8002b4c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b4e:	783b      	ldrb	r3, [r7, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 809b 	beq.w	8002c8c <_svfiprintf_r+0x1b0>
 8002b56:	2300      	movs	r3, #0
 8002b58:	f04f 32ff 	mov.w	r2, #4294967295
 8002b5c:	9304      	str	r3, [sp, #16]
 8002b5e:	9307      	str	r3, [sp, #28]
 8002b60:	9205      	str	r2, [sp, #20]
 8002b62:	9306      	str	r3, [sp, #24]
 8002b64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b68:	931a      	str	r3, [sp, #104]	; 0x68
 8002b6a:	2205      	movs	r2, #5
 8002b6c:	7821      	ldrb	r1, [r4, #0]
 8002b6e:	4850      	ldr	r0, [pc, #320]	; (8002cb0 <_svfiprintf_r+0x1d4>)
 8002b70:	f000 fa40 	bl	8002ff4 <memchr>
 8002b74:	1c67      	adds	r7, r4, #1
 8002b76:	9b04      	ldr	r3, [sp, #16]
 8002b78:	b9d8      	cbnz	r0, 8002bb2 <_svfiprintf_r+0xd6>
 8002b7a:	06d9      	lsls	r1, r3, #27
 8002b7c:	bf44      	itt	mi
 8002b7e:	2220      	movmi	r2, #32
 8002b80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b84:	071a      	lsls	r2, r3, #28
 8002b86:	bf44      	itt	mi
 8002b88:	222b      	movmi	r2, #43	; 0x2b
 8002b8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b8e:	7822      	ldrb	r2, [r4, #0]
 8002b90:	2a2a      	cmp	r2, #42	; 0x2a
 8002b92:	d016      	beq.n	8002bc2 <_svfiprintf_r+0xe6>
 8002b94:	2100      	movs	r1, #0
 8002b96:	200a      	movs	r0, #10
 8002b98:	9a07      	ldr	r2, [sp, #28]
 8002b9a:	4627      	mov	r7, r4
 8002b9c:	783b      	ldrb	r3, [r7, #0]
 8002b9e:	3401      	adds	r4, #1
 8002ba0:	3b30      	subs	r3, #48	; 0x30
 8002ba2:	2b09      	cmp	r3, #9
 8002ba4:	d950      	bls.n	8002c48 <_svfiprintf_r+0x16c>
 8002ba6:	b1c9      	cbz	r1, 8002bdc <_svfiprintf_r+0x100>
 8002ba8:	e011      	b.n	8002bce <_svfiprintf_r+0xf2>
 8002baa:	2b25      	cmp	r3, #37	; 0x25
 8002bac:	d0c0      	beq.n	8002b30 <_svfiprintf_r+0x54>
 8002bae:	4627      	mov	r7, r4
 8002bb0:	e7b9      	b.n	8002b26 <_svfiprintf_r+0x4a>
 8002bb2:	4a3f      	ldr	r2, [pc, #252]	; (8002cb0 <_svfiprintf_r+0x1d4>)
 8002bb4:	463c      	mov	r4, r7
 8002bb6:	1a80      	subs	r0, r0, r2
 8002bb8:	fa0b f000 	lsl.w	r0, fp, r0
 8002bbc:	4318      	orrs	r0, r3
 8002bbe:	9004      	str	r0, [sp, #16]
 8002bc0:	e7d3      	b.n	8002b6a <_svfiprintf_r+0x8e>
 8002bc2:	9a03      	ldr	r2, [sp, #12]
 8002bc4:	1d11      	adds	r1, r2, #4
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	9103      	str	r1, [sp, #12]
 8002bca:	2a00      	cmp	r2, #0
 8002bcc:	db01      	blt.n	8002bd2 <_svfiprintf_r+0xf6>
 8002bce:	9207      	str	r2, [sp, #28]
 8002bd0:	e004      	b.n	8002bdc <_svfiprintf_r+0x100>
 8002bd2:	4252      	negs	r2, r2
 8002bd4:	f043 0302 	orr.w	r3, r3, #2
 8002bd8:	9207      	str	r2, [sp, #28]
 8002bda:	9304      	str	r3, [sp, #16]
 8002bdc:	783b      	ldrb	r3, [r7, #0]
 8002bde:	2b2e      	cmp	r3, #46	; 0x2e
 8002be0:	d10d      	bne.n	8002bfe <_svfiprintf_r+0x122>
 8002be2:	787b      	ldrb	r3, [r7, #1]
 8002be4:	1c79      	adds	r1, r7, #1
 8002be6:	2b2a      	cmp	r3, #42	; 0x2a
 8002be8:	d132      	bne.n	8002c50 <_svfiprintf_r+0x174>
 8002bea:	9b03      	ldr	r3, [sp, #12]
 8002bec:	3702      	adds	r7, #2
 8002bee:	1d1a      	adds	r2, r3, #4
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	9203      	str	r2, [sp, #12]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	bfb8      	it	lt
 8002bf8:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bfc:	9305      	str	r3, [sp, #20]
 8002bfe:	4c2d      	ldr	r4, [pc, #180]	; (8002cb4 <_svfiprintf_r+0x1d8>)
 8002c00:	2203      	movs	r2, #3
 8002c02:	7839      	ldrb	r1, [r7, #0]
 8002c04:	4620      	mov	r0, r4
 8002c06:	f000 f9f5 	bl	8002ff4 <memchr>
 8002c0a:	b138      	cbz	r0, 8002c1c <_svfiprintf_r+0x140>
 8002c0c:	2340      	movs	r3, #64	; 0x40
 8002c0e:	1b00      	subs	r0, r0, r4
 8002c10:	fa03 f000 	lsl.w	r0, r3, r0
 8002c14:	9b04      	ldr	r3, [sp, #16]
 8002c16:	3701      	adds	r7, #1
 8002c18:	4303      	orrs	r3, r0
 8002c1a:	9304      	str	r3, [sp, #16]
 8002c1c:	7839      	ldrb	r1, [r7, #0]
 8002c1e:	2206      	movs	r2, #6
 8002c20:	4825      	ldr	r0, [pc, #148]	; (8002cb8 <_svfiprintf_r+0x1dc>)
 8002c22:	1c7e      	adds	r6, r7, #1
 8002c24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c28:	f000 f9e4 	bl	8002ff4 <memchr>
 8002c2c:	2800      	cmp	r0, #0
 8002c2e:	d035      	beq.n	8002c9c <_svfiprintf_r+0x1c0>
 8002c30:	4b22      	ldr	r3, [pc, #136]	; (8002cbc <_svfiprintf_r+0x1e0>)
 8002c32:	b9fb      	cbnz	r3, 8002c74 <_svfiprintf_r+0x198>
 8002c34:	9b03      	ldr	r3, [sp, #12]
 8002c36:	3307      	adds	r3, #7
 8002c38:	f023 0307 	bic.w	r3, r3, #7
 8002c3c:	3308      	adds	r3, #8
 8002c3e:	9303      	str	r3, [sp, #12]
 8002c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c42:	444b      	add	r3, r9
 8002c44:	9309      	str	r3, [sp, #36]	; 0x24
 8002c46:	e76d      	b.n	8002b24 <_svfiprintf_r+0x48>
 8002c48:	fb00 3202 	mla	r2, r0, r2, r3
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	e7a4      	b.n	8002b9a <_svfiprintf_r+0xbe>
 8002c50:	2300      	movs	r3, #0
 8002c52:	240a      	movs	r4, #10
 8002c54:	4618      	mov	r0, r3
 8002c56:	9305      	str	r3, [sp, #20]
 8002c58:	460f      	mov	r7, r1
 8002c5a:	783a      	ldrb	r2, [r7, #0]
 8002c5c:	3101      	adds	r1, #1
 8002c5e:	3a30      	subs	r2, #48	; 0x30
 8002c60:	2a09      	cmp	r2, #9
 8002c62:	d903      	bls.n	8002c6c <_svfiprintf_r+0x190>
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d0ca      	beq.n	8002bfe <_svfiprintf_r+0x122>
 8002c68:	9005      	str	r0, [sp, #20]
 8002c6a:	e7c8      	b.n	8002bfe <_svfiprintf_r+0x122>
 8002c6c:	fb04 2000 	mla	r0, r4, r0, r2
 8002c70:	2301      	movs	r3, #1
 8002c72:	e7f1      	b.n	8002c58 <_svfiprintf_r+0x17c>
 8002c74:	ab03      	add	r3, sp, #12
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	462a      	mov	r2, r5
 8002c7a:	4b11      	ldr	r3, [pc, #68]	; (8002cc0 <_svfiprintf_r+0x1e4>)
 8002c7c:	a904      	add	r1, sp, #16
 8002c7e:	4640      	mov	r0, r8
 8002c80:	f3af 8000 	nop.w
 8002c84:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002c88:	4681      	mov	r9, r0
 8002c8a:	d1d9      	bne.n	8002c40 <_svfiprintf_r+0x164>
 8002c8c:	89ab      	ldrh	r3, [r5, #12]
 8002c8e:	065b      	lsls	r3, r3, #25
 8002c90:	f53f af39 	bmi.w	8002b06 <_svfiprintf_r+0x2a>
 8002c94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c96:	b01d      	add	sp, #116	; 0x74
 8002c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c9c:	ab03      	add	r3, sp, #12
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	462a      	mov	r2, r5
 8002ca2:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <_svfiprintf_r+0x1e4>)
 8002ca4:	a904      	add	r1, sp, #16
 8002ca6:	4640      	mov	r0, r8
 8002ca8:	f000 f884 	bl	8002db4 <_printf_i>
 8002cac:	e7ea      	b.n	8002c84 <_svfiprintf_r+0x1a8>
 8002cae:	bf00      	nop
 8002cb0:	080032bb 	.word	0x080032bb
 8002cb4:	080032c1 	.word	0x080032c1
 8002cb8:	080032c5 	.word	0x080032c5
 8002cbc:	00000000 	.word	0x00000000
 8002cc0:	08002a25 	.word	0x08002a25

08002cc4 <_printf_common>:
 8002cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cc8:	4691      	mov	r9, r2
 8002cca:	461f      	mov	r7, r3
 8002ccc:	688a      	ldr	r2, [r1, #8]
 8002cce:	690b      	ldr	r3, [r1, #16]
 8002cd0:	4606      	mov	r6, r0
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	bfb8      	it	lt
 8002cd6:	4613      	movlt	r3, r2
 8002cd8:	f8c9 3000 	str.w	r3, [r9]
 8002cdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ce0:	460c      	mov	r4, r1
 8002ce2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ce6:	b112      	cbz	r2, 8002cee <_printf_common+0x2a>
 8002ce8:	3301      	adds	r3, #1
 8002cea:	f8c9 3000 	str.w	r3, [r9]
 8002cee:	6823      	ldr	r3, [r4, #0]
 8002cf0:	0699      	lsls	r1, r3, #26
 8002cf2:	bf42      	ittt	mi
 8002cf4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002cf8:	3302      	addmi	r3, #2
 8002cfa:	f8c9 3000 	strmi.w	r3, [r9]
 8002cfe:	6825      	ldr	r5, [r4, #0]
 8002d00:	f015 0506 	ands.w	r5, r5, #6
 8002d04:	d107      	bne.n	8002d16 <_printf_common+0x52>
 8002d06:	f104 0a19 	add.w	sl, r4, #25
 8002d0a:	68e3      	ldr	r3, [r4, #12]
 8002d0c:	f8d9 2000 	ldr.w	r2, [r9]
 8002d10:	1a9b      	subs	r3, r3, r2
 8002d12:	429d      	cmp	r5, r3
 8002d14:	db2a      	blt.n	8002d6c <_printf_common+0xa8>
 8002d16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d1a:	6822      	ldr	r2, [r4, #0]
 8002d1c:	3300      	adds	r3, #0
 8002d1e:	bf18      	it	ne
 8002d20:	2301      	movne	r3, #1
 8002d22:	0692      	lsls	r2, r2, #26
 8002d24:	d42f      	bmi.n	8002d86 <_printf_common+0xc2>
 8002d26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d2a:	4639      	mov	r1, r7
 8002d2c:	4630      	mov	r0, r6
 8002d2e:	47c0      	blx	r8
 8002d30:	3001      	adds	r0, #1
 8002d32:	d022      	beq.n	8002d7a <_printf_common+0xb6>
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	68e5      	ldr	r5, [r4, #12]
 8002d38:	f003 0306 	and.w	r3, r3, #6
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	bf18      	it	ne
 8002d40:	2500      	movne	r5, #0
 8002d42:	f8d9 2000 	ldr.w	r2, [r9]
 8002d46:	f04f 0900 	mov.w	r9, #0
 8002d4a:	bf08      	it	eq
 8002d4c:	1aad      	subeq	r5, r5, r2
 8002d4e:	68a3      	ldr	r3, [r4, #8]
 8002d50:	6922      	ldr	r2, [r4, #16]
 8002d52:	bf08      	it	eq
 8002d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	bfc4      	itt	gt
 8002d5c:	1a9b      	subgt	r3, r3, r2
 8002d5e:	18ed      	addgt	r5, r5, r3
 8002d60:	341a      	adds	r4, #26
 8002d62:	454d      	cmp	r5, r9
 8002d64:	d11b      	bne.n	8002d9e <_printf_common+0xda>
 8002d66:	2000      	movs	r0, #0
 8002d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	4652      	mov	r2, sl
 8002d70:	4639      	mov	r1, r7
 8002d72:	4630      	mov	r0, r6
 8002d74:	47c0      	blx	r8
 8002d76:	3001      	adds	r0, #1
 8002d78:	d103      	bne.n	8002d82 <_printf_common+0xbe>
 8002d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d82:	3501      	adds	r5, #1
 8002d84:	e7c1      	b.n	8002d0a <_printf_common+0x46>
 8002d86:	2030      	movs	r0, #48	; 0x30
 8002d88:	18e1      	adds	r1, r4, r3
 8002d8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d8e:	1c5a      	adds	r2, r3, #1
 8002d90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d94:	4422      	add	r2, r4
 8002d96:	3302      	adds	r3, #2
 8002d98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d9c:	e7c3      	b.n	8002d26 <_printf_common+0x62>
 8002d9e:	2301      	movs	r3, #1
 8002da0:	4622      	mov	r2, r4
 8002da2:	4639      	mov	r1, r7
 8002da4:	4630      	mov	r0, r6
 8002da6:	47c0      	blx	r8
 8002da8:	3001      	adds	r0, #1
 8002daa:	d0e6      	beq.n	8002d7a <_printf_common+0xb6>
 8002dac:	f109 0901 	add.w	r9, r9, #1
 8002db0:	e7d7      	b.n	8002d62 <_printf_common+0x9e>
	...

08002db4 <_printf_i>:
 8002db4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002db8:	4617      	mov	r7, r2
 8002dba:	7e0a      	ldrb	r2, [r1, #24]
 8002dbc:	b085      	sub	sp, #20
 8002dbe:	2a6e      	cmp	r2, #110	; 0x6e
 8002dc0:	4698      	mov	r8, r3
 8002dc2:	4606      	mov	r6, r0
 8002dc4:	460c      	mov	r4, r1
 8002dc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002dc8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002dcc:	f000 80bc 	beq.w	8002f48 <_printf_i+0x194>
 8002dd0:	d81a      	bhi.n	8002e08 <_printf_i+0x54>
 8002dd2:	2a63      	cmp	r2, #99	; 0x63
 8002dd4:	d02e      	beq.n	8002e34 <_printf_i+0x80>
 8002dd6:	d80a      	bhi.n	8002dee <_printf_i+0x3a>
 8002dd8:	2a00      	cmp	r2, #0
 8002dda:	f000 80c8 	beq.w	8002f6e <_printf_i+0x1ba>
 8002dde:	2a58      	cmp	r2, #88	; 0x58
 8002de0:	f000 808a 	beq.w	8002ef8 <_printf_i+0x144>
 8002de4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002de8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002dec:	e02a      	b.n	8002e44 <_printf_i+0x90>
 8002dee:	2a64      	cmp	r2, #100	; 0x64
 8002df0:	d001      	beq.n	8002df6 <_printf_i+0x42>
 8002df2:	2a69      	cmp	r2, #105	; 0x69
 8002df4:	d1f6      	bne.n	8002de4 <_printf_i+0x30>
 8002df6:	6821      	ldr	r1, [r4, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002dfe:	d023      	beq.n	8002e48 <_printf_i+0x94>
 8002e00:	1d11      	adds	r1, r2, #4
 8002e02:	6019      	str	r1, [r3, #0]
 8002e04:	6813      	ldr	r3, [r2, #0]
 8002e06:	e027      	b.n	8002e58 <_printf_i+0xa4>
 8002e08:	2a73      	cmp	r2, #115	; 0x73
 8002e0a:	f000 80b4 	beq.w	8002f76 <_printf_i+0x1c2>
 8002e0e:	d808      	bhi.n	8002e22 <_printf_i+0x6e>
 8002e10:	2a6f      	cmp	r2, #111	; 0x6f
 8002e12:	d02a      	beq.n	8002e6a <_printf_i+0xb6>
 8002e14:	2a70      	cmp	r2, #112	; 0x70
 8002e16:	d1e5      	bne.n	8002de4 <_printf_i+0x30>
 8002e18:	680a      	ldr	r2, [r1, #0]
 8002e1a:	f042 0220 	orr.w	r2, r2, #32
 8002e1e:	600a      	str	r2, [r1, #0]
 8002e20:	e003      	b.n	8002e2a <_printf_i+0x76>
 8002e22:	2a75      	cmp	r2, #117	; 0x75
 8002e24:	d021      	beq.n	8002e6a <_printf_i+0xb6>
 8002e26:	2a78      	cmp	r2, #120	; 0x78
 8002e28:	d1dc      	bne.n	8002de4 <_printf_i+0x30>
 8002e2a:	2278      	movs	r2, #120	; 0x78
 8002e2c:	496f      	ldr	r1, [pc, #444]	; (8002fec <_printf_i+0x238>)
 8002e2e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002e32:	e064      	b.n	8002efe <_printf_i+0x14a>
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002e3a:	1d11      	adds	r1, r2, #4
 8002e3c:	6019      	str	r1, [r3, #0]
 8002e3e:	6813      	ldr	r3, [r2, #0]
 8002e40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e44:	2301      	movs	r3, #1
 8002e46:	e0a3      	b.n	8002f90 <_printf_i+0x1dc>
 8002e48:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002e4c:	f102 0104 	add.w	r1, r2, #4
 8002e50:	6019      	str	r1, [r3, #0]
 8002e52:	d0d7      	beq.n	8002e04 <_printf_i+0x50>
 8002e54:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	da03      	bge.n	8002e64 <_printf_i+0xb0>
 8002e5c:	222d      	movs	r2, #45	; 0x2d
 8002e5e:	425b      	negs	r3, r3
 8002e60:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002e64:	4962      	ldr	r1, [pc, #392]	; (8002ff0 <_printf_i+0x23c>)
 8002e66:	220a      	movs	r2, #10
 8002e68:	e017      	b.n	8002e9a <_printf_i+0xe6>
 8002e6a:	6820      	ldr	r0, [r4, #0]
 8002e6c:	6819      	ldr	r1, [r3, #0]
 8002e6e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002e72:	d003      	beq.n	8002e7c <_printf_i+0xc8>
 8002e74:	1d08      	adds	r0, r1, #4
 8002e76:	6018      	str	r0, [r3, #0]
 8002e78:	680b      	ldr	r3, [r1, #0]
 8002e7a:	e006      	b.n	8002e8a <_printf_i+0xd6>
 8002e7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e80:	f101 0004 	add.w	r0, r1, #4
 8002e84:	6018      	str	r0, [r3, #0]
 8002e86:	d0f7      	beq.n	8002e78 <_printf_i+0xc4>
 8002e88:	880b      	ldrh	r3, [r1, #0]
 8002e8a:	2a6f      	cmp	r2, #111	; 0x6f
 8002e8c:	bf14      	ite	ne
 8002e8e:	220a      	movne	r2, #10
 8002e90:	2208      	moveq	r2, #8
 8002e92:	4957      	ldr	r1, [pc, #348]	; (8002ff0 <_printf_i+0x23c>)
 8002e94:	2000      	movs	r0, #0
 8002e96:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002e9a:	6865      	ldr	r5, [r4, #4]
 8002e9c:	2d00      	cmp	r5, #0
 8002e9e:	60a5      	str	r5, [r4, #8]
 8002ea0:	f2c0 809c 	blt.w	8002fdc <_printf_i+0x228>
 8002ea4:	6820      	ldr	r0, [r4, #0]
 8002ea6:	f020 0004 	bic.w	r0, r0, #4
 8002eaa:	6020      	str	r0, [r4, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d13f      	bne.n	8002f30 <_printf_i+0x17c>
 8002eb0:	2d00      	cmp	r5, #0
 8002eb2:	f040 8095 	bne.w	8002fe0 <_printf_i+0x22c>
 8002eb6:	4675      	mov	r5, lr
 8002eb8:	2a08      	cmp	r2, #8
 8002eba:	d10b      	bne.n	8002ed4 <_printf_i+0x120>
 8002ebc:	6823      	ldr	r3, [r4, #0]
 8002ebe:	07da      	lsls	r2, r3, #31
 8002ec0:	d508      	bpl.n	8002ed4 <_printf_i+0x120>
 8002ec2:	6923      	ldr	r3, [r4, #16]
 8002ec4:	6862      	ldr	r2, [r4, #4]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	bfde      	ittt	le
 8002eca:	2330      	movle	r3, #48	; 0x30
 8002ecc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ed0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ed4:	ebae 0305 	sub.w	r3, lr, r5
 8002ed8:	6123      	str	r3, [r4, #16]
 8002eda:	f8cd 8000 	str.w	r8, [sp]
 8002ede:	463b      	mov	r3, r7
 8002ee0:	aa03      	add	r2, sp, #12
 8002ee2:	4621      	mov	r1, r4
 8002ee4:	4630      	mov	r0, r6
 8002ee6:	f7ff feed 	bl	8002cc4 <_printf_common>
 8002eea:	3001      	adds	r0, #1
 8002eec:	d155      	bne.n	8002f9a <_printf_i+0x1e6>
 8002eee:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef2:	b005      	add	sp, #20
 8002ef4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ef8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002efc:	493c      	ldr	r1, [pc, #240]	; (8002ff0 <_printf_i+0x23c>)
 8002efe:	6822      	ldr	r2, [r4, #0]
 8002f00:	6818      	ldr	r0, [r3, #0]
 8002f02:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f06:	f100 0504 	add.w	r5, r0, #4
 8002f0a:	601d      	str	r5, [r3, #0]
 8002f0c:	d001      	beq.n	8002f12 <_printf_i+0x15e>
 8002f0e:	6803      	ldr	r3, [r0, #0]
 8002f10:	e002      	b.n	8002f18 <_printf_i+0x164>
 8002f12:	0655      	lsls	r5, r2, #25
 8002f14:	d5fb      	bpl.n	8002f0e <_printf_i+0x15a>
 8002f16:	8803      	ldrh	r3, [r0, #0]
 8002f18:	07d0      	lsls	r0, r2, #31
 8002f1a:	bf44      	itt	mi
 8002f1c:	f042 0220 	orrmi.w	r2, r2, #32
 8002f20:	6022      	strmi	r2, [r4, #0]
 8002f22:	b91b      	cbnz	r3, 8002f2c <_printf_i+0x178>
 8002f24:	6822      	ldr	r2, [r4, #0]
 8002f26:	f022 0220 	bic.w	r2, r2, #32
 8002f2a:	6022      	str	r2, [r4, #0]
 8002f2c:	2210      	movs	r2, #16
 8002f2e:	e7b1      	b.n	8002e94 <_printf_i+0xe0>
 8002f30:	4675      	mov	r5, lr
 8002f32:	fbb3 f0f2 	udiv	r0, r3, r2
 8002f36:	fb02 3310 	mls	r3, r2, r0, r3
 8002f3a:	5ccb      	ldrb	r3, [r1, r3]
 8002f3c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002f40:	4603      	mov	r3, r0
 8002f42:	2800      	cmp	r0, #0
 8002f44:	d1f5      	bne.n	8002f32 <_printf_i+0x17e>
 8002f46:	e7b7      	b.n	8002eb8 <_printf_i+0x104>
 8002f48:	6808      	ldr	r0, [r1, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002f50:	6949      	ldr	r1, [r1, #20]
 8002f52:	d004      	beq.n	8002f5e <_printf_i+0x1aa>
 8002f54:	1d10      	adds	r0, r2, #4
 8002f56:	6018      	str	r0, [r3, #0]
 8002f58:	6813      	ldr	r3, [r2, #0]
 8002f5a:	6019      	str	r1, [r3, #0]
 8002f5c:	e007      	b.n	8002f6e <_printf_i+0x1ba>
 8002f5e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f62:	f102 0004 	add.w	r0, r2, #4
 8002f66:	6018      	str	r0, [r3, #0]
 8002f68:	6813      	ldr	r3, [r2, #0]
 8002f6a:	d0f6      	beq.n	8002f5a <_printf_i+0x1a6>
 8002f6c:	8019      	strh	r1, [r3, #0]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	4675      	mov	r5, lr
 8002f72:	6123      	str	r3, [r4, #16]
 8002f74:	e7b1      	b.n	8002eda <_printf_i+0x126>
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	1d11      	adds	r1, r2, #4
 8002f7a:	6019      	str	r1, [r3, #0]
 8002f7c:	6815      	ldr	r5, [r2, #0]
 8002f7e:	2100      	movs	r1, #0
 8002f80:	6862      	ldr	r2, [r4, #4]
 8002f82:	4628      	mov	r0, r5
 8002f84:	f000 f836 	bl	8002ff4 <memchr>
 8002f88:	b108      	cbz	r0, 8002f8e <_printf_i+0x1da>
 8002f8a:	1b40      	subs	r0, r0, r5
 8002f8c:	6060      	str	r0, [r4, #4]
 8002f8e:	6863      	ldr	r3, [r4, #4]
 8002f90:	6123      	str	r3, [r4, #16]
 8002f92:	2300      	movs	r3, #0
 8002f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f98:	e79f      	b.n	8002eda <_printf_i+0x126>
 8002f9a:	6923      	ldr	r3, [r4, #16]
 8002f9c:	462a      	mov	r2, r5
 8002f9e:	4639      	mov	r1, r7
 8002fa0:	4630      	mov	r0, r6
 8002fa2:	47c0      	blx	r8
 8002fa4:	3001      	adds	r0, #1
 8002fa6:	d0a2      	beq.n	8002eee <_printf_i+0x13a>
 8002fa8:	6823      	ldr	r3, [r4, #0]
 8002faa:	079b      	lsls	r3, r3, #30
 8002fac:	d507      	bpl.n	8002fbe <_printf_i+0x20a>
 8002fae:	2500      	movs	r5, #0
 8002fb0:	f104 0919 	add.w	r9, r4, #25
 8002fb4:	68e3      	ldr	r3, [r4, #12]
 8002fb6:	9a03      	ldr	r2, [sp, #12]
 8002fb8:	1a9b      	subs	r3, r3, r2
 8002fba:	429d      	cmp	r5, r3
 8002fbc:	db05      	blt.n	8002fca <_printf_i+0x216>
 8002fbe:	68e0      	ldr	r0, [r4, #12]
 8002fc0:	9b03      	ldr	r3, [sp, #12]
 8002fc2:	4298      	cmp	r0, r3
 8002fc4:	bfb8      	it	lt
 8002fc6:	4618      	movlt	r0, r3
 8002fc8:	e793      	b.n	8002ef2 <_printf_i+0x13e>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	464a      	mov	r2, r9
 8002fce:	4639      	mov	r1, r7
 8002fd0:	4630      	mov	r0, r6
 8002fd2:	47c0      	blx	r8
 8002fd4:	3001      	adds	r0, #1
 8002fd6:	d08a      	beq.n	8002eee <_printf_i+0x13a>
 8002fd8:	3501      	adds	r5, #1
 8002fda:	e7eb      	b.n	8002fb4 <_printf_i+0x200>
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1a7      	bne.n	8002f30 <_printf_i+0x17c>
 8002fe0:	780b      	ldrb	r3, [r1, #0]
 8002fe2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fe6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fea:	e765      	b.n	8002eb8 <_printf_i+0x104>
 8002fec:	080032dd 	.word	0x080032dd
 8002ff0:	080032cc 	.word	0x080032cc

08002ff4 <memchr>:
 8002ff4:	b510      	push	{r4, lr}
 8002ff6:	b2c9      	uxtb	r1, r1
 8002ff8:	4402      	add	r2, r0
 8002ffa:	4290      	cmp	r0, r2
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	d101      	bne.n	8003004 <memchr+0x10>
 8003000:	2000      	movs	r0, #0
 8003002:	bd10      	pop	{r4, pc}
 8003004:	781c      	ldrb	r4, [r3, #0]
 8003006:	3001      	adds	r0, #1
 8003008:	428c      	cmp	r4, r1
 800300a:	d1f6      	bne.n	8002ffa <memchr+0x6>
 800300c:	4618      	mov	r0, r3
 800300e:	bd10      	pop	{r4, pc}

08003010 <memcpy>:
 8003010:	b510      	push	{r4, lr}
 8003012:	1e43      	subs	r3, r0, #1
 8003014:	440a      	add	r2, r1
 8003016:	4291      	cmp	r1, r2
 8003018:	d100      	bne.n	800301c <memcpy+0xc>
 800301a:	bd10      	pop	{r4, pc}
 800301c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003020:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003024:	e7f7      	b.n	8003016 <memcpy+0x6>

08003026 <memmove>:
 8003026:	4288      	cmp	r0, r1
 8003028:	b510      	push	{r4, lr}
 800302a:	eb01 0302 	add.w	r3, r1, r2
 800302e:	d803      	bhi.n	8003038 <memmove+0x12>
 8003030:	1e42      	subs	r2, r0, #1
 8003032:	4299      	cmp	r1, r3
 8003034:	d10c      	bne.n	8003050 <memmove+0x2a>
 8003036:	bd10      	pop	{r4, pc}
 8003038:	4298      	cmp	r0, r3
 800303a:	d2f9      	bcs.n	8003030 <memmove+0xa>
 800303c:	1881      	adds	r1, r0, r2
 800303e:	1ad2      	subs	r2, r2, r3
 8003040:	42d3      	cmn	r3, r2
 8003042:	d100      	bne.n	8003046 <memmove+0x20>
 8003044:	bd10      	pop	{r4, pc}
 8003046:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800304a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800304e:	e7f7      	b.n	8003040 <memmove+0x1a>
 8003050:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003054:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003058:	e7eb      	b.n	8003032 <memmove+0xc>
	...

0800305c <_free_r>:
 800305c:	b538      	push	{r3, r4, r5, lr}
 800305e:	4605      	mov	r5, r0
 8003060:	2900      	cmp	r1, #0
 8003062:	d043      	beq.n	80030ec <_free_r+0x90>
 8003064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003068:	1f0c      	subs	r4, r1, #4
 800306a:	2b00      	cmp	r3, #0
 800306c:	bfb8      	it	lt
 800306e:	18e4      	addlt	r4, r4, r3
 8003070:	f000 f8d4 	bl	800321c <__malloc_lock>
 8003074:	4a1e      	ldr	r2, [pc, #120]	; (80030f0 <_free_r+0x94>)
 8003076:	6813      	ldr	r3, [r2, #0]
 8003078:	4610      	mov	r0, r2
 800307a:	b933      	cbnz	r3, 800308a <_free_r+0x2e>
 800307c:	6063      	str	r3, [r4, #4]
 800307e:	6014      	str	r4, [r2, #0]
 8003080:	4628      	mov	r0, r5
 8003082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003086:	f000 b8ca 	b.w	800321e <__malloc_unlock>
 800308a:	42a3      	cmp	r3, r4
 800308c:	d90b      	bls.n	80030a6 <_free_r+0x4a>
 800308e:	6821      	ldr	r1, [r4, #0]
 8003090:	1862      	adds	r2, r4, r1
 8003092:	4293      	cmp	r3, r2
 8003094:	bf01      	itttt	eq
 8003096:	681a      	ldreq	r2, [r3, #0]
 8003098:	685b      	ldreq	r3, [r3, #4]
 800309a:	1852      	addeq	r2, r2, r1
 800309c:	6022      	streq	r2, [r4, #0]
 800309e:	6063      	str	r3, [r4, #4]
 80030a0:	6004      	str	r4, [r0, #0]
 80030a2:	e7ed      	b.n	8003080 <_free_r+0x24>
 80030a4:	4613      	mov	r3, r2
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	b10a      	cbz	r2, 80030ae <_free_r+0x52>
 80030aa:	42a2      	cmp	r2, r4
 80030ac:	d9fa      	bls.n	80030a4 <_free_r+0x48>
 80030ae:	6819      	ldr	r1, [r3, #0]
 80030b0:	1858      	adds	r0, r3, r1
 80030b2:	42a0      	cmp	r0, r4
 80030b4:	d10b      	bne.n	80030ce <_free_r+0x72>
 80030b6:	6820      	ldr	r0, [r4, #0]
 80030b8:	4401      	add	r1, r0
 80030ba:	1858      	adds	r0, r3, r1
 80030bc:	4282      	cmp	r2, r0
 80030be:	6019      	str	r1, [r3, #0]
 80030c0:	d1de      	bne.n	8003080 <_free_r+0x24>
 80030c2:	6810      	ldr	r0, [r2, #0]
 80030c4:	6852      	ldr	r2, [r2, #4]
 80030c6:	4401      	add	r1, r0
 80030c8:	6019      	str	r1, [r3, #0]
 80030ca:	605a      	str	r2, [r3, #4]
 80030cc:	e7d8      	b.n	8003080 <_free_r+0x24>
 80030ce:	d902      	bls.n	80030d6 <_free_r+0x7a>
 80030d0:	230c      	movs	r3, #12
 80030d2:	602b      	str	r3, [r5, #0]
 80030d4:	e7d4      	b.n	8003080 <_free_r+0x24>
 80030d6:	6820      	ldr	r0, [r4, #0]
 80030d8:	1821      	adds	r1, r4, r0
 80030da:	428a      	cmp	r2, r1
 80030dc:	bf01      	itttt	eq
 80030de:	6811      	ldreq	r1, [r2, #0]
 80030e0:	6852      	ldreq	r2, [r2, #4]
 80030e2:	1809      	addeq	r1, r1, r0
 80030e4:	6021      	streq	r1, [r4, #0]
 80030e6:	6062      	str	r2, [r4, #4]
 80030e8:	605c      	str	r4, [r3, #4]
 80030ea:	e7c9      	b.n	8003080 <_free_r+0x24>
 80030ec:	bd38      	pop	{r3, r4, r5, pc}
 80030ee:	bf00      	nop
 80030f0:	200000a8 	.word	0x200000a8

080030f4 <_malloc_r>:
 80030f4:	b570      	push	{r4, r5, r6, lr}
 80030f6:	1ccd      	adds	r5, r1, #3
 80030f8:	f025 0503 	bic.w	r5, r5, #3
 80030fc:	3508      	adds	r5, #8
 80030fe:	2d0c      	cmp	r5, #12
 8003100:	bf38      	it	cc
 8003102:	250c      	movcc	r5, #12
 8003104:	2d00      	cmp	r5, #0
 8003106:	4606      	mov	r6, r0
 8003108:	db01      	blt.n	800310e <_malloc_r+0x1a>
 800310a:	42a9      	cmp	r1, r5
 800310c:	d903      	bls.n	8003116 <_malloc_r+0x22>
 800310e:	230c      	movs	r3, #12
 8003110:	6033      	str	r3, [r6, #0]
 8003112:	2000      	movs	r0, #0
 8003114:	bd70      	pop	{r4, r5, r6, pc}
 8003116:	f000 f881 	bl	800321c <__malloc_lock>
 800311a:	4a23      	ldr	r2, [pc, #140]	; (80031a8 <_malloc_r+0xb4>)
 800311c:	6814      	ldr	r4, [r2, #0]
 800311e:	4621      	mov	r1, r4
 8003120:	b991      	cbnz	r1, 8003148 <_malloc_r+0x54>
 8003122:	4c22      	ldr	r4, [pc, #136]	; (80031ac <_malloc_r+0xb8>)
 8003124:	6823      	ldr	r3, [r4, #0]
 8003126:	b91b      	cbnz	r3, 8003130 <_malloc_r+0x3c>
 8003128:	4630      	mov	r0, r6
 800312a:	f000 f867 	bl	80031fc <_sbrk_r>
 800312e:	6020      	str	r0, [r4, #0]
 8003130:	4629      	mov	r1, r5
 8003132:	4630      	mov	r0, r6
 8003134:	f000 f862 	bl	80031fc <_sbrk_r>
 8003138:	1c43      	adds	r3, r0, #1
 800313a:	d126      	bne.n	800318a <_malloc_r+0x96>
 800313c:	230c      	movs	r3, #12
 800313e:	4630      	mov	r0, r6
 8003140:	6033      	str	r3, [r6, #0]
 8003142:	f000 f86c 	bl	800321e <__malloc_unlock>
 8003146:	e7e4      	b.n	8003112 <_malloc_r+0x1e>
 8003148:	680b      	ldr	r3, [r1, #0]
 800314a:	1b5b      	subs	r3, r3, r5
 800314c:	d41a      	bmi.n	8003184 <_malloc_r+0x90>
 800314e:	2b0b      	cmp	r3, #11
 8003150:	d90f      	bls.n	8003172 <_malloc_r+0x7e>
 8003152:	600b      	str	r3, [r1, #0]
 8003154:	18cc      	adds	r4, r1, r3
 8003156:	50cd      	str	r5, [r1, r3]
 8003158:	4630      	mov	r0, r6
 800315a:	f000 f860 	bl	800321e <__malloc_unlock>
 800315e:	f104 000b 	add.w	r0, r4, #11
 8003162:	1d23      	adds	r3, r4, #4
 8003164:	f020 0007 	bic.w	r0, r0, #7
 8003168:	1ac3      	subs	r3, r0, r3
 800316a:	d01b      	beq.n	80031a4 <_malloc_r+0xb0>
 800316c:	425a      	negs	r2, r3
 800316e:	50e2      	str	r2, [r4, r3]
 8003170:	bd70      	pop	{r4, r5, r6, pc}
 8003172:	428c      	cmp	r4, r1
 8003174:	bf0b      	itete	eq
 8003176:	6863      	ldreq	r3, [r4, #4]
 8003178:	684b      	ldrne	r3, [r1, #4]
 800317a:	6013      	streq	r3, [r2, #0]
 800317c:	6063      	strne	r3, [r4, #4]
 800317e:	bf18      	it	ne
 8003180:	460c      	movne	r4, r1
 8003182:	e7e9      	b.n	8003158 <_malloc_r+0x64>
 8003184:	460c      	mov	r4, r1
 8003186:	6849      	ldr	r1, [r1, #4]
 8003188:	e7ca      	b.n	8003120 <_malloc_r+0x2c>
 800318a:	1cc4      	adds	r4, r0, #3
 800318c:	f024 0403 	bic.w	r4, r4, #3
 8003190:	42a0      	cmp	r0, r4
 8003192:	d005      	beq.n	80031a0 <_malloc_r+0xac>
 8003194:	1a21      	subs	r1, r4, r0
 8003196:	4630      	mov	r0, r6
 8003198:	f000 f830 	bl	80031fc <_sbrk_r>
 800319c:	3001      	adds	r0, #1
 800319e:	d0cd      	beq.n	800313c <_malloc_r+0x48>
 80031a0:	6025      	str	r5, [r4, #0]
 80031a2:	e7d9      	b.n	8003158 <_malloc_r+0x64>
 80031a4:	bd70      	pop	{r4, r5, r6, pc}
 80031a6:	bf00      	nop
 80031a8:	200000a8 	.word	0x200000a8
 80031ac:	200000ac 	.word	0x200000ac

080031b0 <_realloc_r>:
 80031b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b2:	4607      	mov	r7, r0
 80031b4:	4614      	mov	r4, r2
 80031b6:	460e      	mov	r6, r1
 80031b8:	b921      	cbnz	r1, 80031c4 <_realloc_r+0x14>
 80031ba:	4611      	mov	r1, r2
 80031bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80031c0:	f7ff bf98 	b.w	80030f4 <_malloc_r>
 80031c4:	b922      	cbnz	r2, 80031d0 <_realloc_r+0x20>
 80031c6:	f7ff ff49 	bl	800305c <_free_r>
 80031ca:	4625      	mov	r5, r4
 80031cc:	4628      	mov	r0, r5
 80031ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031d0:	f000 f826 	bl	8003220 <_malloc_usable_size_r>
 80031d4:	4284      	cmp	r4, r0
 80031d6:	d90f      	bls.n	80031f8 <_realloc_r+0x48>
 80031d8:	4621      	mov	r1, r4
 80031da:	4638      	mov	r0, r7
 80031dc:	f7ff ff8a 	bl	80030f4 <_malloc_r>
 80031e0:	4605      	mov	r5, r0
 80031e2:	2800      	cmp	r0, #0
 80031e4:	d0f2      	beq.n	80031cc <_realloc_r+0x1c>
 80031e6:	4631      	mov	r1, r6
 80031e8:	4622      	mov	r2, r4
 80031ea:	f7ff ff11 	bl	8003010 <memcpy>
 80031ee:	4631      	mov	r1, r6
 80031f0:	4638      	mov	r0, r7
 80031f2:	f7ff ff33 	bl	800305c <_free_r>
 80031f6:	e7e9      	b.n	80031cc <_realloc_r+0x1c>
 80031f8:	4635      	mov	r5, r6
 80031fa:	e7e7      	b.n	80031cc <_realloc_r+0x1c>

080031fc <_sbrk_r>:
 80031fc:	b538      	push	{r3, r4, r5, lr}
 80031fe:	2300      	movs	r3, #0
 8003200:	4c05      	ldr	r4, [pc, #20]	; (8003218 <_sbrk_r+0x1c>)
 8003202:	4605      	mov	r5, r0
 8003204:	4608      	mov	r0, r1
 8003206:	6023      	str	r3, [r4, #0]
 8003208:	f7fd ff3c 	bl	8001084 <_sbrk>
 800320c:	1c43      	adds	r3, r0, #1
 800320e:	d102      	bne.n	8003216 <_sbrk_r+0x1a>
 8003210:	6823      	ldr	r3, [r4, #0]
 8003212:	b103      	cbz	r3, 8003216 <_sbrk_r+0x1a>
 8003214:	602b      	str	r3, [r5, #0]
 8003216:	bd38      	pop	{r3, r4, r5, pc}
 8003218:	200002ac 	.word	0x200002ac

0800321c <__malloc_lock>:
 800321c:	4770      	bx	lr

0800321e <__malloc_unlock>:
 800321e:	4770      	bx	lr

08003220 <_malloc_usable_size_r>:
 8003220:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003224:	2800      	cmp	r0, #0
 8003226:	f1a0 0004 	sub.w	r0, r0, #4
 800322a:	bfbc      	itt	lt
 800322c:	580b      	ldrlt	r3, [r1, r0]
 800322e:	18c0      	addlt	r0, r0, r3
 8003230:	4770      	bx	lr
	...

08003234 <_init>:
 8003234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003236:	bf00      	nop
 8003238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800323a:	bc08      	pop	{r3}
 800323c:	469e      	mov	lr, r3
 800323e:	4770      	bx	lr

08003240 <_fini>:
 8003240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003242:	bf00      	nop
 8003244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003246:	bc08      	pop	{r3}
 8003248:	469e      	mov	lr, r3
 800324a:	4770      	bx	lr
