Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 11 16:44:33 2022
| Host         : LAPTOP-9GJB53N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ParCoGli_timing_summary_routed.rpt -pb ParCoGli_timing_summary_routed.pb -rpx ParCoGli_timing_summary_routed.rpx -warn_on_violation
| Design       : ParCoGli
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     13          
TIMING-20  Warning   Non-clocked latch                 97          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3064)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (97)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3064)
---------------------------
 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[10]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[11]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[12]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[13]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[14]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[15]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[16]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[17]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[18]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[19]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[20]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[21]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[22]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[23]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[24]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[25]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[26]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[27]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[28]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[29]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[30]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[31]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[7]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[8]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (97)
-------------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.722        0.000                      0                  914        0.034        0.000                      0                  914        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.722        0.000                      0                  914        0.034        0.000                      0                  914        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.596ns (26.598%)  route 4.404ns (73.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.722    11.074    InyectorGlucosa/estado_anterior0
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.796    InyectorGlucosa/estado_anterior_reg[0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.596ns (26.598%)  route 4.404ns (73.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.722    11.074    InyectorGlucosa/estado_anterior0
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[1]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.796    InyectorGlucosa/estado_anterior_reg[1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.596ns (26.598%)  route 4.404ns (73.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.722    11.074    InyectorGlucosa/estado_anterior0
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[2]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.796    InyectorGlucosa/estado_anterior_reg[2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.596ns (26.598%)  route 4.404ns (73.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.722    11.074    InyectorGlucosa/estado_anterior0
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X65Y95         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[3]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.796    InyectorGlucosa/estado_anterior_reg[3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.596ns (27.464%)  route 4.215ns (72.536%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.533    10.885    InyectorGlucosa/estado_anterior0
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[0]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.832    InyectorGlucosa/estado_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.596ns (27.464%)  route 4.215ns (72.536%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.533    10.885    InyectorGlucosa/estado_anterior0
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.832    InyectorGlucosa/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.596ns (27.464%)  route 4.215ns (72.536%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.533    10.885    InyectorGlucosa/estado_anterior0
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[2]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.832    InyectorGlucosa/estado_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.596ns (27.464%)  route 4.215ns (72.536%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.553     5.074    InyectorGlucosa/CLK
    SLICE_X32Y95         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.951     6.481    InyectorGlucosa/divisor_reg[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  InyectorGlucosa/estado_anterior1_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.605    InyectorGlucosa/estado_anterior1_carry_i_7__1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.383    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.731     8.228    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.352 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.533    10.885    InyectorGlucosa/estado_anterior0
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[3]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.832    InyectorGlucosa/estado_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 leoGlucosaOInsulina_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 0.952ns (17.181%)  route 4.589ns (82.819%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.739     5.260    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  leoGlucosaOInsulina_reg[0]/Q
                         net (fo=10, routed)          1.120     6.836    leoGlucosaOInsulina_reg__0[0]
    SLICE_X23Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  nivelGlucemicoPrevio[1]_i_4/O
                         net (fo=1, routed)           0.715     7.675    nivelGlucemicoPrevio[1]_i_4_n_0
    SLICE_X24Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  nivelGlucemicoPrevio[1]_i_3/O
                         net (fo=3, routed)           0.836     8.635    nivelGlucemicoPrevio[1]_i_3_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.759 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     9.699    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.978    10.801    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[28]/C
                         clock pessimism              0.281    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X24Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.989    tiempoinyectoGlucosa_reg[28]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 leoGlucosaOInsulina_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 0.952ns (17.181%)  route 4.589ns (82.819%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.739     5.260    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  leoGlucosaOInsulina_reg[0]/Q
                         net (fo=10, routed)          1.120     6.836    leoGlucosaOInsulina_reg__0[0]
    SLICE_X23Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  nivelGlucemicoPrevio[1]_i_4/O
                         net (fo=1, routed)           0.715     7.675    nivelGlucemicoPrevio[1]_i_4_n_0
    SLICE_X24Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  nivelGlucemicoPrevio[1]_i_3/O
                         net (fo=3, routed)           0.836     8.635    nivelGlucemicoPrevio[1]_i_3_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.759 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     9.699    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.978    10.801    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[29]/C
                         clock pessimism              0.281    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X24Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.989    tiempoinyectoGlucosa_reg[29]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  4.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.935    InyectorGlucosa/divisor_reg[20]_i_1__2_n_7
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[20]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.946    InyectorGlucosa/divisor_reg[20]_i_1__2_n_5
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[22]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.971    InyectorGlucosa/divisor_reg[20]_i_1__2_n_6
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[21]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.971    InyectorGlucosa/divisor_reg[20]_i_1__2_n_4
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[23]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[20]_i_1__2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  InyectorGlucosa/divisor_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.974    InyectorGlucosa/divisor_reg[24]_i_1__2_n_7
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[24]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[20]_i_1__2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  InyectorGlucosa/divisor_reg[24]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.985    InyectorGlucosa/divisor_reg[24]_i_1__2_n_5
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[26]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[20]_i_1__2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  InyectorGlucosa/divisor_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.010    InyectorGlucosa/divisor_reg[24]_i_1__2_n_6
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[25]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[20]_i_1__2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  InyectorGlucosa/divisor_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.010    InyectorGlucosa/divisor_reg[24]_i_1__2_n_4
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[27]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.329%)  route 0.134ns (23.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[20]_i_1__2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  InyectorGlucosa/divisor_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.959    InyectorGlucosa/divisor_reg[24]_i_1__2_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  InyectorGlucosa/divisor_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.013    InyectorGlucosa/divisor_reg[28]_i_1__2_n_7
    SLICE_X32Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[28]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.779%)  route 0.134ns (23.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X32Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[18]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[18]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[20]_i_1__2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  InyectorGlucosa/divisor_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.959    InyectorGlucosa/divisor_reg[24]_i_1__2_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  InyectorGlucosa/divisor_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.024    InyectorGlucosa/divisor_reg[28]_i_1__2_n_5
    SLICE_X32Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X32Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[30]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      uut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y101  divisor_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y103  divisor_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y103  divisor_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y104  divisor_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y104  divisor_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y104  divisor_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y104  divisor_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X20Y105  divisor_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y101  divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y101  divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y101  divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y101  divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y103  divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y104  divisor_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucosa_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosaE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.972ns  (logic 4.065ns (40.766%)  route 5.907ns (59.234%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  nivelGlucosa_reg[13]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucosa_reg[13]/Q
                         net (fo=3, routed)           5.907     6.466    nivelGlucosaE_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.972 r  nivelGlucosaE_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.972    nivelGlucosaE[6]
    U14                                                               r  nivelGlucosaE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosaE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 4.073ns (41.087%)  route 5.841ns (58.913%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  nivelGlucosa_reg[12]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucosa_reg[12]/Q
                         net (fo=3, routed)           5.841     6.400    nivelGlucosaE_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.914 r  nivelGlucosaE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.914    nivelGlucosaE[5]
    U15                                                               r  nivelGlucosaE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosaE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.808ns  (logic 4.068ns (46.183%)  route 4.740ns (53.817%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  nivelGlucosa_reg[11]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucosa_reg[11]/Q
                         net (fo=3, routed)           4.740     5.299    nivelGlucosaE_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.808 r  nivelGlucosaE_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.808    nivelGlucosaE[4]
    W18                                                               r  nivelGlucosaE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 5.326ns (63.072%)  route 3.118ns (36.928%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.392     2.857    sNGlucosa_IBUF
    SLICE_X0Y25          LUT3 (Prop_lut3_I0_O)        0.152     3.009 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.734    ledRGB_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.710     8.444 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.444    ledRGB[1]
    M18                                                               r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosaE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 4.130ns (49.061%)  route 4.288ns (50.939%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        LDCE                         0.000     0.000 r  nivelGlucosa_reg[7]/G
    SLICE_X12Y100        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  nivelGlucosa_reg[7]/Q
                         net (fo=2, routed)           4.288     4.913    nivelGlucosaE_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.418 r  nivelGlucosaE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.418    nivelGlucosaE[0]
    U16                                                               r  nivelGlucosaE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 5.125ns (62.525%)  route 3.072ns (37.475%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.385     2.849    sNGlucosa_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.973 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686     4.660    ledRGB_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537     8.197 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.197    ledRGB[0]
    K17                                                               r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosaE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.068ns (49.777%)  route 4.104ns (50.223%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  nivelGlucosa_reg[10]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucosa_reg[10]/Q
                         net (fo=3, routed)           4.104     4.663    nivelGlucosaE_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.173 r  nivelGlucosaE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.173    nivelGlucosaE[3]
    V19                                                               r  nivelGlucosaE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosaE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 4.155ns (51.703%)  route 3.881ns (48.297%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        LDCE                         0.000     0.000 r  nivelGlucosa_reg[8]/G
    SLICE_X12Y100        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  nivelGlucosa_reg[8]/Q
                         net (fo=2, routed)           3.881     4.506    nivelGlucosaE_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.036 r  nivelGlucosaE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.036    nivelGlucosaE[1]
    E19                                                               r  nivelGlucosaE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlargina
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 5.058ns (63.016%)  route 2.969ns (36.984%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  sNGlargina (IN)
                         net (fo=0)                   0.000     0.000    sNGlargina
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  sNGlargina_IBUF_inst/O
                         net (fo=2, routed)           1.272     2.714    sNGlargina_IBUF
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     2.838 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.697     4.535    ledRGB_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.492     8.027 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.027    ledRGB[2]
    N17                                                               r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosaE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 4.060ns (50.824%)  route 3.928ns (49.176%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        LDCE                         0.000     0.000 r  nivelGlucosa_reg[9]/G
    SLICE_X13Y100        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucosa_reg[9]/Q
                         net (fo=3, routed)           3.928     4.487    nivelGlucosaE_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.988 r  nivelGlucosaE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.988    nivelGlucosaE[2]
    U19                                                               r  nivelGlucosaE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SumA3_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SumA4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.203ns (49.308%)  route 0.209ns (50.692%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        LDCE                         0.000     0.000 r  SumA3_reg[6]/G
    SLICE_X18Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA3_reg[6]/Q
                         net (fo=3, routed)           0.109     0.267    SumA3[6]
    SLICE_X19Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  SumA4_reg[7]_i_1/O
                         net (fo=1, routed)           0.100     0.412    ResulSum3[7]
    SLICE_X17Y100        LDCE                                         r  SumA4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA4_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            SumA3_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.203ns (47.437%)  route 0.225ns (52.563%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  SumA4_reg[10]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA4_reg[10]/Q
                         net (fo=5, routed)           0.164     0.322    SumA4[10]
    SLICE_X17Y101        LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  SumA3_reg[10]_i_1/O
                         net (fo=1, routed)           0.061     0.428    SumA3_reg[10]_i_1_n_0
    SLICE_X16Y101        LDCE                                         r  SumA3_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA4_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosa_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.206ns (48.044%)  route 0.223ns (51.956%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        LDCE                         0.000     0.000 r  SumA4_reg[12]/G
    SLICE_X15Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA4_reg[12]/Q
                         net (fo=6, routed)           0.223     0.381    SumA4[12]
    SLICE_X15Y99         LUT3 (Prop_lut3_I1_O)        0.048     0.429 r  nivelGlucosa_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.429    ResulSum4[12]
    SLICE_X15Y99         LDCE                                         r  nivelGlucosa_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA3_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SumA4_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.206ns (47.870%)  route 0.224ns (52.130%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        LDCE                         0.000     0.000 r  SumA3_reg[6]/G
    SLICE_X18Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA3_reg[6]/Q
                         net (fo=3, routed)           0.108     0.266    SumA3[6]
    SLICE_X19Y100        LUT4 (Prop_lut4_I2_O)        0.048     0.314 r  SumA4_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     0.430    ResulSum3[6]
    SLICE_X20Y100        LDCE                                         r  SumA4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA4_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SumA3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.206ns (47.126%)  route 0.231ns (52.874%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        LDCE                         0.000     0.000 r  SumA4_reg[7]/G
    SLICE_X17Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA4_reg[7]/Q
                         net (fo=2, routed)           0.109     0.267    SumA4[7]
    SLICE_X16Y100        LUT4 (Prop_lut4_I2_O)        0.048     0.315 r  SumA3_reg[7]_i_1/O
                         net (fo=1, routed)           0.122     0.437    SumA3_reg[7]_i_1_n_0
    SLICE_X14Y100        LDCE                                         r  SumA3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA4_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            SumA3_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.203ns (46.025%)  route 0.238ns (53.975%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        LDCE                         0.000     0.000 r  SumA4_reg[5]/G
    SLICE_X20Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA4_reg[5]/Q
                         net (fo=4, routed)           0.128     0.286    SumA4[5]
    SLICE_X19Y100        LUT3 (Prop_lut3_I0_O)        0.045     0.331 r  SumA3_reg[5]_i_1/O
                         net (fo=1, routed)           0.110     0.441    SumA3_reg[5]_i_1_n_0
    SLICE_X19Y100        LDCE                                         r  SumA3_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA3_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            SumA4_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.206ns (44.607%)  route 0.256ns (55.393%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y101        LDCE                         0.000     0.000 r  SumA3_reg[9]/G
    SLICE_X19Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA3_reg[9]/Q
                         net (fo=2, routed)           0.151     0.309    SumA3[9]
    SLICE_X18Y100        LUT5 (Prop_lut5_I0_O)        0.048     0.357 r  SumA4_reg[9]_i_1/O
                         net (fo=1, routed)           0.105     0.462    ResulSum3[9]
    SLICE_X17Y101        LDCE                                         r  SumA4_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA4_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            SumA3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.203ns (42.439%)  route 0.275ns (57.561%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        LDCE                         0.000     0.000 r  SumA4_reg[5]/G
    SLICE_X20Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA4_reg[5]/Q
                         net (fo=4, routed)           0.169     0.327    SumA4[5]
    SLICE_X17Y100        LUT5 (Prop_lut5_I4_O)        0.045     0.372 r  SumA3_reg[6]_i_1/O
                         net (fo=1, routed)           0.106     0.478    SumA3_reg[6]_i_1_n_0
    SLICE_X18Y100        LDCE                                         r  SumA3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB4_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            SumA3_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.203ns (42.407%)  route 0.276ns (57.593%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        LDCE                         0.000     0.000 r  SumB4_reg[9]/G
    SLICE_X17Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumB4_reg[9]/Q
                         net (fo=3, routed)           0.114     0.272    SumB4[4]
    SLICE_X17Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.317 r  SumA3_reg[9]_i_1/O
                         net (fo=1, routed)           0.161     0.479    SumA3_reg[9]_i_1_n_0
    SLICE_X19Y101        LDCE                                         r  SumA3_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA4_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            SumA3_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.203ns (42.213%)  route 0.278ns (57.787%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        LDCE                         0.000     0.000 r  SumA4_reg[12]/G
    SLICE_X15Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA4_reg[12]/Q
                         net (fo=6, routed)           0.223     0.381    SumA4[12]
    SLICE_X15Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.426 r  SumA3_reg[12]_i_1/O
                         net (fo=1, routed)           0.055     0.481    SumA3_reg[12]_i_1_n_0
    SLICE_X14Y99         LDCE                                         r  SumA3_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buzzy/buzz_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 3.963ns (57.833%)  route 2.890ns (42.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.555     5.076    Buzzy/CLK
    SLICE_X29Y98         FDRE                                         r  Buzzy/buzz_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Buzzy/buzz_int_reg/Q
                         net (fo=2, routed)           2.890     8.421    buzzer_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.507    11.928 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    11.928    buzzer
    G3                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 4.094ns (67.559%)  route 1.966ns (32.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  InyectorbombaInsGlargina/estado_reg[3]/Q
                         net (fo=2, routed)           1.966     7.697    bombaInsGlargina_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.675    11.372 r  bombaInsGlargina_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.372    bombaInsGlargina[3]
    B16                                                               r  bombaInsGlargina[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.976ns (65.841%)  route 2.063ns (34.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  InyectorbombaInsGlargina/estado_reg[0]/Q
                         net (fo=2, routed)           2.063     7.831    bombaInsGlargina_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.351 r  bombaInsGlargina_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.351    bombaInsGlargina[0]
    A14                                                               r  bombaInsGlargina[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.959ns (65.745%)  route 2.063ns (34.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsLispro/estado_reg[0]/Q
                         net (fo=2, routed)           2.063     7.829    bombaInsLispro_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.332 r  bombaInsLispro_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.332    bombaInsLispro[0]
    A15                                                               r  bombaInsLispro[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.982ns  (logic 4.083ns (68.254%)  route 1.899ns (31.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  InyectorbombaInsLispro/estado_reg[3]/Q
                         net (fo=2, routed)           1.899     7.628    bombaInsLispro_OBUF[3]
    C16                  OBUF (Prop_obuf_I_O)         3.664    11.293 r  bombaInsLispro_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.293    bombaInsLispro[3]
    C16                                                               r  bombaInsLispro[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 4.165ns (68.846%)  route 1.885ns (31.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.626     5.147    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  InyectorGlucosa/estado_reg[1]/Q
                         net (fo=2, routed)           1.885     7.510    bombaGlucosa_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.687    11.197 r  bombaGlucosa_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.197    bombaGlucosa[1]
    L2                                                                r  bombaGlucosa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 3.981ns (68.338%)  route 1.844ns (31.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  InyectorbombaInsGlargina/estado_reg[2]/Q
                         net (fo=2, routed)           1.844     7.613    bombaInsGlargina_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.137 r  bombaInsGlargina_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.137    bombaInsGlargina[2]
    B15                                                               r  bombaInsGlargina[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.961ns (68.037%)  route 1.861ns (31.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsLispro/estado_reg[2]/Q
                         net (fo=2, routed)           1.861     7.627    bombaInsLispro_OBUF[2]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.132 r  bombaInsLispro_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.132    bombaInsLispro[2]
    C15                                                               r  bombaInsLispro[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 4.145ns (69.451%)  route 1.823ns (30.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.626     5.147    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  InyectorGlucosa/estado_reg[3]/Q
                         net (fo=2, routed)           1.823     7.448    bombaGlucosa_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.667    11.115 r  bombaGlucosa_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.115    bombaGlucosa[3]
    G2                                                                r  bombaGlucosa[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 4.106ns (70.904%)  route 1.685ns (29.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  InyectorbombaInsGlargina/estado_reg[1]/Q
                         net (fo=2, routed)           1.685     7.416    bombaInsGlargina_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.103 r  bombaInsGlargina_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.103    bombaInsGlargina[1]
    A16                                                               r  bombaInsGlargina[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edaddr_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.326%)  route 0.227ns (61.674%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[3]/Q
                         net (fo=11, routed)          0.227     1.897    leoGlucosaOInsulina_reg[3]
    SLICE_X23Y101        LDCE                                         r  edaddr_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.185ns (32.131%)  route 0.391ns (67.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[2]/Q
                         net (fo=21, routed)          0.391     2.060    leoGlucosaOInsulina_reg__0[2]
    SLICE_X27Y101        LUT2 (Prop_lut2_I1_O)        0.044     2.104 r  SumA1_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.104    SumA1_reg[14]_i_1_n_0
    SLICE_X27Y101        LDCE                                         r  SumA1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumB1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.256ns (35.953%)  route 0.456ns (64.047%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     1.687 r  uut/U0/DO[7]
                         net (fo=4, routed)           0.456     2.143    do_out[7]
    SLICE_X27Y100        LDCE                                         r  SumB1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.186ns (29.623%)  route 0.442ns (70.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[2]/Q
                         net (fo=21, routed)          0.335     2.004    leoGlucosaOInsulina_reg__0[2]
    SLICE_X21Y100        LUT4 (Prop_lut4_I0_O)        0.045     2.049 r  SumA1_reg[8]_i_1/O
                         net (fo=1, routed)           0.107     2.157    SumA1_reg[8]_i_1_n_0
    SLICE_X22Y100        LDCE                                         r  SumA1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[2]/Q
                         net (fo=21, routed)          0.224     1.893    leoGlucosaOInsulina_reg__0[2]
    SLICE_X27Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  SumA1_reg[5]_i_1/O
                         net (fo=1, routed)           0.249     2.187    SumA1_reg[5]_i_1_n_0
    SLICE_X27Y101        LDCE                                         r  SumA1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumB1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.256ns (33.821%)  route 0.501ns (66.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.687 r  uut/U0/DO[9]
                         net (fo=4, routed)           0.501     2.188    do_out[9]
    SLICE_X27Y100        LDCE                                         r  SumB1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA3_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.186ns (27.737%)  route 0.485ns (72.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDSE                                         r  leoGlucosaOInsulina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDSE (Prop_fdse_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[1]/Q
                         net (fo=19, routed)          0.424     2.093    leoGlucosaOInsulina_reg__0[1]
    SLICE_X17Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.138 r  SumA3_reg[10]_i_1/O
                         net (fo=1, routed)           0.061     2.199    SumA3_reg[10]_i_1_n_0
    SLICE_X16Y101        LDCE                                         r  SumA3_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[2]/Q
                         net (fo=21, routed)          0.320     1.989    leoGlucosaOInsulina_reg__0[2]
    SLICE_X25Y101        LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  SumA1_reg[13]_i_1/O
                         net (fo=1, routed)           0.170     2.205    SumA1_reg[13]_i_1_n_0
    SLICE_X25Y100        LDCE                                         r  SumA1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.186ns (26.095%)  route 0.527ns (73.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[2]/Q
                         net (fo=21, routed)          0.295     1.965    leoGlucosaOInsulina_reg__0[2]
    SLICE_X25Y101        LUT4 (Prop_lut4_I3_O)        0.045     2.010 r  SumA1_reg[15]_i_1/O
                         net (fo=1, routed)           0.232     2.241    SumA1_reg[15]_i_1_n_0
    SLICE_X24Y101        LDCE                                         r  SumA1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.186ns (25.884%)  route 0.533ns (74.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  leoGlucosaOInsulina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  leoGlucosaOInsulina_reg[2]/Q
                         net (fo=21, routed)          0.416     2.086    leoGlucosaOInsulina_reg__0[2]
    SLICE_X22Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.131 r  SumA1_reg[11]_i_1/O
                         net (fo=1, routed)           0.116     2.247    SumA1_reg[11]_i_1_n_0
    SLICE_X22Y101        LDCE                                         r  SumA1_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelInsulina_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.284ns  (logic 1.614ns (30.548%)  route 3.670ns (69.452%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[9]/G
    SLICE_X22Y103        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 f  nivelInsulina_reg[9]/Q
                         net (fo=1, routed)           0.658     1.420    nivelInsulina[2]
    SLICE_X22Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.544 r  tiempoinyectoInsLispro[31]_i_16/O
                         net (fo=1, routed)           0.831     2.375    tiempoinyectoInsLispro[31]_i_16_n_0
    SLICE_X24Y102        LUT4 (Prop_lut4_I0_O)        0.124     2.499 r  tiempoinyectoInsLispro[31]_i_6/O
                         net (fo=4, routed)           0.817     3.316    CInsulinaLetal/Z_1
    SLICE_X24Y103        LUT3 (Prop_lut3_I2_O)        0.153     3.469 f  tiempoinyectoInsLispro[3]_i_5/O
                         net (fo=1, routed)           0.809     4.278    tiempoinyectoInsLispro[3]_i_5_n_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I2_O)        0.327     4.605 r  tiempoinyectoInsLispro[3]_i_2/O
                         net (fo=2, routed)           0.554     5.160    tiempoinyectoInsLispro[3]_i_2_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I1_O)        0.124     5.284 r  tiempoinyectoInsLispro[1]_i_1/O
                         net (fo=1, routed)           0.000     5.284    tiempoinyectoInsLispro[1]_i_1_n_0
    SLICE_X23Y105        FDRE                                         r  tiempoinyectoInsLispro_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613     4.954    clk_IBUF_BUFG
    SLICE_X23Y105        FDRE                                         r  tiempoinyectoInsLispro_reg[1]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.614ns (31.191%)  route 3.561ns (68.809%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[9]/G
    SLICE_X22Y103        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 f  nivelInsulina_reg[9]/Q
                         net (fo=1, routed)           0.658     1.420    nivelInsulina[2]
    SLICE_X22Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.544 r  tiempoinyectoInsLispro[31]_i_16/O
                         net (fo=1, routed)           0.831     2.375    tiempoinyectoInsLispro[31]_i_16_n_0
    SLICE_X24Y102        LUT4 (Prop_lut4_I0_O)        0.124     2.499 r  tiempoinyectoInsLispro[31]_i_6/O
                         net (fo=4, routed)           0.817     3.316    CInsulinaLetal/Z_1
    SLICE_X24Y103        LUT3 (Prop_lut3_I2_O)        0.153     3.469 f  tiempoinyectoInsLispro[3]_i_5/O
                         net (fo=1, routed)           0.809     4.278    tiempoinyectoInsLispro[3]_i_5_n_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I2_O)        0.327     4.605 r  tiempoinyectoInsLispro[3]_i_2/O
                         net (fo=2, routed)           0.445     5.051    tiempoinyectoInsLispro[3]_i_2_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I1_O)        0.124     5.175 r  tiempoinyectoInsLispro[3]_i_1/O
                         net (fo=1, routed)           0.000     5.175    tiempoinyectoInsLispro[3]_i_1_n_0
    SLICE_X23Y105        FDRE                                         r  tiempoinyectoInsLispro_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613     4.954    clk_IBUF_BUFG
    SLICE_X23Y105        FDRE                                         r  tiempoinyectoInsLispro_reg[3]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.139ns (23.146%)  route 3.782ns (76.854%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.978     4.921    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[28]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.139ns (23.146%)  route 3.782ns (76.854%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.978     4.921    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[29]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.139ns (23.146%)  route 3.782ns (76.854%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.978     4.921    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[30]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.139ns (23.146%)  route 3.782ns (76.854%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.978     4.921    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  tiempoinyectoGlucosa_reg[31]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.139ns (23.823%)  route 3.642ns (76.177%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.838     4.781    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[24]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.139ns (23.823%)  route 3.642ns (76.177%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.838     4.781    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[25]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.139ns (23.823%)  route 3.642ns (76.177%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.838     4.781    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[26]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoGlucosa_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.139ns (23.823%)  route 3.642ns (76.177%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          1.055     1.822    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I1_O)        0.124     1.946 f  tiempoinyectoInsLispro[31]_i_10/O
                         net (fo=2, routed)           0.809     2.755    tiempoinyectoInsLispro[31]_i_10_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.879 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.940     3.819    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X23Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.943 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.838     4.781    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.607     4.948    clk_IBUF_BUFG
    SLICE_X24Y113        FDRE                                         r  tiempoinyectoGlucosa_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemicoPrevio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.270ns (51.616%)  route 0.253ns (48.384%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.253     0.478    nivelGlucemico[1]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.045     0.523 r  nivelGlucemicoPrevio[1]_i_1/O
                         net (fo=1, routed)           0.000     0.523    nivelGlucemicoPrevio[1]_i_1_n_0
    SLICE_X24Y103        FDRE                                         r  nivelGlucemicoPrevio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  nivelGlucemicoPrevio_reg[1]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.225ns (38.503%)  route 0.359ns (61.497%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.359     0.584    Buzzy/Q[1]
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.959    Buzzy/CLK
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[28]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.225ns (38.503%)  route 0.359ns (61.497%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.359     0.584    Buzzy/Q[1]
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.959    Buzzy/CLK
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[29]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.225ns (38.503%)  route 0.359ns (61.497%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.359     0.584    Buzzy/Q[1]
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.959    Buzzy/CLK
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[30]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.225ns (38.503%)  route 0.359ns (61.497%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.359     0.584    Buzzy/Q[1]
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.959    Buzzy/CLK
    SLICE_X28Y98         FDRE                                         r  Buzzy/divisor_reg[31]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.315ns (48.594%)  route 0.333ns (51.406%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 f  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.273     0.498    nivelGlucemico[1]
    SLICE_X23Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.543 f  tiempoinyectoInsLispro[3]_i_4/O
                         net (fo=2, routed)           0.060     0.603    tiempoinyectoInsLispro[3]_i_4_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I5_O)        0.045     0.648 r  tiempoinyectoInsLispro[1]_i_1/O
                         net (fo=1, routed)           0.000     0.648    tiempoinyectoInsLispro[1]_i_1_n_0
    SLICE_X23Y105        FDRE                                         r  tiempoinyectoInsLispro_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.919     2.047    clk_IBUF_BUFG
    SLICE_X23Y105        FDRE                                         r  tiempoinyectoInsLispro_reg[1]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemicoPrevio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.270ns (41.465%)  route 0.381ns (58.535%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[0]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[0]/Q
                         net (fo=10, routed)          0.381     0.606    nivelGlucemico[0]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.045     0.651 r  nivelGlucemicoPrevio[0]_i_1/O
                         net (fo=1, routed)           0.000     0.651    nivelGlucemicoPrevio[0]_i_1_n_0
    SLICE_X24Y103        FDRE                                         r  nivelGlucemicoPrevio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  nivelGlucemicoPrevio_reg[0]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.225ns (33.906%)  route 0.439ns (66.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.439     0.664    Buzzy/Q[1]
    SLICE_X28Y96         FDRE                                         r  Buzzy/divisor_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.831     1.958    Buzzy/CLK
    SLICE_X28Y96         FDRE                                         r  Buzzy/divisor_reg[20]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.225ns (33.906%)  route 0.439ns (66.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.439     0.664    Buzzy/Q[1]
    SLICE_X28Y96         FDRE                                         r  Buzzy/divisor_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.831     1.958    Buzzy/CLK
    SLICE_X28Y96         FDRE                                         r  Buzzy/divisor_reg[21]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.225ns (33.906%)  route 0.439ns (66.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X23Y102        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.439     0.664    Buzzy/Q[1]
    SLICE_X28Y96         FDRE                                         r  Buzzy/divisor_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.831     1.958    Buzzy/CLK
    SLICE_X28Y96         FDRE                                         r  Buzzy/divisor_reg[22]/C





