<dec f='codebrowser/include/hw/pci/pcie_port.h' l='57' type='int pcie_chassis_add_slot(struct PCIESlot * slot)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='95' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='95' u='c' c='xio3130_downstream_realize'/>
<def f='codebrowser/hw/pci/pcie_port.c' l='103' ll='115' type='int pcie_chassis_add_slot(struct PCIESlot * slot)'/>
