#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12375e140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123757ec0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x123772fd0_0 .net "active", 0 0, v0x123771360_0;  1 drivers
v0x123773080_0 .var "clk", 0 0;
v0x123773110_0 .var "clk_enable", 0 0;
v0x1237731a0_0 .net "data_address", 31 0, L_0x1237769b0;  1 drivers
v0x123773230_0 .net "data_read", 0 0, L_0x1237755f0;  1 drivers
v0x123773300_0 .var "data_readdata", 31 0;
v0x123773390_0 .net "data_write", 0 0, L_0x123775580;  1 drivers
v0x123773440_0 .net "data_writedata", 31 0, L_0x123776360;  1 drivers
v0x1237734f0_0 .net "instr_address", 31 0, L_0x123777850;  1 drivers
v0x123773620_0 .var "instr_readdata", 31 0;
v0x1237736b0_0 .net "register_v0", 31 0, L_0x1237762f0;  1 drivers
v0x123773780_0 .var "reset", 0 0;
S_0x1237456d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x123757ec0;
 .timescale 0 0;
v0x123712490_0 .var "imm", 15 0;
v0x12376c510_0 .var "imm_instr", 31 0;
v0x12376c5b0_0 .var "opcode", 5 0;
v0x12376c660_0 .var "rs", 4 0;
v0x12376c710_0 .var "rt", 4 0;
E_0x123760290 .event posedge, v0x12376ed50_0;
S_0x12376c800 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x123757ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x123775580 .functor BUFZ 1, L_0x123775110, C4<0>, C4<0>, C4<0>;
L_0x1237755f0 .functor BUFZ 1, L_0x123775070, C4<0>, C4<0>, C4<0>;
L_0x123775ce0 .functor BUFZ 1, L_0x123774f40, C4<0>, C4<0>, C4<0>;
L_0x123776360 .functor BUFZ 32, L_0x123776200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1237764f0 .functor BUFZ 32, L_0x123775f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1237769b0 .functor BUFZ 32, v0x12376d160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1237771b0 .functor OR 1, L_0x123776e50, L_0x1237770d0, C4<0>, C4<0>;
L_0x123777380 .functor AND 1, L_0x123777450, L_0x123777730, C4<1>, C4<1>;
L_0x123777850 .functor BUFZ 32, v0x12376ee00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123770540_0 .net *"_ivl_11", 4 0, L_0x1237758e0;  1 drivers
v0x1237705d0_0 .net *"_ivl_13", 4 0, L_0x123775980;  1 drivers
L_0x128078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123770660_0 .net/2u *"_ivl_26", 15 0, L_0x128078208;  1 drivers
v0x1237706f0_0 .net *"_ivl_29", 15 0, L_0x1237765a0;  1 drivers
L_0x128078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x123770780_0 .net/2u *"_ivl_36", 31 0, L_0x128078298;  1 drivers
v0x123770830_0 .net *"_ivl_40", 31 0, L_0x123776d00;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1237708e0_0 .net *"_ivl_43", 25 0, L_0x1280782e0;  1 drivers
L_0x128078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x123770990_0 .net/2u *"_ivl_44", 31 0, L_0x128078328;  1 drivers
v0x123770a40_0 .net *"_ivl_46", 0 0, L_0x123776e50;  1 drivers
v0x123770b50_0 .net *"_ivl_48", 31 0, L_0x123776f30;  1 drivers
L_0x128078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123770bf0_0 .net *"_ivl_51", 25 0, L_0x128078370;  1 drivers
L_0x1280783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123770ca0_0 .net/2u *"_ivl_52", 31 0, L_0x1280783b8;  1 drivers
v0x123770d50_0 .net *"_ivl_54", 0 0, L_0x1237770d0;  1 drivers
v0x123770df0_0 .net *"_ivl_58", 31 0, L_0x1237772e0;  1 drivers
L_0x128078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123770ea0_0 .net *"_ivl_61", 25 0, L_0x128078400;  1 drivers
L_0x128078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123770f50_0 .net/2u *"_ivl_62", 31 0, L_0x128078448;  1 drivers
v0x123771000_0 .net *"_ivl_64", 0 0, L_0x123777450;  1 drivers
v0x123771190_0 .net *"_ivl_67", 5 0, L_0x1237774f0;  1 drivers
L_0x128078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x123771220_0 .net/2u *"_ivl_68", 5 0, L_0x128078490;  1 drivers
v0x1237712c0_0 .net *"_ivl_70", 0 0, L_0x123777730;  1 drivers
v0x123771360_0 .var "active", 0 0;
v0x123771400_0 .net "alu_control_out", 3 0, v0x12376d5b0_0;  1 drivers
v0x1237714e0_0 .net "alu_fcode", 5 0, L_0x123776410;  1 drivers
v0x123771570_0 .net "alu_op", 1 0, L_0x1237753e0;  1 drivers
v0x123771600_0 .net "alu_op1", 31 0, L_0x1237764f0;  1 drivers
v0x123771690_0 .net "alu_op2", 31 0, L_0x123776830;  1 drivers
v0x123771720_0 .net "alu_out", 31 0, v0x12376d160_0;  1 drivers
v0x1237717d0_0 .net "alu_src", 0 0, L_0x123774d60;  1 drivers
v0x123771880_0 .net "alu_z_flag", 0 0, L_0x123776aa0;  1 drivers
v0x123771930_0 .net "branch", 0 0, L_0x1237751c0;  1 drivers
v0x1237719e0_0 .net "clk", 0 0, v0x123773080_0;  1 drivers
v0x123771ab0_0 .net "clk_enable", 0 0, v0x123773110_0;  1 drivers
v0x123771b40_0 .net "curr_addr", 31 0, v0x12376ee00_0;  1 drivers
v0x1237710b0_0 .net "curr_addr_p4", 31 0, L_0x123776bc0;  1 drivers
v0x123771dd0_0 .net "data_address", 31 0, L_0x1237769b0;  alias, 1 drivers
v0x123771e60_0 .net "data_read", 0 0, L_0x1237755f0;  alias, 1 drivers
v0x123771ef0_0 .net "data_readdata", 31 0, v0x123773300_0;  1 drivers
v0x123771f80_0 .net "data_write", 0 0, L_0x123775580;  alias, 1 drivers
v0x123772010_0 .net "data_writedata", 31 0, L_0x123776360;  alias, 1 drivers
v0x1237720a0_0 .net "instr_address", 31 0, L_0x123777850;  alias, 1 drivers
v0x123772150_0 .net "instr_opcode", 5 0, L_0x123774550;  1 drivers
v0x123772210_0 .net "instr_readdata", 31 0, v0x123773620_0;  1 drivers
v0x1237722b0_0 .net "j_type", 0 0, L_0x1237771b0;  1 drivers
v0x123772350_0 .net "jr_type", 0 0, L_0x123777380;  1 drivers
v0x1237723f0_0 .net "mem_read", 0 0, L_0x123775070;  1 drivers
v0x1237724a0_0 .net "mem_to_reg", 0 0, L_0x123774e90;  1 drivers
v0x123772550_0 .net "mem_write", 0 0, L_0x123775110;  1 drivers
v0x123772600_0 .var "next_instr_addr", 31 0;
v0x1237726b0_0 .net "offset", 31 0, L_0x123776790;  1 drivers
v0x123772740_0 .net "reg_a_read_data", 31 0, L_0x123775f50;  1 drivers
v0x1237727f0_0 .net "reg_a_read_index", 4 0, L_0x1237756a0;  1 drivers
v0x1237728a0_0 .net "reg_b_read_data", 31 0, L_0x123776200;  1 drivers
v0x123772950_0 .net "reg_b_read_index", 4 0, L_0x123775780;  1 drivers
v0x123772a00_0 .net "reg_dst", 0 0, L_0x123774c70;  1 drivers
v0x123772ab0_0 .net "reg_write", 0 0, L_0x123774f40;  1 drivers
v0x123772b60_0 .net "reg_write_data", 31 0, L_0x123775b40;  1 drivers
v0x123772c10_0 .net "reg_write_enable", 0 0, L_0x123775ce0;  1 drivers
v0x123772cc0_0 .net "reg_write_index", 4 0, L_0x123775a20;  1 drivers
v0x123772d70_0 .net "register_v0", 31 0, L_0x1237762f0;  alias, 1 drivers
v0x123772e20_0 .net "reset", 0 0, v0x123773780_0;  1 drivers
E_0x12376cb50/0 .event edge, v0x12376e340_0, v0x12376d250_0, v0x1237710b0_0, v0x1237726b0_0;
E_0x12376cb50/1 .event edge, v0x1237722b0_0, v0x123772210_0, v0x123772350_0, v0x12376f940_0;
E_0x12376cb50 .event/or E_0x12376cb50/0, E_0x12376cb50/1;
L_0x123774550 .part v0x123773620_0, 26, 6;
L_0x1237756a0 .part v0x123773620_0, 21, 5;
L_0x123775780 .part v0x123773620_0, 16, 5;
L_0x1237758e0 .part v0x123773620_0, 11, 5;
L_0x123775980 .part v0x123773620_0, 16, 5;
L_0x123775a20 .functor MUXZ 5, L_0x123775980, L_0x1237758e0, L_0x123774c70, C4<>;
L_0x123775b40 .functor MUXZ 32, v0x12376d160_0, v0x123773300_0, L_0x123774e90, C4<>;
L_0x123776410 .part v0x123773620_0, 0, 6;
L_0x1237765a0 .part v0x123773620_0, 0, 16;
L_0x123776790 .concat [ 16 16 0 0], L_0x1237765a0, L_0x128078208;
L_0x123776830 .functor MUXZ 32, L_0x123776200, L_0x123776790, L_0x123774d60, C4<>;
L_0x123776bc0 .arith/sum 32, v0x12376ee00_0, L_0x128078298;
L_0x123776d00 .concat [ 6 26 0 0], L_0x123774550, L_0x1280782e0;
L_0x123776e50 .cmp/eq 32, L_0x123776d00, L_0x128078328;
L_0x123776f30 .concat [ 6 26 0 0], L_0x123774550, L_0x128078370;
L_0x1237770d0 .cmp/eq 32, L_0x123776f30, L_0x1280783b8;
L_0x1237772e0 .concat [ 6 26 0 0], L_0x123774550, L_0x128078400;
L_0x123777450 .cmp/eq 32, L_0x1237772e0, L_0x128078448;
L_0x1237774f0 .part v0x123773620_0, 0, 6;
L_0x123777730 .cmp/ne 6, L_0x1237774f0, L_0x128078490;
S_0x12376cbc0 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x12376c800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x128078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12376ce80_0 .net/2u *"_ivl_0", 31 0, L_0x128078250;  1 drivers
v0x12376cf40_0 .net "control", 3 0, v0x12376d5b0_0;  alias, 1 drivers
v0x12376cff0_0 .net "op1", 31 0, L_0x1237764f0;  alias, 1 drivers
v0x12376d0b0_0 .net "op2", 31 0, L_0x123776830;  alias, 1 drivers
v0x12376d160_0 .var "result", 31 0;
v0x12376d250_0 .net "z_flag", 0 0, L_0x123776aa0;  alias, 1 drivers
E_0x12376ce30 .event edge, v0x12376d0b0_0, v0x12376cff0_0, v0x12376cf40_0;
L_0x123776aa0 .cmp/eq 32, v0x12376d160_0, L_0x128078250;
S_0x12376d370 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x12376c800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12376d5b0_0 .var "alu_control_out", 3 0;
v0x12376d670_0 .net "alu_fcode", 5 0, L_0x123776410;  alias, 1 drivers
v0x12376d710_0 .net "alu_opcode", 1 0, L_0x1237753e0;  alias, 1 drivers
E_0x12376d580 .event edge, v0x12376d710_0, v0x12376d670_0;
S_0x12376d820 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x12376c800;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x123774c70 .functor BUFZ 1, L_0x1237747a0, C4<0>, C4<0>, C4<0>;
L_0x123774d60 .functor OR 1, L_0x1237748c0, L_0x123774a20, C4<0>, C4<0>;
L_0x123774e90 .functor BUFZ 1, L_0x1237748c0, C4<0>, C4<0>, C4<0>;
L_0x123774f40 .functor OR 1, L_0x1237747a0, L_0x1237748c0, C4<0>, C4<0>;
L_0x123775070 .functor BUFZ 1, L_0x1237748c0, C4<0>, C4<0>, C4<0>;
L_0x123775110 .functor BUFZ 1, L_0x123774a20, C4<0>, C4<0>, C4<0>;
L_0x1237751c0 .functor BUFZ 1, L_0x123774b60, C4<0>, C4<0>, C4<0>;
L_0x1237752f0 .functor BUFZ 1, L_0x1237747a0, C4<0>, C4<0>, C4<0>;
L_0x123775480 .functor BUFZ 1, L_0x123774b60, C4<0>, C4<0>, C4<0>;
v0x12376db20_0 .net *"_ivl_0", 31 0, L_0x123774670;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12376dbd0_0 .net/2u *"_ivl_12", 5 0, L_0x1280780e8;  1 drivers
L_0x128078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12376dc80_0 .net/2u *"_ivl_16", 5 0, L_0x128078130;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12376dd40_0 .net *"_ivl_3", 25 0, L_0x128078010;  1 drivers
v0x12376ddf0_0 .net *"_ivl_37", 0 0, L_0x1237752f0;  1 drivers
L_0x128078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12376dee0_0 .net/2u *"_ivl_4", 31 0, L_0x128078058;  1 drivers
v0x12376df90_0 .net *"_ivl_42", 0 0, L_0x123775480;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12376e040_0 .net/2u *"_ivl_8", 5 0, L_0x1280780a0;  1 drivers
v0x12376e0f0_0 .net "alu_op", 1 0, L_0x1237753e0;  alias, 1 drivers
v0x12376e220_0 .net "alu_src", 0 0, L_0x123774d60;  alias, 1 drivers
v0x12376e2b0_0 .net "beq", 0 0, L_0x123774b60;  1 drivers
v0x12376e340_0 .net "branch", 0 0, L_0x1237751c0;  alias, 1 drivers
v0x12376e3d0_0 .net "instr_opcode", 5 0, L_0x123774550;  alias, 1 drivers
v0x12376e460_0 .var "jump", 0 0;
v0x12376e4f0_0 .net "lw", 0 0, L_0x1237748c0;  1 drivers
v0x12376e590_0 .net "mem_read", 0 0, L_0x123775070;  alias, 1 drivers
v0x12376e630_0 .net "mem_to_reg", 0 0, L_0x123774e90;  alias, 1 drivers
v0x12376e7d0_0 .net "mem_write", 0 0, L_0x123775110;  alias, 1 drivers
v0x12376e870_0 .net "r_format", 0 0, L_0x1237747a0;  1 drivers
v0x12376e910_0 .net "reg_dst", 0 0, L_0x123774c70;  alias, 1 drivers
v0x12376e9b0_0 .net "reg_write", 0 0, L_0x123774f40;  alias, 1 drivers
v0x12376ea50_0 .net "sw", 0 0, L_0x123774a20;  1 drivers
L_0x123774670 .concat [ 6 26 0 0], L_0x123774550, L_0x128078010;
L_0x1237747a0 .cmp/eq 32, L_0x123774670, L_0x128078058;
L_0x1237748c0 .cmp/eq 6, L_0x123774550, L_0x1280780a0;
L_0x123774a20 .cmp/eq 6, L_0x123774550, L_0x1280780e8;
L_0x123774b60 .cmp/eq 6, L_0x123774550, L_0x128078130;
L_0x1237753e0 .concat8 [ 1 1 0 0], L_0x123775480, L_0x1237752f0;
S_0x12376ebe0 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x12376c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12376ed50_0 .net "clk", 0 0, v0x123773080_0;  alias, 1 drivers
v0x12376ee00_0 .var "curr_addr", 31 0;
v0x12376eeb0_0 .net "next_addr", 31 0, v0x123772600_0;  1 drivers
v0x12376ef70_0 .net "reset", 0 0, v0x123773780_0;  alias, 1 drivers
S_0x12376f070 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x12376c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x123775f50 .functor BUFZ 32, L_0x123775d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123776200 .functor BUFZ 32, L_0x123776040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12376fd30_2 .array/port v0x12376fd30, 2;
L_0x1237762f0 .functor BUFZ 32, v0x12376fd30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12376f3e0_0 .net *"_ivl_0", 31 0, L_0x123775d90;  1 drivers
v0x12376f480_0 .net *"_ivl_10", 6 0, L_0x1237760e0;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12376f520_0 .net *"_ivl_13", 1 0, L_0x1280781c0;  1 drivers
v0x12376f5d0_0 .net *"_ivl_2", 6 0, L_0x123775e30;  1 drivers
L_0x128078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12376f680_0 .net *"_ivl_5", 1 0, L_0x128078178;  1 drivers
v0x12376f770_0 .net *"_ivl_8", 31 0, L_0x123776040;  1 drivers
v0x12376f820_0 .net "r_clk", 0 0, v0x123773080_0;  alias, 1 drivers
v0x12376f8b0_0 .net "r_clk_enable", 0 0, v0x123773110_0;  alias, 1 drivers
v0x12376f940_0 .net "read_data1", 31 0, L_0x123775f50;  alias, 1 drivers
v0x12376fa70_0 .net "read_data2", 31 0, L_0x123776200;  alias, 1 drivers
v0x12376fb20_0 .net "read_reg1", 4 0, L_0x1237756a0;  alias, 1 drivers
v0x12376fbd0_0 .net "read_reg2", 4 0, L_0x123775780;  alias, 1 drivers
v0x12376fc80_0 .net "register_v0", 31 0, L_0x1237762f0;  alias, 1 drivers
v0x12376fd30 .array "registers", 0 31, 31 0;
v0x1237700d0_0 .net "reset", 0 0, v0x123773780_0;  alias, 1 drivers
v0x123770180_0 .net "write_control", 0 0, L_0x123775ce0;  alias, 1 drivers
v0x123770210_0 .net "write_data", 31 0, L_0x123775b40;  alias, 1 drivers
v0x1237703a0_0 .net "write_reg", 4 0, L_0x123775a20;  alias, 1 drivers
L_0x123775d90 .array/port v0x12376fd30, L_0x123775e30;
L_0x123775e30 .concat [ 5 2 0 0], L_0x1237756a0, L_0x128078178;
L_0x123776040 .array/port v0x12376fd30, L_0x1237760e0;
L_0x1237760e0 .concat [ 5 2 0 0], L_0x123775780, L_0x1280781c0;
S_0x123748a10 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x1237779f0 .functor BUFZ 32, L_0x123777950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123773840_0 .net *"_ivl_0", 31 0, L_0x123777950;  1 drivers
o0x128041ea0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1237738e0_0 .net "clk", 0 0, o0x128041ea0;  0 drivers
o0x128041ed0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123773980_0 .net "data_address", 31 0, o0x128041ed0;  0 drivers
o0x128041f00 .functor BUFZ 1, C4<z>; HiZ drive
v0x123773a20_0 .net "data_read", 0 0, o0x128041f00;  0 drivers
v0x123773ac0_0 .net "data_readdata", 31 0, L_0x1237779f0;  1 drivers
o0x128041f60 .functor BUFZ 1, C4<z>; HiZ drive
v0x123773bb0_0 .net "data_write", 0 0, o0x128041f60;  0 drivers
o0x128041f90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123773c50_0 .net "data_writedata", 31 0, o0x128041f90;  0 drivers
v0x123773d00_0 .var/i "i", 31 0;
v0x123773db0 .array "ram", 0 65535, 31 0;
E_0x123773810 .event posedge, v0x1237738e0_0;
L_0x123777950 .array/port v0x123773db0, o0x128041ed0;
S_0x123745d70 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x123747100 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x123777be0 .functor BUFZ 32, L_0x123777a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123774190_0 .net *"_ivl_0", 31 0, L_0x123777a60;  1 drivers
v0x123774250_0 .net *"_ivl_3", 29 0, L_0x123777b00;  1 drivers
o0x1280421a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1237742f0_0 .net "instr_address", 31 0, o0x1280421a0;  0 drivers
v0x123774390_0 .net "instr_readdata", 31 0, L_0x123777be0;  1 drivers
v0x123774440 .array "memory1", 0 65535, 31 0;
L_0x123777a60 .array/port v0x123774440, L_0x123777b00;
L_0x123777b00 .part o0x1280421a0, 0, 30;
S_0x123773f40 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x123745d70;
 .timescale 0 0;
v0x123774100_0 .var/i "i", 31 0;
    .scope S_0x12376f070;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12376fd30, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12376f070;
T_1 ;
    %wait E_0x123760290;
    %load/vec4 v0x1237700d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12376f8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x123770180_0;
    %load/vec4 v0x1237703a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x123770210_0;
    %load/vec4 v0x1237703a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12376fd30, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12376d370;
T_2 ;
    %wait E_0x12376d580;
    %load/vec4 v0x12376d710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12376d5b0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12376d710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12376d5b0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12376d710_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12376d670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12376d5b0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12376d5b0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12376d5b0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12376d5b0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12376d5b0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12376cbc0;
T_3 ;
    %wait E_0x12376ce30;
    %load/vec4 v0x12376cf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12376d160_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12376cff0_0;
    %load/vec4 v0x12376d0b0_0;
    %and;
    %assign/vec4 v0x12376d160_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12376cff0_0;
    %load/vec4 v0x12376d0b0_0;
    %or;
    %assign/vec4 v0x12376d160_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12376cff0_0;
    %load/vec4 v0x12376d0b0_0;
    %add;
    %assign/vec4 v0x12376d160_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12376cff0_0;
    %load/vec4 v0x12376d0b0_0;
    %sub;
    %assign/vec4 v0x12376d160_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12376cff0_0;
    %load/vec4 v0x12376d0b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12376d160_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12376cff0_0;
    %load/vec4 v0x12376d0b0_0;
    %or;
    %inv;
    %assign/vec4 v0x12376d160_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12376ebe0;
T_4 ;
    %wait E_0x123760290;
    %load/vec4 v0x12376ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12376ee00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12376eeb0_0;
    %assign/vec4 v0x12376ee00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12376c800;
T_5 ;
    %wait E_0x12376cb50;
    %load/vec4 v0x123771930_0;
    %load/vec4 v0x123771880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1237710b0_0;
    %load/vec4 v0x1237726b0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x123772600_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1237722b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1237710b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x123772210_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x123772600_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x123772350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x123772740_0;
    %store/vec4 v0x123772600_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1237710b0_0;
    %store/vec4 v0x123772600_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x123757ec0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123773080_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123773080_0;
    %inv;
    %store/vec4 v0x123773080_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x123757ec0;
T_7 ;
    %fork t_1, S_0x1237456d0;
    %jmp t_0;
    .scope S_0x1237456d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123773780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123773110_0, 0, 1;
    %wait E_0x123760290;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123773780_0, 0, 1;
    %wait E_0x123760290;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12376c5b0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12376c660_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12376c710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x123712490_0, 0, 16;
    %load/vec4 v0x12376c5b0_0;
    %load/vec4 v0x12376c660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12376c710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123712490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12376c510_0, 0, 32;
    %load/vec4 v0x12376c510_0;
    %store/vec4 v0x123773620_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x123773300_0, 0, 32;
    %delay 2, 0;
    %wait E_0x123760290;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x123773620_0, 0, 32;
    %wait E_0x123760290;
    %delay 2, 0;
    %load/vec4 v0x1237734f0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x123757ec0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x123748a10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123773d00_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x123773d00_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x123773d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123773db0, 0, 4;
    %load/vec4 v0x123773d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123773d00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x123748a10;
T_9 ;
    %wait E_0x123773810;
    %load/vec4 v0x123773bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x123773c50_0;
    %ix/getv 3, v0x123773980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123773db0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x123745d70;
T_10 ;
    %fork t_3, S_0x123773f40;
    %jmp t_2;
    .scope S_0x123773f40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123774100_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x123774100_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x123774100_0;
    %store/vec4a v0x123774440, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123774100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x123774100_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123774440, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123774440, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123774440, 4, 0;
    %end;
    .scope S_0x123745d70;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
