Analysis & Synthesis report for test2
Mon Oct 17 02:52:29 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |test2|estado_pres
 10. State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_next
 11. State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_state
 12. State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_next
 13. State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_state
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0
 22. Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 23. Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 24. Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
 27. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
 28. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator
 29. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 30. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller
 31. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller_001
 34. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. altpll Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "SDRAMtest:DRAM|altera_reset_controller:rst_controller_001"
 38. Port Connectivity Checks: "SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 39. Port Connectivity Checks: "SDRAMtest:DRAM|altera_reset_controller:rst_controller"
 40. Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
 41. Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator"
 42. Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
 43. Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module"
 44. Port Connectivity Checks: "SDRAMtest:DRAM"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 17 02:52:29 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; test2                                       ;
; Top-level Entity Name              ; test2                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 407                                         ;
;     Total combinational functions  ; 360                                         ;
;     Dedicated logic registers      ; 189                                         ;
; Total registers                    ; 189                                         ;
; Total pins                         ; 92                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; test2              ; test2              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library   ;
+----------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------+
; ADC/synthesis/submodules/unnamed_adc_mega_0.v                              ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/unnamed_adc_mega_0.v                              ; unnamed   ;
; SDRAMtest/synthesis/SDRAMtest.vhd                                          ; yes             ; User VHDL File               ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd                                          ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v                   ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v                 ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v               ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v               ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv           ; yes             ; User SystemVerilog HDL File  ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv           ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv          ; yes             ; User SystemVerilog HDL File  ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv          ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v                 ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v                 ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/altera_up_altpll.v                          ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v                          ; SDRAMtest ;
; SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v          ; yes             ; User Verilog HDL File        ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v          ; SDRAMtest ;
; test2.vhd                                                                  ; yes             ; User VHDL File               ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd                                                                  ;           ;
; altpll.tdf                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                     ;           ;
; aglobal201.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                 ;           ;
; stratix_pll.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                ;           ;
; stratixii_pll.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;           ;
; cycloneii_pll.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;           ;
; db/altpll_nea2.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf                                                         ;           ;
+----------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 407                                                                                                                                                 ;
;                                             ;                                                                                                                                                     ;
; Total combinational functions               ; 360                                                                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                     ;
;     -- 4 input functions                    ; 156                                                                                                                                                 ;
;     -- 3 input functions                    ; 122                                                                                                                                                 ;
;     -- <=2 input functions                  ; 82                                                                                                                                                  ;
;                                             ;                                                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                                                     ;
;     -- normal mode                          ; 322                                                                                                                                                 ;
;     -- arithmetic mode                      ; 38                                                                                                                                                  ;
;                                             ;                                                                                                                                                     ;
; Total registers                             ; 189                                                                                                                                                 ;
;     -- Dedicated logic registers            ; 189                                                                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                                                                   ;
;                                             ;                                                                                                                                                     ;
; I/O pins                                    ; 92                                                                                                                                                  ;
;                                             ;                                                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                   ;
;                                             ;                                                                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                                                                   ;
;                                             ;                                                                                                                                                     ;
; Maximum fan-out node                        ; SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 187                                                                                                                                                 ;
; Total fan-out                               ; 1937                                                                                                                                                ;
; Average fan-out                             ; 2.58                                                                                                                                                ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                       ; Entity Name                                         ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |test2                                                                                                                 ; 360 (133)           ; 189 (4)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 92   ; 0            ; 0          ; |test2                                                                                                                                                                                    ; test2                                               ; work         ;
;    |SDRAMtest:DRAM|                                                                                                    ; 227 (0)             ; 185 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM                                                                                                                                                                     ; SDRAMtest                                           ; sdramtest    ;
;       |SDRAMtest_mm_interconnect_0:mm_interconnect_0|                                                                  ; 2 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0                                                                                                                       ; SDRAMtest_mm_interconnect_0                         ; SDRAMtest    ;
;          |altera_merlin_master_translator:avalon_mm_0_avm_m0_translator|                                               ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator                                                         ; altera_merlin_master_translator                     ; SDRAMtest    ;
;       |SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|                                                        ; 225 (186)           ; 181 (125)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0                                                                                                             ; SDRAMtest_new_sdram_controller_0                    ; SDRAMtest    ;
;          |SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module| ; 39 (39)             ; 56 (56)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module ; SDRAMtest_new_sdram_controller_0_input_efifo_module ; SDRAMtest    ;
;       |SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                           ; SDRAMtest_sys_sdram_pll_0                           ; SDRAMtest    ;
;          |altera_up_altpll:sys_pll|                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                  ; altera_up_altpll                                    ; SDRAMtest    ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                  ; altpll                                              ; work         ;
;                |altpll_nea2:auto_generated|                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated                                       ; altpll_nea2                                         ; work         ;
;       |altera_reset_controller:rst_controller|                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller                                                                                                                              ; altera_reset_controller                             ; SDRAMtest    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                   ; altera_reset_synchronizer                           ; SDRAMtest    ;
+------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                         ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |test2|SDRAMtest:DRAM                                                                                                                   ; SDRAMtest.qsys  ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0                                                                     ; SDRAMtest.qsys  ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator       ; SDRAMtest.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ; SDRAMtest.qsys  ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0                                                           ; SDRAMtest.qsys  ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller                                                                            ; SDRAMtest.qsys  ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller_001                                                                        ; SDRAMtest.qsys  ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |test2|estado_pres                                                 ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; estado_pres.e4 ; estado_pres.e3 ; estado_pres.e2 ; estado_pres.e1 ;
+----------------+----------------+----------------+----------------+----------------+
; estado_pres.e1 ; 0              ; 0              ; 0              ; 0              ;
; estado_pres.e2 ; 0              ; 0              ; 1              ; 1              ;
; estado_pres.e3 ; 0              ; 1              ; 0              ; 1              ;
; estado_pres.e4 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+--------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001         ;
+------------------+------------------+------------------+------------------+--------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                        ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                        ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                        ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                        ;
+------------------+------------------+------------------+------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+--------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                       ;
+------------+------------+------------+------------+--------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                ;
+------------+------------+------------+------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                 ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                 ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                 ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                 ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                 ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; led_out[0]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[1]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[2]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[3]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[4]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[5]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[6]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[7]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[8]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[9]$latch                                    ; led_out[15]         ; yes                    ;
; led_out[10]$latch                                   ; led_out[15]         ; yes                    ;
; led_out[11]$latch                                   ; led_out[15]         ; yes                    ;
; led_out[12]$latch                                   ; led_out[15]         ; yes                    ;
; led_out[13]$latch                                   ; led_out[15]         ; yes                    ;
; led_out[14]$latch                                   ; led_out[15]         ; yes                    ;
; led_out[15]$latch                                   ; led_out[15]         ; yes                    ;
; memaddress[0]                                       ; Selector4           ; yes                    ;
; memaddress[1]                                       ; Selector4           ; yes                    ;
; memaddress[2]                                       ; Selector4           ; yes                    ;
; memaddress[3]                                       ; Selector4           ; yes                    ;
; memaddress[4]                                       ; Selector4           ; yes                    ;
; memaddress[5]                                       ; Selector4           ; yes                    ;
; memaddress[6]                                       ; Selector4           ; yes                    ;
; memaddress[7]                                       ; Selector4           ; yes                    ;
; memaddress[8]                                       ; Selector4           ; yes                    ;
; memaddress[9]                                       ; Selector4           ; yes                    ;
; memaddress[10]                                      ; Selector4           ; yes                    ;
; memaddress[11]                                      ; Selector4           ; yes                    ;
; memaddress[12]                                      ; Selector4           ; yes                    ;
; memaddress[13]                                      ; Selector4           ; yes                    ;
; memaddress[14]                                      ; Selector4           ; yes                    ;
; memaddress[15]                                      ; Selector4           ; yes                    ;
; readrequest                                         ; estado_sig          ; yes                    ;
; writerequest                                        ; estado_sig          ; yes                    ;
; memaddress[25]                                      ; Selector4           ; yes                    ;
; memaddress[16]                                      ; Selector4           ; yes                    ;
; memaddress[17]                                      ; Selector4           ; yes                    ;
; memaddress[18]                                      ; Selector4           ; yes                    ;
; memaddress[19]                                      ; Selector4           ; yes                    ;
; memaddress[20]                                      ; Selector4           ; yes                    ;
; memaddress[21]                                      ; Selector4           ; yes                    ;
; memaddress[22]                                      ; Selector4           ; yes                    ;
; memaddress[23]                                      ; Selector4           ; yes                    ;
; memaddress[24]                                      ; Selector4           ; yes                    ;
; Number of user-specified and inferred latches = 44  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_addr[5]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[3..6]  ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[2]     ; Stuck at VCC due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[1]     ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[0,7,8] ; Stuck at VCC due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[9..17] ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_1[0]     ; Stuck at VCC due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_1[1]     ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_1[2]     ; Stuck at VCC due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_1[3..6]  ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_1[7,8]   ; Stuck at VCC due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_1[9..17] ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..4,6..11]                                                                                                         ; Merged with SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]      ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[1,3..6,9,11..15]                                                                                               ; Merged with SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[10] ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0,1]                                                                                                            ; Merged with SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[10] ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[2,7,8]                                                                                                         ; Merged with SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[0]  ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0,1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[1,3..6,9..15]                                                                                                       ; Stuck at GND due to stuck port data_in                                                             ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                   ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                  ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                  ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                  ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                  ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                   ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                   ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                   ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                 ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                 ; Lost fanout                                                                                        ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                 ; Lost fanout                                                                                        ;
; Total Number of Removed Registers = 91                                                                                                                                                            ;                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[10] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[10], ;
;                                                                                                                                                                                                ; due to stuck port data_in ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; Stuck at VCC              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[0]   ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[11] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[12] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[13] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[14] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[15] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[16] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entry_0[17] ; Stuck at GND              ; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 107   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 99    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                          ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                          ; 1       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                          ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                          ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                        ; 12      ;
; SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 105     ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                          ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                          ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                          ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                          ; 2       ;
; SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                               ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                               ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                ; 2       ;
; SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                ; 2       ;
; SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 17                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module|entries[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                         ;
; 7:1                ; 26 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------------+
; Assignment                  ; Value ; From ; To                                               ;
+-----------------------------+-------+------+--------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                  ;
+-----------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 2      ; Signed Integer                                                                                       ;
; OUTCLK0_DIV    ; 1      ; Signed Integer                                                                                       ;
; OUTCLK1_MULT   ; 2      ; Signed Integer                                                                                       ;
; OUTCLK1_DIV    ; 1      ; Signed Integer                                                                                       ;
; OUTCLK2_MULT   ; 2      ; Signed Integer                                                                                       ;
; OUTCLK2_DIV    ; 1      ; Signed Integer                                                                                       ;
; PHASE_SHIFT    ; -3000  ; Signed Integer                                                                                       ;
; DEVICE_FAMILY  ; MAX 10 ; String                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                       ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                    ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                    ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                    ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                             ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                             ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                             ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                             ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                             ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                    ;
; M                             ; 0                 ; Untyped                                                                                                    ;
; N                             ; 1                 ; Untyped                                                                                                    ;
; M2                            ; 1                 ; Untyped                                                                                                    ;
; N2                            ; 1                 ; Untyped                                                                                                    ;
; SS                            ; 1                 ; Untyped                                                                                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                    ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; C0_PH                         ; 0                 ; Untyped                                                                                                    ;
; C1_PH                         ; 0                 ; Untyped                                                                                                    ;
; C2_PH                         ; 0                 ; Untyped                                                                                                    ;
; C3_PH                         ; 0                 ; Untyped                                                                                                    ;
; C4_PH                         ; 0                 ; Untyped                                                                                                    ;
; C5_PH                         ; 0                 ; Untyped                                                                                                    ;
; C6_PH                         ; 0                 ; Untyped                                                                                                    ;
; C7_PH                         ; 0                 ; Untyped                                                                                                    ;
; C8_PH                         ; 0                 ; Untyped                                                                                                    ;
; C9_PH                         ; 0                 ; Untyped                                                                                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                    ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                    ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                    ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                    ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                    ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                    ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                    ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                    ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                    ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                    ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                    ;
; L0_PH                         ; 0                 ; Untyped                                                                                                    ;
; L1_PH                         ; 0                 ; Untyped                                                                                                    ;
; G0_PH                         ; 0                 ; Untyped                                                                                                    ;
; G1_PH                         ; 0                 ; Untyped                                                                                                    ;
; G2_PH                         ; 0                 ; Untyped                                                                                                    ;
; G3_PH                         ; 0                 ; Untyped                                                                                                    ;
; E0_PH                         ; 0                 ; Untyped                                                                                                    ;
; E1_PH                         ; 0                 ; Untyped                                                                                                    ;
; E2_PH                         ; 0                 ; Untyped                                                                                                    ;
; E3_PH                         ; 0                 ; Untyped                                                                                                    ;
; M_PH                          ; 0                 ; Untyped                                                                                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10            ; Untyped                                                                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                    ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                    ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                    ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                    ;
; CBXI_PARAMETER                ; altpll_nea2       ; Untyped                                                                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                    ;
; DEVICE_FAMILY                 ; MAX 10            ; Untyped                                                                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                             ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                             ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                 ;
; Entity Instance               ; SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                            ;
;     -- PLL_TYPE               ; FAST                                                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM|altera_reset_controller:rst_controller_001"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM|altera_reset_controller:rst_controller"                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+---------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                          ;
+---------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMtest:DRAM"                                                                                                   ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_reset_reset                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; master_controller_writedata[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; master_controller_writedata[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_controller_writedata[6..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_controller_writedata[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; master_controller_writedata[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_controller_writedata[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset_reset_n                      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 92                          ;
; cycloneiii_ff         ; 189                         ;
;     CLR               ; 84                          ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 81                          ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 9                           ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 370                         ;
;     arith             ; 38                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 24                          ;
;     normal            ; 332                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 156                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 17 02:52:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file adc/synthesis/unnamed.vhd
    Info (12022): Found design unit 1: unnamed-rtl File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/unnamed.vhd Line: 24
    Info (12023): Found entity 1: unnamed File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/unnamed.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/unnamed_adc_mega_0.v
    Info (12023): Found entity 1: unnamed_adc_mega_0 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/unnamed_adc_mega_0.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file sdramtest/synthesis/sdramtest.vhd
    Info (12022): Found design unit 1: SDRAMtest-rtl File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd Line: 33
    Info (12023): Found entity 1: SDRAMtest File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/sdramtest_mm_interconnect_0.v
    Info (12023): Found entity 1: SDRAMtest_mm_interconnect_0 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/sdramtest_sys_sdram_pll_0.v
    Info (12023): Found entity 1: SDRAMtest_sys_sdram_pll_0 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file sdramtest/synthesis/submodules/sdramtest_new_sdram_controller_0.v
    Info (12023): Found entity 1: SDRAMtest_new_sdram_controller_0_input_efifo_module File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: SDRAMtest_new_sdram_controller_0 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 1 entities, in source file test2.vhd
    Info (12022): Found design unit 1: test2-bh File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 36
    Info (12023): Found entity 1: test2 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 7
Warning (10037): Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "test2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at test2.vhd(38): object "reset" assigned a value but never read File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at test2.vhd(51): used implicit default value for signal "Abajo" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at test2.vhd(51): object "Aumentar" assigned a value but never read File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at test2.vhd(51): object "Disminuir" assigned a value but never read File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 51
Warning (10492): VHDL Process Statement warning at test2.vhd(158): signal "DE10Reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 158
Warning (10492): VHDL Process Statement warning at test2.vhd(169): signal "waitrequest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 169
Warning (10492): VHDL Process Statement warning at test2.vhd(171): signal "dataOUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 171
Warning (10492): VHDL Process Statement warning at test2.vhd(184): signal "waitrequest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 184
Warning (10492): VHDL Process Statement warning at test2.vhd(195): signal "waitrequest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 195
Warning (10492): VHDL Process Statement warning at test2.vhd(197): signal "memaddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 197
Warning (10492): VHDL Process Statement warning at test2.vhd(202): signal "waitrequest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 202
Warning (10492): VHDL Process Statement warning at test2.vhd(203): signal "memaddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 203
Warning (10631): VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable "reset_n", which holds its previous value in one or more paths through the process File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Warning (10631): VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable "memaddress", which holds its previous value in one or more paths through the process File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Warning (10631): VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable "readrequest", which holds its previous value in one or more paths through the process File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Warning (10631): VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable "writerequest", which holds its previous value in one or more paths through the process File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Warning (10631): VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable "led_out", which holds its previous value in one or more paths through the process File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Warning (10631): VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable "dataIN", which holds its previous value in one or more paths through the process File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[0]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[1]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[2]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[3]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[4]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[5]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[6]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[7]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[8]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[9]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[10]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[11]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[12]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[13]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[14]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "dataIN[15]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[0]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[1]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[2]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[3]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[4]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[5]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[6]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[7]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[8]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[9]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[10]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[11]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[12]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[13]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[14]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "led_out[15]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "writerequest" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "readrequest" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[0]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[1]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[2]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[3]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[4]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[5]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[6]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[7]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[8]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[9]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[10]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[11]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[12]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[13]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[14]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[15]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[16]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[17]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[18]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[19]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[20]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[21]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[22]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[23]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[24]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "memaddress[25]" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (10041): Inferred latch for "reset_n" at test2.vhd(141) File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
Info (12128): Elaborating entity "SDRAMtest" for hierarchy "SDRAMtest:DRAM" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 88
Info (12128): Elaborating entity "SDRAMtest_new_sdram_controller_0" for hierarchy "SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd Line: 178
Info (12128): Elaborating entity "SDRAMtest_new_sdram_controller_0_input_efifo_module" for hierarchy "SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "SDRAMtest_sys_sdram_pll_0" for hierarchy "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd Line: 202
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_nea2.tdf
    Info (12023): Found entity 1: altpll_nea2 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf Line: 26
Info (12128): Elaborating entity "altpll_nea2" for hierarchy "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "SDRAMtest_mm_interconnect_0" for hierarchy "SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd Line: 211
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v Line: 99
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v Line: 163
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SDRAMtest:DRAM|altera_reset_controller:rst_controller" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd Line: 232
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v Line: 140
Warning (13012): Latch memaddress[0] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[1] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[2] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[3] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[4] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[5] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[6] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[7] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[8] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[9] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[10] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[11] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[12] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[13] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[14] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[15] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[25] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[16] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[17] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[18] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[19] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[20] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[21] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[22] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[23] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Warning (13012): Latch memaddress[24] has unsafe behavior File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal estado_pres.e4 File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 56
Info (13000): Registers with preset signals will power-up high File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "display0[0]" is stuck at VCC File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 15
    Warning (13410): Pin "display1[0]" is stuck at VCC File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 15
    Warning (13410): Pin "display2[0]" is stuck at VCC File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 15
    Warning (13410): Pin "display3[0]" is stuck at VCC File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 15
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 23
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 26
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "unnamed" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf Line: 28
Info (21057): Implemented 552 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 71 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 459 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Mon Oct 17 02:52:29 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.map.smsg.


