Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan  1 11:19:26 2022
| Host         : pop-os running 64-bit Pop!_OS 21.10
| Command      : report_timing_summary -max_paths 10 -file audio_station_overview_wrapper_timing_summary_routed.rpt -pb audio_station_overview_wrapper_timing_summary_routed.pb -rpx audio_station_overview_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_station_overview_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.898        0.000                      0                 1392        0.082        0.000                      0                 1392        2.750        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.898        0.000                      0                 1392        0.082        0.000                      0                 1392        2.750        0.000                       0                   365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[27]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.605ns (36.254%)  route 2.822ns (63.746%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           0.806     5.194    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.318 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.535     6.853    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.977 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[27]_INST_0/O
                         net (fo=1, routed)           0.481     7.458    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[27]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[27])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.819ns (37.411%)  route 3.043ns (62.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[2])
                                                      1.447     4.478 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[2]
                         net (fo=1, routed)           1.285     5.762    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/io_axi_aw_payload_addr[2]
    SLICE_X27Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.886 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp[1]_i_10/O
                         net (fo=1, routed)           0.797     6.683    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp[1]_i_10_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp[1]_i_3/O
                         net (fo=2, routed)           0.962     7.769    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp[1]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.893 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.893    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp[1]_i_1_n_0
    SLICE_X28Y89         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.523    10.702    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X28Y89         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp_reg[1]/C
                         clock pessimism              0.229    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.029    10.835    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bresp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_bclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.668ns (15.954%)  route 3.519ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X30Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.237     4.749    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.150     4.899 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         2.282     7.181    audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_bclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.480    10.659    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_bclk_reg/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.631    10.132    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_bclk_reg
  -------------------------------------------------------------------
                         required time                         10.132    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_cnt_bclk_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.668ns (15.954%)  route 3.519ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X30Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.237     4.749    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.150     4.899 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         2.282     7.181    audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_cnt_bclk_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.480    10.659    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_cnt_bclk_en_reg[0]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.631    10.132    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_cnt_bclk_en_reg[0]
  -------------------------------------------------------------------
                         required time                         10.132    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[31]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.605ns (37.189%)  route 2.711ns (62.811%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           0.806     5.194    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.318 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.247     6.565    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0/O
                         net (fo=1, routed)           0.657     7.347    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[31]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[31])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[30]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.605ns (37.549%)  route 2.669ns (62.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           0.806     5.194    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.318 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.242     6.560    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.684 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[30]_INST_0/O
                         net (fo=1, routed)           0.621     7.305    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[30]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[30])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[17]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.605ns (37.729%)  route 2.649ns (62.271%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           0.806     5.194    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.318 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.216     6.534    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X31Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.658 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[17]_INST_0/O
                         net (fo=1, routed)           0.626     7.285    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[17]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[17])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[26]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.605ns (38.648%)  route 2.548ns (61.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           0.806     5.194    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.318 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.215     6.534    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.658 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[26]_INST_0/O
                         net (fo=1, routed)           0.526     7.184    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[26]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[26])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[23]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.605ns (38.799%)  route 2.532ns (61.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           0.806     5.194    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.318 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.394     6.712    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X27Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.836 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[23]_INST_0/O
                         net (fo=1, routed)           0.331     7.168    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[23]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[23])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_data_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.670ns (15.790%)  route 3.573ns (84.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 10.703 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.696     2.990    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X30Y88         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_enable_reg/Q
                         net (fo=31, routed)          1.973     5.481    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_enable
    SLICE_X31Y95         LUT4 (Prop_lut4_I2_O)        0.152     5.633 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_data[63]_i_1/O
                         net (fo=64, routed)          1.600     7.233    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_data
    SLICE_X31Y91         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_data_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.524    10.703    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X31Y91         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_data_reg[35]/C
                         clock pessimism              0.264    10.967    
                         clock uncertainty           -0.125    10.842    
    SLICE_X31Y91         FDRE (Setup_fdre_C_CE)      -0.413    10.429    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_data_reg[35]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  3.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.575     0.911    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X29Y91         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[4]/Q
                         net (fo=1, routed)           0.101     1.153    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/DIC0
    SLICE_X30Y91         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/WCLK
    SLICE_X30Y91         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.071    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.575     0.911    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X29Y91         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[3]/Q
                         net (fo=1, routed)           0.101     1.153    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/DIB1
    SLICE_X30Y91         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/WCLK
    SLICE_X30Y91         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.051    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X28Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[19]/Q
                         net (fo=1, routed)           0.117     1.170    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/DIA1
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.065    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X28Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/Q
                         net (fo=58, routed)          0.256     1.309    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/ADDRD2
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.200    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X28Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/Q
                         net (fo=58, routed)          0.256     1.309    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/ADDRD2
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.200    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X28Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/Q
                         net (fo=58, routed)          0.256     1.309    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/ADDRD2
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.200    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X28Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/Q
                         net (fo=58, routed)          0.256     1.309    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/ADDRD2
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.200    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X28Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/Q
                         net (fo=58, routed)          0.256     1.309    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/ADDRD2
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.200    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X28Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/Q
                         net (fo=58, routed)          0.256     1.309    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/ADDRD2
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y97         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.200    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X28Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[2]/Q
                         net (fo=58, routed)          0.256     1.309    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/ADDRD2
    SLICE_X26Y97         RAMS32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y97         RAMS32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.200    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y90    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y90    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y90    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y90    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y89    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X27Y90    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_rresp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X27Y90    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_rvalid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X26Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_wready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X31Y97    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_bclk_en_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMC_D1/CLK



