Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 15 11:11:33 2024
| Host         : DESKTOP-S07ATB7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mpsoc_preset_wrapper_control_sets_placed.rpt
| Design       : mpsoc_preset_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   673 |
|    Minimum number of control sets                        |   673 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   618 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   673 |
| >= 0 to < 4        |   107 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |    50 |
| >= 12 to < 14      |    40 |
| >= 14 to < 16      |     4 |
| >= 16              |   293 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2519 |          632 |
| No           | No                    | Yes                    |             222 |           61 |
| No           | Yes                   | No                     |            1355 |          470 |
| Yes          | No                    | No                     |            5405 |         1033 |
| Yes          | No                    | Yes                    |             213 |           41 |
| Yes          | Yes                   | No                     |            3020 |          775 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                              |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                      |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                      |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                      |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/bPassThru_422_or_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg/full_n_reg                                                                                                                                                           |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/bPassThru_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg/ap_sync_channel_write_bPassThru_420_Out_loc_channel0                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                               | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/DPtpgBarArray_U/ap_enable_reg_pp0_iter21_reg_0                                                                 |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                         |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                         |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                              |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/bPassThru_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg/push                                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                      |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                      |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                    |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                      |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/bPassThru_422_or_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg/ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0                                                                                                         |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                           |                1 |              2 |         2.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                           | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                          |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                           |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_01001                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_01001                                                                                             | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/icmp_ln732_reg_820_reg[0]                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c_U/mOutPtr[1]_i_1__45_n_5                                                                                                                                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c24_channel_U/mOutPtr[1]_i_1__33_n_5                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c22_U/mOutPtr[1]_i_1__37_n_5                                                                                                                                                                                                         | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c21_U/mOutPtr[1]_i_1__39_n_5                                                                                                                                                                                                         | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c20_U/mOutPtr[1]_i_1__41_n_5                                                                                                                                                                                                         | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c19_U/mOutPtr[1]_i_1__43_n_5                                                                                                                                                                                                         | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                      | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm1                                                      |                2 |              2 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY                          |                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c_U/mOutPtr[1]_i_1__46_n_5                                                                                                                                                                                                          | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c30_channel_U/mOutPtr[1]_i_1__34_n_5                                                                                                                                                                                                | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                          |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c28_U/mOutPtr[1]_i_1__38_n_5                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c27_U/mOutPtr[1]_i_1__40_n_5                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/start_for_tpgForeground_U0_U/mOutPtr[1]_i_1__0_n_3                                                                                                                                                                                | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c26_U/mOutPtr[1]_i_1__42_n_5                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c25_U/mOutPtr[1]_i_1__44_n_5                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_InVideoFormat_channel_U/E[0]                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                           |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                           |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                       |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_InVideoFormat_channel_U/empty_n_reg_1[0]                                                                                                                                                                                                   | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_InVideoFormat_channel_U/mOutPtr[1]_i_1__47_n_5                                                                                                                                                                                             | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1__2_n_3                                                                                                                                                                      | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                          |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                       | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                       |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/ap_block_pp0_stage0_subdone                                                                                                                                   | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/ap_enable_reg_pp0_iter1_i_1__1_n_3                                                                             |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              2 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                                    | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0                                                                                                                                                                       |                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                        |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                               | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/DPtpgBarArray_U/ap_enable_reg_pp0_iter21_reg                                                                   |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/bPassThru_422_or_420_In_loc_channel_U/mOutPtr[2]_i_1__40_n_5                                                                                                                                                                                     | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]    |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                   |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]    |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1336_reg_5090_pp0_iter16_reg_reg[0]_0[0]                                                                                                               |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_3[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/cmp148_i_reg_8240                                                                                                         |                                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]    |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/full_n_reg_0[0]                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_2[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/bPassThru_420_In_loc_channel_U/mOutPtr[2]_i_1__41_n_5                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]    |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_7[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_1[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_NS_fsm[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432_ap_start_reg0                                                                                                                                                 |                                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_enable_reg_pp0_iter17_reg_0[0]                                                                                                                             |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                1 |              3 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgBarSelRgb_b_U/cmp2_i224_read_reg_4950_reg[0]                                                                                                               |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                         |                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                |                2 |              4 |         2.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                               |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                               |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                     |                4 |              4 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                        |                3 |              4 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                     |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                        |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/CEP                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/xCount_5_0[9]_i_2_n_3                                                                                                                                         | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/xCount_5_0[9]_i_1_n_3                                                                                          |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/p_0_2_0_0_0461_lcssa470_fu_2500                                                                                      |                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/p_0_2_0_0_0461_lcssa470_fu_2500                                                                                      | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432_ap_start_reg_reg_3 |                3 |              4 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/cmp150_i_reg_7930                                                                                                     |                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0                                                                                                                                                      |                                                                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              5 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/B_V_data_1_state_reg[1][0]                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              5 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/flow_control_loop_pipe_sequential_init_U/empty_n_reg[0]                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter3_phi_ln1459_reg_14350                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/E[0]                                                                                                                                                                                | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0                                                                                                                                                  |                                                                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/empty_n_reg[0]                                                                                                                                                                      | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/E[0]                                                                                                                                                          | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/ap_CS_fsm_reg[1]_0[0]                                                                                                                     | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter2_hHatch_reg_1402094_out                                                                                                                   |                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/E[0]                                                                                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/empty_n_reg[0]                                                                                                                                                     | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgBarSelYuv_v_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                3 |              6 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/xCount_5_0[9]_i_2_n_3                                                                                                                                         | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/xCount_5_0[5]_i_1_n_3                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                        |                2 |              6 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                          |                1 |              6 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/yCount_1                                                                                                                                                      | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg_0[0]                                     |                1 |              6 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/rst_ps8_0_187M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/SEQ/seq_clr                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                                         | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490[1]_i_1_n_3                                                           |                2 |              6 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                          |                3 |              6 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                               |                1 |              6 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_4_U/tpgSinTableArray_9bit_0_ce1                                                                                                         |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter12_phi_ln1099_reg_14900                                                                                                                    |                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter13_phi_ln1099_reg_14900                                                                                                                    |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                             | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                               |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter16_phi_ln1099_reg_14900                                                                                                                    |                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter7_phi_ln1099_reg_14900                                                                                                                     |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter5_phi_ln1099_reg_14900                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter6_phi_ln1099_reg_14900                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter8_phi_ln1099_reg_14900                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter9_phi_ln1099_reg_14900                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_20s_9ns_28_1_1_U15/CEA1                                                                                                                                   |                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/E[0]                                                         | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/sext_ln1257_2_reg_5277[0]_i_1_n_3                                                                                                                                 |                3 |              7 |         2.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter10_phi_ln1099_reg_14900                                                                                                                    |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_9                                                                                                                                                                                                              | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                               |                1 |              7 |         7.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/E[0]                                                         | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/g_reg_5287[6]_i_1_n_3                                                                                          |                1 |              7 |         7.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                   |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                 |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                 |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_4_U/tpgSinTableArray_9bit_0_ce0                                                                                                         |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                           |                                                                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter4_phi_ln1099_reg_14900                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter17_phi_ln1099_reg_14900                                                                                                                    |                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                               |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter11_phi_ln1099_reg_14900                                                                                                                    |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                   |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/E[0]                                                         | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/r_reg_5253[6]_i_1_n_3                                                                                          |                2 |              7 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/push                                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/push                                                                                                                                                                            |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_6[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                3 |              8 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                       |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0[0]                                       |                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_11[0]                                                                                                                                        |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_v_tpgHlsDataFlow_fu_313_ap_ready                                                                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/hdata0                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2][0]                                                                                                                                           |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0_0[0]                                                                                                                                                             | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgBarSelYuv_y_U/tpgBarSelYuv_y_ce0                                                                                                                           |                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_OutVideoFormat[7]_i_1_n_5                                                                                                                                                                                                       | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                               | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                               |                3 |              8 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                                          | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ClipMax_2[7]_i_1_n_5                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ClipMax[7]_i_1_n_5                                                                                                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/rampVal_10                                                                                                                                                                                                       |                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                       |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ClampMin_2[7]_i_1_n_5                                                                                                                                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                3 |              8 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_8[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                      |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                       |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_InVideoFormat[7]_i_1_n_5                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/select_ln851_reg_854[7]_i_1_n_5                                                                                                                                    |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                       |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/p_0_0_0_0_0536742_lcssa768_i_fu_860                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_5[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/rampVal_20                                                                                                                                                                                                       |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/p_0_0_0_0_0536742_lcssa768_i_fu_920                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                      |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/select_ln1024_reg_4910                                                                                                                                         |                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/WEA[0]                                                                                                                                                         |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ClampMin[7]_i_1_n_5                                                                                                                                                                                                             | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/sel                                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_01001                                                                                                 | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/empty_reg_455_0                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                         |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                                    | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/full_n_reg_3[0]                                                                                                                                               |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/full_n_reg_2[0]                                                                                                                                               |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/full_n_reg_1[0]                                                                                                                                               |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                                         | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                                          | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/push                                                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                                       | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                                       | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                       |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/push                                                                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_4[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/icmp_ln732_reg_820_reg[0]                                                                                                 |                                                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                             |                2 |              9 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                             |                2 |              9 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                      |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                    |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]      |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]      |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]      |                4 |             10 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/yCount                                                                                                                                                        | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/icmp_ln1336_reg_5090_reg[0][0]                                        |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/yCount_2[9]_i_2_n_3                                                                                                                                           | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/icmp_ln1404_reg_5078_reg[0][0]                                        |                3 |             10 |         3.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/yCount_3                                                                                                                                                      | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                        |                3 |             10 |         3.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                               |                5 |             10 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/xCount_3_0[9]_i_2_n_3                                                                                                                                         | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[2]_0[0]                                                                                                                                                                          |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/xCount_0[9]_i_2_n_3                                                                                                                                           | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_1[0]                                                                                                                                                                          |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                      |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                      |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                      |                3 |             10 |         3.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/push                                                                                                                                                                            |                                                                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/push                                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/push                                                                                                                                                                            |                                                                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/push                                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                       |                3 |             10 |         3.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/grp_reg_ap_uint_10_s_fu_1709/E[0]                                                                                                                             | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                 |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ROffset_2[9]_i_1_n_5                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_GOffset[9]_i_1_n_5                                                                                                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/push                                                                                                                                                                            |                                                                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/push                                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ROffset[9]_i_1_n_5                                                                                                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_GOffset_2[9]_i_1_n_5                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_BOffset_2[9]_i_1_n_5                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                3 |             10 |         3.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_BOffset[9]_i_1_n_5                                                                                                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                    |                2 |             10 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]      |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                             |                1 |             10 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0                                                                                                                                                  | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c29_U/AXIvideo2MultiPixStream_U0_HwReg_width_c23_write                                                                                                                               |                2 |             11 |         5.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                      |                3 |             11 |         3.67 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                             |                2 |             11 |         5.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                        |                4 |             11 |         2.75 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                        |                3 |             11 |         3.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                            |                1 |             11 |        11.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/xBar_0[10]_i_2_n_3                                                                                                                                            | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]      |                5 |             12 |         2.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                       |                1 |             12 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                      |                2 |             12 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                       |                2 |             12 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/Q[1]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]      |                2 |             12 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/ap_CS_fsm_state5                                                                                                                                                                                                           | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_HwReg_width_c19_write                                                                                                                                 |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/ap_CS_fsm_state2                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/ap_CS_fsm_state5                                                                                                                                                                                                         | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c27_U/v_hcresampler_core_2_U0_HwReg_height_read                                                                                                                                      |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                  | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                  |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/linebuf_c_1_addr_reg_4800                                                                                                                                      |                                                                                                                                                                                                                                            |                1 |             12 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                      |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[0]                                          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                  |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                      | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                      |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/linebuf_c_2_addr_reg_4490                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                4 |             12 |         3.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                          | mpsoc_preset_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                               |                2 |             12 |         6.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | mpsoc_preset_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                       | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/E[0]                                                                                                                                                    |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2[0]                              | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/flow_control_loop_pipe_sequential_init_U/SR[0]                                                            |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                       |                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0                                                                                                                                            | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/SR[0]                                                                                                                                                                  |                2 |             12 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0                                                                                                                                                                       | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/v_csc_core_U0_HwReg_width_c20_write                                                                                                                                                 |                3 |             13 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/j_fu_1100                                                                                                                                 | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/ap_NS_fsm1                                                                                 |                3 |             13 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                       | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                       |                2 |             13 |         6.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0                                                                                                                                                      | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c25_U/v_vcresampler_core_U0_HwReg_width_read                                                                                                                                         |                3 |             13 |         4.33 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt                                                                                                                                                                                                                              | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt[12]_i_1_n_0                                                                                                                                                                   |                3 |             13 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0                                                                                                                                                  | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/v_vcresampler_core_1_U0_HwReg_height_c28_write                                                                                                                            |                3 |             13 |         4.33 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_0                                                                                                                                                                                                                        | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt1                                                                                                                                                                              |                1 |             13 |        13.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                  |                6 |             13 |         2.17 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0_0[0]                                                                                                                                                             | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt1                                                                                                                                                                              |                3 |             13 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/ap_CS_fsm_state1                                                                                                                          |                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg[0]                                         | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                  |                3 |             13 |         4.33 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                           | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                   |                3 |             13 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                  |                6 |             13 |         2.17 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0[0]                                             | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                      |                3 |             13 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_01001                                                                                                 |                                                                                                                                                                                                                                            |                5 |             15 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                                         |                                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_InVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg/push                                                                                                                                                                         |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push_0                                                                                                                                                                             |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                             |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                 |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_10[0]                                                                                                                                        |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_CS_fsm_reg[2]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_phi_reg_pp0_iter7_phi_ln1099_reg_14900                                                                                                                     | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                             |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432_ap_start_reg0                                                                                                                                                 | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_NS_fsm110_out                                                                                                                                                  |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                                    | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                                        | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/pixbuf_y_6_reg_8380                                                                                                                                                |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                                       | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                                       | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                                          | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                                         | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/x_fu_490                                                                                                             | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg[0]                                       |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/flow_control_loop_pipe_sequential_init_U/full_n_reg[0]                                                                                                        |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/x_fu_132                                                                                                                                                      | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                 |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/boxVCoord_loc_0_load_reg_512[15]_i_1_n_3                                                                                                                                                                         | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/ap_NS_fsm14_out                                                                                                                                                   |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K21[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_01001                                                                                             |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K12_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K32_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K23_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_RowEnd[15]_i_1_n_5                                                                                                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ColStart[15]_i_1_n_5                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_RowStart[15]_i_1_n_5                                                                                                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K23[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K11[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_ColEnd[15]_i_1_n_5                                                                                                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K21_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K22_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K33[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K12[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                               | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/rdata[15]_i_1_n_5                                                                                                                                                                    |               10 |             16 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K13[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K13_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K22[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K31[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K31_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                       |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K33_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K32[15]_i_1_n_5                                                                                                                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_K11_2[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                        |                6 |             16 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                        |                5 |             16 |         3.20 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                       |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                           |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                           |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                  |                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/push                                                                                                                                                                             |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | mpsoc_preset_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                            |                6 |             17 |         2.83 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                3 |             17 |         5.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                3 |             17 |         5.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                3 |             18 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                       |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                       |                3 |             18 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/CEP                                                                                                                                                                                                                   | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                            |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                            |                2 |             20 |        10.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                            |               10 |             21 |         2.10 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                            |                9 |             21 |         2.33 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                |                5 |             21 |         4.20 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                8 |             22 |         2.75 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/push                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                      | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               13 |             24 |         1.85 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/push                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/push                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/push                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148/ap_CS_fsm_reg[2]                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c24_channel_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                            |                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               16 |             24 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/ap_NS_fsm[2]                                                                                                                                                                                                               |                                                                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c20_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0[0]                                                                                                                       |                                                                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/push                                                                                                                                                                                |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               14 |             24 |         1.71 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               13 |             24 |         1.85 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               19 |             24 |         1.26 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                               |                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/ap_enable_reg_pp0_iter1_reg_0                                                                                                                                      |                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c26_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                               |                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               18 |             24 |         1.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/push                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c30_channel_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                           |                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/grp_reg_unsigned_short_s_fu_145/ap_ce_reg                                                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                            |               12 |             24 |         2.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               17 |             24 |         1.41 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/flow_control_loop_pipe_sequential_init_U/push                                                                                                                  |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_257/ap_ce_reg                                                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                               |                                                                                                                                                                                                                                            |               14 |             24 |         1.71 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                               |                                                                                                                                                                                                                                            |               11 |             24 |         2.18 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/ap_NS_fsm[2]                                                                                                                                                                                                             |                                                                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                    |               16 |             24 |         1.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/push                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0[0]                                                                                                                   |                                                                                                                                                                                                                                            |               10 |             24 |         2.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             25 |         3.57 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                9 |             25 |         2.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             25 |         8.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                |                8 |             25 |         3.12 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                            |               11 |             25 |         2.27 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/whiYuv_2_U/E[0]                                                                                                                                               |                                                                                                                                                                                                                                            |               10 |             25 |         2.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                9 |             25 |         2.78 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/v_csc_core_U0_HwReg_width_c20_write                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/grp_reg_ap_uint_10_s_fu_1709/ap_ce_reg                                                                                                                        |                                                                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               14 |             27 |         1.93 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_20s_9ns_28_1_1_U15/E[0]                                                                                                                                   |                                                                                                                                                                                                                                            |                8 |             28 |         3.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                5 |             28 |         5.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                            |                3 |             28 |         9.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                            |                8 |             28 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |                2 |             28 |        14.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                            |                3 |             28 |         9.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                            |                8 |             29 |         3.62 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                            |                9 |             29 |         3.22 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                            |                3 |             29 |         9.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                            |                3 |             29 |         9.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/E[0]                                                                                                                                                                                                                          | mpsoc_preset_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/count_new_0_reg_302                                                                                                                                                            |                4 |             31 |         7.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                     |                5 |             31 |         6.20 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                        | mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                      |                8 |             31 |         3.88 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg[0]                                               |                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                       |                6 |             32 |         5.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                   | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                |                4 |             32 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/ap_CS_fsm_reg[3]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/count_new_0_reg_302                                                                                                                                                                                                           | mpsoc_preset_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/s                                                                                                                                                                              |                4 |             32 |         8.00 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                        |                5 |             32 |         6.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                            |               14 |             33 |         2.36 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | mpsoc_preset_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                               |               15 |             33 |         2.20 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/boxVCoord_loc_0_load_reg_512[15]_i_1_n_3                                                                                                                                                                         |                                                                                                                                                                                                                                            |               13 |             33 |         2.54 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/bSerie0                                                                                                                                                       |                                                                                                                                                                                                                                            |                8 |             33 |         4.12 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             33 |         8.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                            |               16 |             33 |         2.06 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                            |                3 |             34 |        11.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                            |                3 |             34 |        11.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                            |                3 |             34 |        11.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                        |                6 |             34 |         5.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                            |                3 |             34 |        11.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/ap_condition_225                                                                                                                                              |                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                    |               14 |             36 |         2.57 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                               |                                                                                                                                                                                                                                            |               13 |             37 |         2.85 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_vcresampler_core_1_U0/v_vcresampler_core_1_U0_HwReg_height_c28_write                                                                                                                                                                           |                                                                                                                                                                                                                                            |               11 |             38 |         3.45 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_HwReg_width_c19_write                                                                                                                                                                                |                                                                                                                                                                                                                                            |               14 |             38 |         2.71 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c25_U/v_vcresampler_core_U0_HwReg_width_read                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                9 |             38 |         4.22 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                9 |             38 |         4.22 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               10 |             39 |         3.90 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               10 |             39 |         3.90 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             39 |         3.55 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             39 |         4.33 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c27_U/v_hcresampler_core_2_U0_HwReg_height_read                                                                                                                                                                                     |                                                                                                                                                                                                                                            |               15 |             39 |         2.60 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                          |               14 |             40 |         2.86 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/E[0]                                                         |                                                                                                                                                                                                                                            |               13 |             40 |         3.08 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/empty_n_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                            |               18 |             40 |         2.22 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_ClipMax_2_channel_U/ap_done_reg_reg                                                                                                                                                         |               26 |             40 |         1.54 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             41 |         5.86 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_NS_fsm110_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               18 |             43 |         2.39 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                          |               12 |             44 |         3.67 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1261_reg_54620                                                                                                                                         |                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c26_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                            |               14 |             48 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_width_c_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                            |               11 |             48 |         4.36 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c28_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/empty_n_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_height_c28_U/U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                            |               14 |             48 |         3.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/HwReg_InVideoFormat_channel_U/empty_n_reg_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                9 |             49 |         5.44 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_2_U0/grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                            |               23 |             56 |         2.43 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                            |               11 |             56 |         5.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |               23 |             65 |         2.83 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 | mpsoc_preset_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | mpsoc_preset_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d                                                                                                                                                                       |               15 |             66 |         4.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/ap_NS_fsm14_out                                                                                                                                                                                                  |                                                                                                                                                                                                                                            |               22 |             68 |         3.09 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                            |               24 |             69 |         2.88 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                            |               21 |             69 |         3.29 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                            |               22 |             69 |         3.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                            |               35 |             69 |         1.97 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               29 |             91 |         3.14 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               34 |             91 |         2.68 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               28 |             91 |         3.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               28 |             91 |         3.25 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                            |               23 |            103 |         4.48 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk | mpsoc_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                            |               20 |            103 |         5.15 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_proc_ss_0/inst/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/CEP                                                                                        |                                                                                                                                                                                                                                            |               21 |            104 |         4.95 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182/ap_block_pp0_stage0_subdone                                                                                                                                   |                                                                                                                                                                                                                                            |               39 |            162 |         4.15 |
|  mpsoc_preset_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |               40 |            176 |         4.40 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          | mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/CEP                                                                                                                                                                                                                   |                                                                                                                                                                                                                                            |              118 |            547 |         4.64 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |              281 |            841 |         2.99 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/pl_clk0          |                                                                                                                                                                                                                                                                                           | mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |              312 |            852 |         2.73 |
|  mpsoc_preset_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |              307 |           1528 |         4.98 |
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


