Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 12 13:01:32 2021
| Host         : LAPTOP-5QBBQL9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.681        0.000                      0                   26        0.116        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.681        0.000                      0                   26        0.116        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/DIGIT_CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.828ns (25.801%)  route 2.381ns (74.199%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  DISP_7_MODULE/clk_counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.628    DISP_7_MODULE/clk_counter_reg[14]
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.752 r  DISP_7_MODULE/DIGIT_CNT[1]_i_4/O
                         net (fo=1, routed)           0.968     7.720    DISP_7_MODULE/DIGIT_CNT[1]_i_4_n_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.844 r  DISP_7_MODULE/DIGIT_CNT[1]_i_2/O
                         net (fo=2, routed)           0.553     8.398    DISP_7_MODULE/DIGIT_CNT[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.522 r  DISP_7_MODULE/DIGIT_CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     8.522    DISP_7_MODULE/DIGIT_CNT[0]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  DISP_7_MODULE/DIGIT_CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  DISP_7_MODULE/DIGIT_CNT_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029    15.202    DISP_7_MODULE/DIGIT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/DIGIT_CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.822ns (25.662%)  route 2.381ns (74.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  DISP_7_MODULE/clk_counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.628    DISP_7_MODULE/clk_counter_reg[14]
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.752 r  DISP_7_MODULE/DIGIT_CNT[1]_i_4/O
                         net (fo=1, routed)           0.968     7.720    DISP_7_MODULE/DIGIT_CNT[1]_i_4_n_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.844 r  DISP_7_MODULE/DIGIT_CNT[1]_i_2/O
                         net (fo=2, routed)           0.553     8.398    DISP_7_MODULE/DIGIT_CNT[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.118     8.516 r  DISP_7_MODULE/DIGIT_CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     8.516    DISP_7_MODULE/DIGIT_CNT[1]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  DISP_7_MODULE/DIGIT_CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  DISP_7_MODULE/DIGIT_CNT_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.075    15.248    DISP_7_MODULE/DIGIT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 1.806ns (76.634%)  route 0.551ns (23.366%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.685    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.785ns (76.424%)  route 0.551ns (23.576%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.664 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.664    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 1.711ns (75.653%)  route 0.551ns (24.347%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.590    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.695ns (75.479%)  route 0.551ns (24.521%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.574 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.574    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 1.692ns (75.446%)  route 0.551ns (24.554%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.571 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.571    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[13]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.671ns (75.214%)  route 0.551ns (24.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.550 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.550    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[15]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.597ns (74.360%)  route 0.551ns (25.640%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.476 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.476    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[14]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  7.742    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 DISP_7_MODULE/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 1.581ns (74.168%)  route 0.551ns (25.832%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DISP_7_MODULE/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.550     6.335    DISP_7_MODULE/clk_counter_reg[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  DISP_7_MODULE/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    DISP_7_MODULE/clk_counter_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  DISP_7_MODULE/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    DISP_7_MODULE/clk_counter_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.237    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.460 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.460    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[12]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DISP_7_MODULE/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  7.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.063    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.088 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.088    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DISP_7_MODULE/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DISP_7_MODULE/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.798    DISP_7_MODULE/clk_counter_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  DISP_7_MODULE/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    DISP_7_MODULE/clk_counter_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  DISP_7_MODULE/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    DISP_7_MODULE/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.088 r  DISP_7_MODULE/clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.088    DISP_7_MODULE/clk_counter_reg[16]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    DISP_7_MODULE/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 math_module/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/start_sqrt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.515    math_module/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  math_module/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  math_module/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.185     1.841    math_module/state__0[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.043     1.884 r  math_module/start_sqrt_i_1/O
                         net (fo=1, routed)           0.000     1.884    math_module/start_sqrt_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  math_module/start_sqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    math_module/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  math_module/start_sqrt_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.107     1.622    math_module/start_sqrt_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DISP_7_MODULE/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_7_MODULE/DIGIT_CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.279ns (42.873%)  route 0.372ns (57.127%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DISP_7_MODULE/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DISP_7_MODULE/clk_counter_reg[12]/Q
                         net (fo=2, routed)           0.128     1.787    DISP_7_MODULE/clk_counter_reg[12]
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.832 r  DISP_7_MODULE/DIGIT_CNT[1]_i_6/O
                         net (fo=1, routed)           0.049     1.881    DISP_7_MODULE/DIGIT_CNT[1]_i_6_n_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  DISP_7_MODULE/DIGIT_CNT[1]_i_2/O
                         net (fo=2, routed)           0.195     2.121    DISP_7_MODULE/DIGIT_CNT[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.048     2.169 r  DISP_7_MODULE/DIGIT_CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.169    DISP_7_MODULE/DIGIT_CNT[1]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  DISP_7_MODULE/DIGIT_CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.878     2.043    DISP_7_MODULE/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  DISP_7_MODULE/DIGIT_CNT_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107     1.904    DISP_7_MODULE/DIGIT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y98     DISP_7_MODULE/DIGIT_CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y98     DISP_7_MODULE/DIGIT_CNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     DISP_7_MODULE/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     DISP_7_MODULE/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     DISP_7_MODULE/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     math_module/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     math_module/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     math_module/start_mult0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     math_module/start_sqrt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    DISP_7_MODULE/clk_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    DISP_7_MODULE/clk_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     DISP_7_MODULE/DIGIT_CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     DISP_7_MODULE/DIGIT_CNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     DISP_7_MODULE/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     DISP_7_MODULE/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     DISP_7_MODULE/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DISP_7_MODULE/clk_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    DISP_7_MODULE/clk_counter_reg[16]/C



