verilog work "Register.v"
verilog work "nbit_register_file.v"
verilog work "MUX_4_1.v"
verilog work "MUX_2_1.v"
verilog work "InstructionRegister.v"
verilog work "IMem.v"
verilog work "Ideal_ALU.v"
verilog work "DMem.v"
verilog work "CPU_Control.v"
verilog work "ALU_Control.v"
verilog work "Top_Control.v"
verilog work "Datapath.v"
verilog work "CPU_top.v"
verilog work "CPU_top_tb.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
