// Seed: 3236299536
module module_0 (
    id_1
);
  output wire id_1;
  bit
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19;
  for (id_20 = id_11; 1'b0; id_17 = 1) begin : LABEL_0
    wire id_21;
    ;
  end
  logic id_22;
  id_23 :
  assert property (@(posedge ~id_15) id_2 >> id_17)
  else;
endmodule
module module_1 #(
    parameter id_0 = 32'd69,
    parameter id_2 = 32'd17
) (
    input  tri1  _id_0,
    input  wor   id_1,
    output tri0  _id_2,
    output wire  id_3,
    input  tri0  id_4,
    output tri0  id_5,
    output logic id_6
);
  logic [{  1  -  id_0  ,  id_2  } : 1] id_8;
  always id_6 = {id_1 == -""{id_8}};
  assign id_5 = 1;
  module_0 modCall_1 (id_8);
  wire id_9;
endmodule
