{"vcs1":{"timestamp_begin":1719330729.508531776, "rt":1.96, "ut":0.17, "st":0.19}}
{"vcselab":{"timestamp_begin":1719330731.547645662, "rt":1.86, "ut":0.21, "st":0.15}}
{"link":{"timestamp_begin":1719330733.465271845, "rt":0.14, "ut":0.08, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719330729.194842041}
{"VCS_COMP_START_TIME": 1719330729.194842041}
{"VCS_COMP_END_TIME": 1719330733.722087370}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384532}}
{"vcselab": {"peak_mem": 245448}}
