#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555b919d5640 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v0x555b91a06360_0 .var "clk", 0 0;
v0x555b91a06420_0 .var "reset", 0 0;
S_0x555b919dd0c0 .scope module, "dut" "mips" 2 11, 3 4 0, S_0x555b919d5640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCOut";
    .port_info 3 /OUTPUT 32 "ALUResultOut";
    .port_info 4 /OUTPUT 32 "MemOut";
L_0x555b91a066c0 .functor BUFZ 32, v0x555b919ffbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b91a18700 .functor BUFZ 32, L_0x555b91a185c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b91a18970 .functor AND 1, L_0x555b91a18f00, L_0x555b91a19130, C4<1>, C4<1>;
L_0x555b91a18810 .functor AND 1, L_0x555b91a19090, L_0x555b91a18170, C4<1>, C4<1>;
L_0x555b91a19900 .functor NOT 1, L_0x555b91a18170, C4<0>, C4<0>, C4<0>;
L_0x555b91a19970 .functor AND 1, L_0x555b91a197c0, L_0x555b91a19900, C4<1>, C4<1>;
L_0x555b91a19a70 .functor OR 1, L_0x555b91a18810, L_0x555b91a19970, C4<0>, C4<0>;
L_0x555b91a19b80 .functor AND 1, v0x555b919fd250_0, L_0x555b91a19a70, C4<1>, C4<1>;
v0x555b91a02270_0 .net "ALUOp", 1 0, v0x555b919fd090_0;  1 drivers
v0x555b91a02380_0 .net "ALUResultOut", 31 0, v0x555b919fca00_0;  1 drivers
v0x555b91a02490_0 .net "ALUSrc", 0 0, v0x555b919fd190_0;  1 drivers
v0x555b91a02530_0 .net "Branch", 0 0, v0x555b919fd250_0;  1 drivers
v0x555b91a02600_0 .net "ExtOp", 0 0, v0x555b919fd2f0_0;  1 drivers
v0x555b91a02740_0 .net "JalEn", 0 0, v0x555b919fd3b0_0;  1 drivers
v0x555b91a027e0_0 .net "Jr", 0 0, v0x555b919fd4c0_0;  1 drivers
v0x555b91a02880_0 .net "Jump", 0 0, v0x555b919fd580_0;  1 drivers
v0x555b91a02950_0 .net "LuiEn", 0 0, v0x555b919fd640_0;  1 drivers
v0x555b91a02a20_0 .net "MemOut", 31 0, L_0x555b91a18700;  1 drivers
v0x555b91a02ac0_0 .net "MemRead", 0 0, v0x555b919fd700_0;  1 drivers
v0x555b91a02b60_0 .net "MemWrite", 0 0, v0x555b919fd7c0_0;  1 drivers
v0x555b91a02c50_0 .net "MemtoReg", 0 0, v0x555b919fd880_0;  1 drivers
v0x555b91a02cf0_0 .net "PC", 31 0, v0x555b919ffbe0_0;  1 drivers
v0x555b91a02de0_0 .net "PCOut", 31 0, L_0x555b91a066c0;  1 drivers
v0x555b91a02e80_0 .net "RegDst", 0 0, v0x555b919fd940_0;  1 drivers
v0x555b91a02f20_0 .net "RegWrite", 0 0, v0x555b919fda00_0;  1 drivers
v0x555b91a03010_0 .net *"_ivl_11", 4 0, L_0x555b91a06c20;  1 drivers
v0x555b91a030b0_0 .net *"_ivl_12", 4 0, L_0x555b91a06cf0;  1 drivers
L_0x7fe47f696378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555b91a03150_0 .net/2u *"_ivl_26", 31 0, L_0x7fe47f696378;  1 drivers
v0x555b91a03230_0 .net *"_ivl_31", 29 0, L_0x555b91a188d0;  1 drivers
L_0x7fe47f6963c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b91a03310_0 .net/2u *"_ivl_32", 1 0, L_0x7fe47f6963c0;  1 drivers
v0x555b91a033f0_0 .net *"_ivl_39", 5 0, L_0x555b91a18ce0;  1 drivers
v0x555b91a034d0_0 .net *"_ivl_41", 0 0, L_0x555b91a18d80;  1 drivers
v0x555b91a03590_0 .net *"_ivl_43", 0 0, L_0x555b91a18f00;  1 drivers
v0x555b91a03650_0 .net *"_ivl_45", 5 0, L_0x555b91a18ff0;  1 drivers
L_0x7fe47f696408 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x555b91a03730_0 .net/2u *"_ivl_46", 5 0, L_0x7fe47f696408;  1 drivers
v0x555b91a03810_0 .net *"_ivl_48", 0 0, L_0x555b91a19130;  1 drivers
v0x555b91a038d0_0 .net *"_ivl_53", 5 0, L_0x555b91a19310;  1 drivers
L_0x7fe47f696450 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x555b91a039b0_0 .net/2u *"_ivl_54", 5 0, L_0x7fe47f696450;  1 drivers
v0x555b91a03a90_0 .net *"_ivl_56", 0 0, L_0x555b91a19090;  1 drivers
v0x555b91a03b50_0 .net *"_ivl_58", 0 0, L_0x555b91a18810;  1 drivers
L_0x7fe47f696060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x555b91a03c30_0 .net/2u *"_ivl_6", 4 0, L_0x7fe47f696060;  1 drivers
v0x555b91a03f20_0 .net *"_ivl_61", 5 0, L_0x555b91a19550;  1 drivers
L_0x7fe47f696498 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x555b91a04000_0 .net/2u *"_ivl_62", 5 0, L_0x7fe47f696498;  1 drivers
v0x555b91a040e0_0 .net *"_ivl_64", 0 0, L_0x555b91a197c0;  1 drivers
v0x555b91a041a0_0 .net *"_ivl_66", 0 0, L_0x555b91a19900;  1 drivers
v0x555b91a04280_0 .net *"_ivl_68", 0 0, L_0x555b91a19970;  1 drivers
v0x555b91a04360_0 .net *"_ivl_70", 0 0, L_0x555b91a19a70;  1 drivers
v0x555b91a04440_0 .net *"_ivl_75", 3 0, L_0x555b91a19ce0;  1 drivers
v0x555b91a04520_0 .net *"_ivl_77", 25 0, L_0x555b91a19e50;  1 drivers
L_0x7fe47f6964e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b91a04600_0 .net/2u *"_ivl_78", 1 0, L_0x7fe47f6964e0;  1 drivers
v0x555b91a046e0_0 .net *"_ivl_80", 31 0, L_0x555b91a19ef0;  1 drivers
v0x555b91a047c0_0 .net *"_ivl_82", 31 0, L_0x555b91a1a160;  1 drivers
v0x555b91a048a0_0 .net *"_ivl_84", 31 0, L_0x555b91a1a250;  1 drivers
v0x555b91a04980_0 .net *"_ivl_89", 15 0, L_0x555b91a1a6f0;  1 drivers
v0x555b91a04a60_0 .net *"_ivl_9", 4 0, L_0x555b91a06b80;  1 drivers
L_0x7fe47f696528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b91a04b40_0 .net/2u *"_ivl_90", 15 0, L_0x7fe47f696528;  1 drivers
v0x555b91a04c20_0 .net *"_ivl_92", 31 0, L_0x555b91a1a890;  1 drivers
v0x555b91a04d00_0 .net *"_ivl_94", 31 0, L_0x555b91a1a980;  1 drivers
v0x555b91a04de0_0 .net *"_ivl_96", 31 0, L_0x555b91a1ac10;  1 drivers
v0x555b91a04ec0_0 .net "alu_control", 3 0, v0x555b91a02050_0;  1 drivers
v0x555b91a04fd0_0 .net "alu_in2", 31 0, L_0x555b91a18020;  1 drivers
v0x555b91a05090_0 .net "branch_offset", 31 0, L_0x555b91a189e0;  1 drivers
v0x555b91a05150_0 .net "branch_taken", 0 0, L_0x555b91a19b80;  1 drivers
v0x555b91a05210_0 .net "branch_target", 31 0, L_0x555b91a18b20;  1 drivers
v0x555b91a052f0_0 .net "clock", 0 0, v0x555b91a06360_0;  1 drivers
v0x555b91a05390_0 .net "dmem_out", 31 0, L_0x555b91a185c0;  1 drivers
v0x555b91a05450_0 .net "funct", 5 0, L_0x555b91a065d0;  1 drivers
v0x555b91a054f0_0 .net "instruction", 31 0, L_0x555b91a06a80;  1 drivers
v0x555b91a055c0_0 .net "is_jr", 0 0, L_0x555b91a18970;  1 drivers
v0x555b91a05660_0 .net "nextPC", 31 0, L_0x555b91a1a4d0;  1 drivers
v0x555b91a05750_0 .net "pc_plus4", 31 0, L_0x555b91a18770;  1 drivers
v0x555b91a05810_0 .net "read_data1", 31 0, L_0x555b91a17590;  1 drivers
v0x555b91a05920_0 .net "read_data2", 31 0, L_0x555b91a17c50;  1 drivers
v0x555b91a05e40_0 .net "reset", 0 0, v0x555b91a06420_0;  1 drivers
v0x555b91a05f30_0 .net "shamt", 4 0, L_0x555b91a064e0;  1 drivers
v0x555b91a05ff0_0 .net "sign_ext_out", 31 0, v0x555b919fee80_0;  1 drivers
v0x555b91a06090_0 .net "write_data", 31 0, L_0x555b91a1ad50;  1 drivers
v0x555b91a06130_0 .net "write_reg", 4 0, L_0x555b91a06eb0;  1 drivers
v0x555b91a06200_0 .net "zero_flag", 0 0, L_0x555b91a18170;  1 drivers
L_0x555b91a064e0 .part L_0x555b91a06a80, 6, 5;
L_0x555b91a065d0 .part L_0x555b91a06a80, 0, 6;
L_0x555b91a06b80 .part L_0x555b91a06a80, 11, 5;
L_0x555b91a06c20 .part L_0x555b91a06a80, 16, 5;
L_0x555b91a06cf0 .functor MUXZ 5, L_0x555b91a06c20, L_0x555b91a06b80, v0x555b919fd940_0, C4<>;
L_0x555b91a06eb0 .functor MUXZ 5, L_0x555b91a06cf0, L_0x7fe47f696060, v0x555b919fd3b0_0, C4<>;
L_0x555b91a17df0 .part L_0x555b91a06a80, 21, 5;
L_0x555b91a17e90 .part L_0x555b91a06a80, 16, 5;
L_0x555b91a17f80 .part L_0x555b91a06a80, 0, 16;
L_0x555b91a18020 .functor MUXZ 32, L_0x555b91a17c50, v0x555b919fee80_0, v0x555b919fd190_0, C4<>;
L_0x555b91a18770 .arith/sum 32, v0x555b919ffbe0_0, L_0x7fe47f696378;
L_0x555b91a188d0 .part v0x555b919fee80_0, 0, 30;
L_0x555b91a189e0 .concat [ 2 30 0 0], L_0x7fe47f6963c0, L_0x555b91a188d0;
L_0x555b91a18b20 .arith/sum 32, L_0x555b91a18770, L_0x555b91a189e0;
L_0x555b91a18ce0 .part L_0x555b91a06a80, 26, 6;
L_0x555b91a18d80 .reduce/or L_0x555b91a18ce0;
L_0x555b91a18f00 .reduce/nor L_0x555b91a18d80;
L_0x555b91a18ff0 .part L_0x555b91a06a80, 0, 6;
L_0x555b91a19130 .cmp/eq 6, L_0x555b91a18ff0, L_0x7fe47f696408;
L_0x555b91a19310 .part L_0x555b91a06a80, 26, 6;
L_0x555b91a19090 .cmp/eq 6, L_0x555b91a19310, L_0x7fe47f696450;
L_0x555b91a19550 .part L_0x555b91a06a80, 26, 6;
L_0x555b91a197c0 .cmp/eq 6, L_0x555b91a19550, L_0x7fe47f696498;
L_0x555b91a19ce0 .part L_0x555b91a18770, 28, 4;
L_0x555b91a19e50 .part L_0x555b91a06a80, 0, 26;
L_0x555b91a19ef0 .concat [ 2 26 4 0], L_0x7fe47f6964e0, L_0x555b91a19e50, L_0x555b91a19ce0;
L_0x555b91a1a160 .functor MUXZ 32, L_0x555b91a18770, L_0x555b91a18b20, L_0x555b91a19b80, C4<>;
L_0x555b91a1a250 .functor MUXZ 32, L_0x555b91a1a160, L_0x555b91a19ef0, v0x555b919fd580_0, C4<>;
L_0x555b91a1a4d0 .functor MUXZ 32, L_0x555b91a1a250, L_0x555b91a17590, L_0x555b91a18970, C4<>;
L_0x555b91a1a6f0 .part L_0x555b91a06a80, 0, 16;
L_0x555b91a1a890 .concat [ 16 16 0 0], L_0x7fe47f696528, L_0x555b91a1a6f0;
L_0x555b91a1a980 .functor MUXZ 32, v0x555b919fca00_0, L_0x555b91a185c0, v0x555b919fd880_0, C4<>;
L_0x555b91a1ac10 .functor MUXZ 32, L_0x555b91a1a980, L_0x555b91a1a890, v0x555b919fd640_0, C4<>;
L_0x555b91a1ad50 .functor MUXZ 32, L_0x555b91a1ac10, L_0x555b91a18770, v0x555b919fd3b0_0, C4<>;
L_0x555b91a1afb0 .part L_0x555b91a06a80, 26, 6;
S_0x555b919db740 .scope module, "alu" "ula" 3 66, 4 3 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "OP";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero_Flag";
v0x555b919b76a0_0 .net "In1", 31 0, L_0x555b91a17590;  alias, 1 drivers
v0x555b919caeb0_0 .net "In2", 31 0, L_0x555b91a18020;  alias, 1 drivers
v0x555b919caf50_0 .net "OP", 3 0, v0x555b91a02050_0;  alias, 1 drivers
v0x555b919d3060_0 .net "Zero_Flag", 0 0, L_0x555b91a18170;  alias, 1 drivers
L_0x7fe47f6962e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b919fc8d0_0 .net/2u *"_ivl_0", 31 0, L_0x7fe47f6962e8;  1 drivers
v0x555b919fca00_0 .var "result", 31 0;
v0x555b919fcae0_0 .net "shamt", 4 0, L_0x555b91a064e0;  alias, 1 drivers
E_0x555b91995970 .event edge, v0x555b919caf50_0, v0x555b919b76a0_0, v0x555b919caeb0_0, v0x555b919fcae0_0;
L_0x555b91a18170 .cmp/eq 32, v0x555b919fca00_0, L_0x7fe47f6962e8;
S_0x555b919fcc80 .scope module, "ctrl" "control" 3 112, 5 3 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jr";
    .port_info 12 /OUTPUT 1 "ExtOp";
    .port_info 13 /OUTPUT 1 "JalEn";
    .port_info 14 /OUTPUT 1 "LuiEn";
v0x555b919fd090_0 .var "ALUOp", 1 0;
v0x555b919fd190_0 .var "ALUSrc", 0 0;
v0x555b919fd250_0 .var "Branch", 0 0;
v0x555b919fd2f0_0 .var "ExtOp", 0 0;
v0x555b919fd3b0_0 .var "JalEn", 0 0;
v0x555b919fd4c0_0 .var "Jr", 0 0;
v0x555b919fd580_0 .var "Jump", 0 0;
v0x555b919fd640_0 .var "LuiEn", 0 0;
v0x555b919fd700_0 .var "MemRead", 0 0;
v0x555b919fd7c0_0 .var "MemWrite", 0 0;
v0x555b919fd880_0 .var "MemtoReg", 0 0;
v0x555b919fd940_0 .var "RegDst", 0 0;
v0x555b919fda00_0 .var "RegWrite", 0 0;
o0x7fe47f6df4f8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x555b919fdac0_0 .net "funct", 5 0, o0x7fe47f6df4f8;  0 drivers
v0x555b919fdba0_0 .net "opcode", 5 0, L_0x555b91a1afb0;  1 drivers
E_0x555b91995db0 .event edge, v0x555b919fdba0_0, v0x555b919fdac0_0;
S_0x555b919fdee0 .scope module, "dmem" "d_mem" 3 76, 6 3 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
v0x555b919fe130_0 .net "MemRead", 0 0, v0x555b919fd700_0;  alias, 1 drivers
v0x555b919fe1f0_0 .net "MemWrite", 0 0, v0x555b919fd7c0_0;  alias, 1 drivers
v0x555b919fe290_0 .net "ReadData", 31 0, L_0x555b91a185c0;  alias, 1 drivers
v0x555b919fe330_0 .net "WriteData", 31 0, L_0x555b91a17c50;  alias, 1 drivers
v0x555b919fe3f0_0 .net *"_ivl_0", 31 0, L_0x555b91a182b0;  1 drivers
v0x555b919fe520_0 .net *"_ivl_3", 9 0, L_0x555b91a18350;  1 drivers
v0x555b919fe600_0 .net *"_ivl_4", 11 0, L_0x555b91a18480;  1 drivers
L_0x7fe47f696330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b919fe6e0_0 .net *"_ivl_7", 1 0, L_0x7fe47f696330;  1 drivers
o0x7fe47f6df948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x555b919fe7c0_0 name=_ivl_8
v0x555b919fe8a0_0 .net "address", 31 0, v0x555b919fca00_0;  alias, 1 drivers
v0x555b919fe960_0 .net "clock", 0 0, v0x555b91a06360_0;  alias, 1 drivers
v0x555b919fea00 .array "mem", 1023 0, 31 0;
E_0x555b919e3d40 .event posedge, v0x555b919fe960_0;
L_0x555b91a182b0 .array/port v0x555b919fea00, L_0x555b91a18480;
L_0x555b91a18350 .part v0x555b919fca00_0, 2, 10;
L_0x555b91a18480 .concat [ 10 2 0 0], L_0x555b91a18350, L_0x7fe47f696330;
L_0x555b91a185c0 .functor MUXZ 32, o0x7fe47f6df948, L_0x555b91a182b0, v0x555b919fd700_0, C4<>;
S_0x555b919feb80 .scope module, "ext" "sign_extend" 3 47, 7 1 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "ext_out";
v0x555b919fedc0_0 .net "ExtOp", 0 0, v0x555b919fd2f0_0;  alias, 1 drivers
v0x555b919fee80_0 .var "ext_out", 31 0;
v0x555b919fef40_0 .net "imm", 15 0, L_0x555b91a17f80;  1 drivers
E_0x555b919e3420 .event edge, v0x555b919fd2f0_0, v0x555b919fef40_0;
S_0x555b919ff080 .scope module, "imem" "i_mem" 3 26, 8 3 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "i_out";
L_0x555b91a06a80 .functor BUFZ 32, L_0x555b91a06750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555b919ff2f0_0 .net *"_ivl_0", 31 0, L_0x555b91a06750;  1 drivers
v0x555b919ff3f0_0 .net *"_ivl_3", 9 0, L_0x555b91a06810;  1 drivers
v0x555b919ff4d0_0 .net *"_ivl_4", 11 0, L_0x555b91a06940;  1 drivers
L_0x7fe47f696018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b919ff590_0 .net *"_ivl_7", 1 0, L_0x7fe47f696018;  1 drivers
v0x555b919ff670_0 .net "address", 31 0, v0x555b919ffbe0_0;  alias, 1 drivers
v0x555b919ff7a0_0 .net "i_out", 31 0, L_0x555b91a06a80;  alias, 1 drivers
v0x555b919ff880 .array "mem", 1023 0, 31 0;
L_0x555b91a06750 .array/port v0x555b919ff880, L_0x555b91a06940;
L_0x555b91a06810 .part v0x555b919ffbe0_0, 2, 10;
L_0x555b91a06940 .concat [ 10 2 0 0], L_0x555b91a06810, L_0x7fe47f696018;
S_0x555b919ff9a0 .scope module, "pc" "PC" 3 23, 9 1 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "nextPC";
    .port_info 3 /OUTPUT 32 "PC";
v0x555b919ffbe0_0 .var "PC", 31 0;
v0x555b919ffcc0_0 .net "clock", 0 0, v0x555b91a06360_0;  alias, 1 drivers
v0x555b919ffd90_0 .net "nextPC", 31 0, L_0x555b91a1a4d0;  alias, 1 drivers
v0x555b919ffe60_0 .net "reset", 0 0, v0x555b91a06420_0;  alias, 1 drivers
E_0x555b919ffb80 .event posedge, v0x555b919ffe60_0, v0x555b919fe960_0;
S_0x555b919fffb0 .scope module, "regs" "regfile" 3 34, 10 1 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "ReadAddr1";
    .port_info 4 /INPUT 5 "ReadAddr2";
    .port_info 5 /INPUT 5 "WriteAddr";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0x555b91a005c0_0 .net "ReadAddr1", 4 0, L_0x555b91a17df0;  1 drivers
v0x555b91a006c0_0 .net "ReadAddr2", 4 0, L_0x555b91a17e90;  1 drivers
v0x555b91a007a0_0 .net "ReadData1", 31 0, L_0x555b91a17590;  alias, 1 drivers
v0x555b91a00870_0 .net "ReadData2", 31 0, L_0x555b91a17c50;  alias, 1 drivers
v0x555b91a00940_0 .net "RegWrite", 0 0, v0x555b919fda00_0;  alias, 1 drivers
v0x555b91a00a30_0 .net "WriteAddr", 4 0, L_0x555b91a06eb0;  alias, 1 drivers
v0x555b91a00ad0_0 .net "WriteData", 31 0, L_0x555b91a1ad50;  alias, 1 drivers
v0x555b91a00bb0_0 .net *"_ivl_0", 31 0, L_0x555b91a070d0;  1 drivers
v0x555b91a00c90_0 .net *"_ivl_10", 31 0, L_0x555b91a17360;  1 drivers
v0x555b91a00d70_0 .net *"_ivl_12", 6 0, L_0x555b91a17400;  1 drivers
L_0x7fe47f696180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b91a00e50_0 .net *"_ivl_15", 1 0, L_0x7fe47f696180;  1 drivers
v0x555b91a00f30_0 .net *"_ivl_18", 31 0, L_0x555b91a17720;  1 drivers
L_0x7fe47f6961c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b91a01010_0 .net *"_ivl_21", 26 0, L_0x7fe47f6961c8;  1 drivers
L_0x7fe47f696210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b91a010f0_0 .net/2u *"_ivl_22", 31 0, L_0x7fe47f696210;  1 drivers
v0x555b91a011d0_0 .net *"_ivl_24", 0 0, L_0x555b91a17850;  1 drivers
L_0x7fe47f696258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b91a01290_0 .net/2u *"_ivl_26", 31 0, L_0x7fe47f696258;  1 drivers
v0x555b91a01370_0 .net *"_ivl_28", 31 0, L_0x555b91a17a20;  1 drivers
L_0x7fe47f6960a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b91a01450_0 .net *"_ivl_3", 26 0, L_0x7fe47f6960a8;  1 drivers
v0x555b91a01530_0 .net *"_ivl_30", 6 0, L_0x555b91a17b10;  1 drivers
L_0x7fe47f6962a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555b91a01610_0 .net *"_ivl_33", 1 0, L_0x7fe47f6962a0;  1 drivers
L_0x7fe47f6960f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b91a016f0_0 .net/2u *"_ivl_4", 31 0, L_0x7fe47f6960f0;  1 drivers
v0x555b91a017d0_0 .net *"_ivl_6", 0 0, L_0x555b91a171d0;  1 drivers
L_0x7fe47f696138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b91a01890_0 .net/2u *"_ivl_8", 31 0, L_0x7fe47f696138;  1 drivers
v0x555b91a01970_0 .net "clock", 0 0, v0x555b91a06360_0;  alias, 1 drivers
v0x555b91a01a10 .array "registers", 31 0, 31 0;
v0x555b91a01ad0_0 .net "reset", 0 0, v0x555b91a06420_0;  alias, 1 drivers
L_0x555b91a070d0 .concat [ 5 27 0 0], L_0x555b91a17df0, L_0x7fe47f6960a8;
L_0x555b91a171d0 .cmp/eq 32, L_0x555b91a070d0, L_0x7fe47f6960f0;
L_0x555b91a17360 .array/port v0x555b91a01a10, L_0x555b91a17400;
L_0x555b91a17400 .concat [ 5 2 0 0], L_0x555b91a17df0, L_0x7fe47f696180;
L_0x555b91a17590 .functor MUXZ 32, L_0x555b91a17360, L_0x7fe47f696138, L_0x555b91a171d0, C4<>;
L_0x555b91a17720 .concat [ 5 27 0 0], L_0x555b91a17e90, L_0x7fe47f6961c8;
L_0x555b91a17850 .cmp/eq 32, L_0x555b91a17720, L_0x7fe47f696210;
L_0x555b91a17a20 .array/port v0x555b91a01a10, L_0x555b91a17b10;
L_0x555b91a17b10 .concat [ 5 2 0 0], L_0x555b91a17e90, L_0x7fe47f6962a0;
L_0x555b91a17c50 .functor MUXZ 32, L_0x555b91a17a20, L_0x7fe47f696258, L_0x555b91a17850, C4<>;
S_0x555b91a002c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 21, 10 21 0, S_0x555b919fffb0;
 .timescale -9 -12;
v0x555b91a004c0_0 .var/i "i", 31 0;
S_0x555b91a01cc0 .scope module, "uctrl" "ula_ctrl" 3 58, 11 3 0, S_0x555b919dd0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "OP_ula";
v0x555b91a01f40_0 .net "ALUOp", 1 0, v0x555b919fd090_0;  alias, 1 drivers
v0x555b91a02050_0 .var "OP_ula", 3 0;
v0x555b91a02120_0 .net "funct", 5 0, L_0x555b91a065d0;  alias, 1 drivers
E_0x555b91a01ec0 .event edge, v0x555b919fd090_0, v0x555b91a02120_0;
    .scope S_0x555b919ff9a0;
T_0 ;
    %wait E_0x555b919ffb80;
    %load/vec4 v0x555b919ffe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b919ffbe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555b919ffd90_0;
    %assign/vec4 v0x555b919ffbe0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555b919ff080;
T_1 ;
    %vpi_call 8 9 "$readmemb", "sim/memory.list", v0x555b919ff880 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555b919fffb0;
T_2 ;
    %wait E_0x555b919ffb80;
    %load/vec4 v0x555b91a01ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x555b91a002c0;
    %jmp t_0;
    .scope S_0x555b91a002c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b91a004c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x555b91a004c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555b91a004c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b91a01a10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555b91a004c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555b91a004c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x555b919fffb0;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555b91a00940_0;
    %load/vec4 v0x555b91a00a30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x555b91a00ad0_0;
    %load/vec4 v0x555b91a00a30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b91a01a10, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555b919feb80;
T_3 ;
    %wait E_0x555b919e3420;
    %load/vec4 v0x555b919fedc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555b919fef40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555b919fef40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b919fee80_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555b919fef40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b919fee80_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555b91a01cc0;
T_4 ;
    %wait E_0x555b91a01ec0;
    %load/vec4 v0x555b91a01f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x555b91a02120_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.12 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.16 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.18 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b91a02050_0, 0, 4;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555b919db740;
T_5 ;
    %wait E_0x555b91995970;
    %load/vec4 v0x555b919caf50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %add;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.1 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %sub;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %and;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.3 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %or;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %xor;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.5 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %or;
    %inv;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.6 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0x555b919b76a0_0;
    %load/vec4 v0x555b919caeb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.8 ;
    %load/vec4 v0x555b919caeb0_0;
    %ix/getv 4, v0x555b919fcae0_0;
    %shiftl 4;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0x555b919caeb0_0;
    %ix/getv 4, v0x555b919fcae0_0;
    %shiftr 4;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.10 ;
    %load/vec4 v0x555b919caeb0_0;
    %ix/getv 4, v0x555b919fcae0_0;
    %shiftr/s 4;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0x555b919caeb0_0;
    %load/vec4 v0x555b919b76a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0x555b919caeb0_0;
    %load/vec4 v0x555b919b76a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0x555b919caeb0_0;
    %load/vec4 v0x555b919b76a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0x555b919b76a0_0;
    %store/vec4 v0x555b919fca00_0, 0, 32;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555b919fdee0;
T_6 ;
    %wait E_0x555b919e3d40;
    %load/vec4 v0x555b919fe1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555b919fe330_0;
    %load/vec4 v0x555b919fe8a0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b919fea00, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555b919fcc80;
T_7 ;
    %wait E_0x555b91995db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd640_0, 0, 1;
    %load/vec4 v0x555b919fdba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.15;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %load/vec4 v0x555b919fdac0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %pad/s 1;
    %store/vec4 v0x555b919fd4c0_0, 0, 1;
    %jmp T_7.15;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %jmp T_7.15;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd2f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %jmp T_7.15;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd2f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %jmp T_7.15;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd2f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %jmp T_7.15;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %jmp T_7.15;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %jmp T_7.15;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd580_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %jmp T_7.15;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b919fd580_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555b919fd090_0, 0, 2;
    %jmp T_7.15;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd640_0, 0, 1;
    %jmp T_7.15;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd700_0, 0, 1;
    %jmp T_7.15;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd7c0_0, 0, 1;
    %jmp T_7.15;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd580_0, 0, 1;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fda00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b919fd3b0_0, 0, 1;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555b919d5640;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x555b91a06360_0;
    %inv;
    %store/vec4 v0x555b91a06360_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555b919d5640;
T_9 ;
    %vpi_call 2 17 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555b919d5640 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b91a06360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b91a06420_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b91a06420_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "sim/testbench.v";
    "src/mips.v";
    "src/ula.v";
    "src/control.v";
    "src/d_mem.v";
    "src/sign_extend.v";
    "src/i_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/ula_ctrl.v";
