// Seed: 1354658399
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  input id_10;
  output id_9;
  inout id_8;
  input id_7;
  output id_6;
  output id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_11 = 1;
  generate
    assign id_4 = 1 ? id_7 : 1;
    for (id_12 = id_8; 1; id_9 = 1) begin : id_13
      defparam id_14.id_15 = {
        ~id_8, 1
      };
      always @(negedge id_14 or posedge 1 + 1)
        if (1) id_9 <= id_13;
        else begin
          if (1) begin
            id_6 = id_12;
          end
        end
    end
  endgenerate
  type_18(
      id_4, id_6, id_10 | 1
  );
  logic id_16 = id_8 == id_3;
endmodule
