Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 12:27:33 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_110_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.921ns (28.079%)  route 2.359ns (71.921%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.242ns (routing 0.170ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20399, routed)       1.242     2.193    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X132Y419       FDCE                                         r  Delay1No13_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y419       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.272 r  Delay1No13_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.576     2.848    Delay1No12_instance/Y_reg[33]_0[7]
    SLICE_X127Y452       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.947 r  Delay1No12_instance/geqOp_carry_i_13__5/O
                         net (fo=1, routed)           0.009     2.956    Sum12_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.110 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.136    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.151 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.177    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.229 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.420     3.649    Delay1No12_instance/CO[0]
    SLICE_X126Y460       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     3.746 r  Delay1No12_instance/shiftedFracY_d1[32]_i_7__5/O
                         net (fo=4, routed)           0.284     4.030    Delay1No12_instance/shiftedFracY_d1[32]_i_7__5_n_0
    SLICE_X127Y460       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     4.179 r  Delay1No12_instance/shiftedFracY_d1[49]_i_3__5/O
                         net (fo=3, routed)           0.281     4.460    Delay1No12_instance/Sum12_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X126Y458       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.497 r  Delay1No12_instance/shiftedFracY_d1[33]_i_3__5/O
                         net (fo=48, routed)          0.547     5.044    Delay1No13_instance/shiftVal__5[1]
    SLICE_X130Y453       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.193 r  Delay1No13_instance/shiftedFracY_d1[32]_i_4__5/O
                         net (fo=2, routed)           0.141     5.334    Delay1No12_instance/Y_reg[26]_0[9]
    SLICE_X130Y454       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.424 r  Delay1No12_instance/shiftedFracY_d1[16]_i_1__5/O
                         net (fo=1, routed)           0.049     5.473    Sum12_1_impl_instance/FPAddSubOp_instance/D[5]
    SLICE_X130Y454       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20399, routed)       1.044     5.704    Sum12_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X130Y454       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.306     6.010    
                         clock uncertainty           -0.035     5.974    
    SLICE_X130Y454       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.999    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          5.999    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  0.527    




