INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zach/Downloads/clkdivider_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clkdivider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/project_1/project_1.srcs/sources_1/new/toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'toplevel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/project_1/project_1.srcs/sim_1/new/tb_toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_toplevel'
