// Seed: 1196957681
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input wire id_6
);
  id_8(
      .id_0(1), .id_1(1 != id_3)
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output wor id_3,
    input uwire id_4
    , id_27,
    output tri1 id_5,
    output tri id_6,
    output wor id_7,
    input uwire id_8,
    output tri0 id_9,
    output tri id_10,
    output tri id_11,
    input supply0 id_12,
    output wor id_13,
    input tri0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    input wire id_17,
    input tri1 id_18,
    input uwire id_19,
    output tri id_20,
    input tri id_21,
    output wor id_22,
    input tri0 id_23,
    output tri id_24,
    input tri1 id_25
);
  wire id_28;
  module_0(
      id_3, id_22, id_25, id_1, id_12, id_13, id_18
  );
endmodule
