{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582722012704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582722012711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 13:00:12 2020 " "Processing started: Wed Feb 26 13:00:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582722012711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722012711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off psscrate -c psscrate " "Command: quartus_map --read_settings_files=on --write_settings_files=off psscrate -c psscrate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722012711 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1582722015184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582722015337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582722015337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/softproc.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/softproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc " "Found entity 1: softproc" {  } { { "softproc/synthesis/softproc.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "softproc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_irq_mapper " "Found entity 1: softproc_irq_mapper" {  } { { "softproc/synthesis/submodules/softproc_irq_mapper.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0 " "Found entity 1: softproc_mm_interconnect_0" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: softproc_mm_interconnect_0_avalon_st_adapter" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: softproc_mm_interconnect_0_rsp_mux_001" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032643 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_mux " "Found entity 1: softproc_mm_interconnect_0_rsp_mux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: softproc_mm_interconnect_0_rsp_demux_001" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_demux " "Found entity 1: softproc_mm_interconnect_0_rsp_demux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: softproc_mm_interconnect_0_cmd_mux_001" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_mux " "Found entity 1: softproc_mm_interconnect_0_cmd_mux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: softproc_mm_interconnect_0_cmd_demux_001" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_demux " "Found entity 1: softproc_mm_interconnect_0_cmd_demux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_004_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_004_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032694 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router_004 " "Found entity 2: softproc_mm_interconnect_0_router_004" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_003_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_003_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032703 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router_003 " "Found entity 2: softproc_mm_interconnect_0_router_003" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_001_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_001_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032711 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router_001 " "Found entity 2: softproc_mm_interconnect_0_router_001" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582722032725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032727 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router " "Found entity 2: softproc_mm_interconnect_0_router" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "softproc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "softproc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "softproc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_sys_sdram_pll_0 " "Found entity 1: softproc_sys_sdram_pll_0" {  } { { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_pio_0 " "Found entity 1: softproc_pio_0" {  } { { "softproc/synthesis/submodules/softproc_pio_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_onchip_memory2_0 " "Found entity 1: softproc_onchip_memory2_0" {  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0 " "Found entity 1: softproc_nios2_gen2_0" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: softproc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: softproc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "3 softproc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: softproc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "4 softproc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: softproc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "5 softproc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: softproc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "6 softproc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: softproc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "7 softproc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: softproc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "8 softproc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: softproc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "9 softproc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: softproc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "10 softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "11 softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "12 softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "13 softproc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: softproc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "14 softproc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: softproc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "15 softproc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: softproc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "16 softproc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: softproc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "17 softproc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: softproc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "18 softproc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: softproc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "19 softproc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: softproc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "20 softproc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: softproc_nios2_gen2_0_cpu_nios2_oci" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""} { "Info" "ISGN_ENTITY_NAME" "21 softproc_nios2_gen2_0_cpu " "Found entity 21: softproc_nios2_gen2_0_cpu" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_test_bench " "Found entity 1: softproc_nios2_gen2_0_cpu_test_bench" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_new_sdram_controller_0_input_efifo_module " "Found entity 1: softproc_new_sdram_controller_0_input_efifo_module" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032917 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_new_sdram_controller_0 " "Found entity 2: softproc_new_sdram_controller_0" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "softproc/synthesis/submodules/custom_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "softproc/synthesis/submodules/burst_write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "softproc/synthesis/submodules/burst_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "softproc/synthesis/submodules/write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "softproc/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file softproc/synthesis/submodules/softproc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_jtag_uart_0_sim_scfifo_w " "Found entity 1: softproc_jtag_uart_0_sim_scfifo_w" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032971 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_jtag_uart_0_scfifo_w " "Found entity 2: softproc_jtag_uart_0_scfifo_w" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032971 ""} { "Info" "ISGN_ENTITY_NAME" "3 softproc_jtag_uart_0_sim_scfifo_r " "Found entity 3: softproc_jtag_uart_0_sim_scfifo_r" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032971 ""} { "Info" "ISGN_ENTITY_NAME" "4 softproc_jtag_uart_0_scfifo_r " "Found entity 4: softproc_jtag_uart_0_scfifo_r" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032971 ""} { "Info" "ISGN_ENTITY_NAME" "5 softproc_jtag_uart_0 " "Found entity 5: softproc_jtag_uart_0" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_write_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file control_write_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_write_logic " "Found entity 1: control_write_logic" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722032993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722032993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/PSS/project/psscrateinterface/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722033004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722033004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1582722033008 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1582722033008 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1582722033008 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1582722033010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block " "Elaborating entity \"block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582722033219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc softproc:inst " "Elaborating entity \"softproc\" for hierarchy \"softproc:inst\"" {  } { { "block.bdf" "inst" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 88 352 976 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722033251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_jtag_uart_0 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"softproc_jtag_uart_0\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\"" {  } { { "softproc/synthesis/softproc.v" "jtag_uart_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722033309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_jtag_uart_0_scfifo_w softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w " "Elaborating entity \"softproc_jtag_uart_0_scfifo_w\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "the_softproc_jtag_uart_0_scfifo_w" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722033343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "wfifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722033813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722033838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722033839 ""}  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722033839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722033936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722033936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722033941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722033996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722033996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/PSS/project/psscrateinterface/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722034059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722034059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722034165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722034165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/PSS/project/psscrateinterface/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722034280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722034280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722034383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722034383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_jtag_uart_0_scfifo_r softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_r:the_softproc_jtag_uart_0_scfifo_r " "Elaborating entity \"softproc_jtag_uart_0_scfifo_r\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_r:the_softproc_jtag_uart_0_scfifo_r\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "the_softproc_jtag_uart_0_scfifo_r" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "softproc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722034991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722034991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722034991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722034991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722034991 ""}  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722034991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722036214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722036446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master softproc:inst\|custom_master:master_template_0 " "Elaborating entity \"custom_master\" for hierarchy \"softproc:inst\|custom_master:master_template_0\"" {  } { { "softproc/synthesis/softproc.v" "master_template_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722036533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master softproc:inst\|custom_master:master_template_0\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\"" {  } { { "softproc/synthesis/submodules/custom_master.v" "a_write_master" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722036565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "softproc/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722036844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "softproc/synthesis/submodules/write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722036871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722036872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722036872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722036872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722036872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722036872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722036872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722036872 ""}  } { { "softproc/synthesis/submodules/write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722036872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a401 " "Found entity 1: scfifo_a401" {  } { { "db/scfifo_a401.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/scfifo_a401.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722036969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722036969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a401 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated " "Elaborating entity \"scfifo_a401\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722036974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ha01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ha01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ha01 " "Found entity 1: a_dpfifo_ha01" {  } { { "db/a_dpfifo_ha01.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722037040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722037040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ha01 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo " "Elaborating entity \"a_dpfifo_ha01\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\"" {  } { { "db/scfifo_a401.tdf" "dpfifo" { Text "C:/PSS/project/psscrateinterface/db/scfifo_a401.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npb1 " "Found entity 1: altsyncram_npb1" {  } { { "db/altsyncram_npb1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_npb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722037147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722037147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npb1 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|altsyncram_npb1:FIFOram " "Elaborating entity \"altsyncram_npb1\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|altsyncram_npb1:FIFOram\"" {  } { { "db/a_dpfifo_ha01.tdf" "FIFOram" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722037298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722037298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ha01.tdf" "almost_full_comparer" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_ha01.tdf" "three_comparison" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722037436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722037436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ha01.tdf" "rd_ptr_msb" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722037552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722037552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_ha01.tdf" "usedw_counter" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722037670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722037670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_ha01.tdf" "wr_ptr" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_new_sdram_controller_0 softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"softproc_new_sdram_controller_0\" for hierarchy \"softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "softproc/synthesis/softproc.v" "new_sdram_controller_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_new_sdram_controller_0_input_efifo_module softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|softproc_new_sdram_controller_0_input_efifo_module:the_softproc_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"softproc_new_sdram_controller_0_input_efifo_module\" for hierarchy \"softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|softproc_new_sdram_controller_0_input_efifo_module:the_softproc_new_sdram_controller_0_input_efifo_module\"" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "the_softproc_new_sdram_controller_0_input_efifo_module" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0 softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"softproc_nios2_gen2_0\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "softproc/synthesis/softproc.v" "nios2_gen2_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"softproc_nios2_gen2_0_cpu\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0.v" "cpu" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722037975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_test_bench softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_test_bench:the_softproc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"softproc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_test_bench:the_softproc_nios2_gen2_0_cpu_test_bench\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_test_bench" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_register_bank_a_module softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"softproc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038475 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722038475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722038565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722038565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_register_bank_b_module softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_b_module:softproc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"softproc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_b_module:softproc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_debug softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722038952 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722038952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_break softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_break:the_softproc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_break:the_softproc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722038969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_xbrk softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_dbrk softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_itrace softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_itrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_itrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_dtrace softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_td_mode softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\|softproc_nios2_gen2_0_cpu_nios2_oci_td_mode:softproc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\|softproc_nios2_gen2_0_cpu_nios2_oci_td_mode:softproc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_fifo softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_pib softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_pib:the_softproc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_pib:the_softproc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_im softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_im:the_softproc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_im:the_softproc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_avalon_reg softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_avalon_reg:the_softproc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_avalon_reg:the_softproc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_ocimem softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_ociram_sp_ram_module softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"softproc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722039675 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722039675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722039773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722039773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_debug_slave_wrapper softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"softproc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_debug_slave_tck softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_tck:the_softproc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"softproc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_tck:the_softproc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_softproc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_debug_slave_sysclk softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_sysclk:the_softproc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"softproc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_sysclk:the_softproc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_softproc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722039988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "softproc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040152 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722040152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040169 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_onchip_memory2_0 softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"softproc_onchip_memory2_0\" for hierarchy \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "softproc/synthesis/softproc.v" "onchip_memory2_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file softproc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"softproc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722040424 ""}  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722040424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9h1 " "Found entity 1: altsyncram_g9h1" {  } { { "db/altsyncram_g9h1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_g9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722040514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722040514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9h1 softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated " "Elaborating entity \"altsyncram_g9h1\" for hierarchy \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722040519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_pio_0 softproc:inst\|softproc_pio_0:pio_0 " "Elaborating entity \"softproc_pio_0\" for hierarchy \"softproc:inst\|softproc_pio_0:pio_0\"" {  } { { "softproc/synthesis/softproc.v" "pio_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_sys_sdram_pll_0 softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"softproc_sys_sdram_pll_0\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "softproc/synthesis/softproc.v" "sys_sdram_pll_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "sys_pll" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722041379 ""}  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722041379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722041466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722041466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"softproc_mm_interconnect_0\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "softproc/synthesis/softproc.v" "mm_interconnect_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "master_template_0_avalon_master_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722041978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "master_template_0_avalon_master_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router " "Elaborating entity \"softproc_mm_interconnect_0_router\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router\|softproc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router\|softproc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_001 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"softproc_mm_interconnect_0_router_001\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_001:router_001\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_001_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_001:router_001\|softproc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_001:router_001\|softproc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_003 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"softproc_mm_interconnect_0_router_003\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_003:router_003\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router_003" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_003_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_003:router_003\|softproc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_003:router_003\|softproc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_004 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"softproc_mm_interconnect_0_router_004\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router_004" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_004_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004\|softproc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004\|softproc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_demux softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"softproc_mm_interconnect_0_cmd_demux\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_demux" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_demux_001 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"softproc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_mux softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"softproc_mm_interconnect_0_cmd_mux\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_mux" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_mux_001 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"softproc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722042998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_rsp_demux softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"softproc_mm_interconnect_0_rsp_demux\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "rsp_demux" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_rsp_demux_001 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"softproc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_rsp_mux softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"softproc_mm_interconnect_0_rsp_mux\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "rsp_mux" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_rsp_mux_001 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"softproc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_avalon_st_adapter softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"softproc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_irq_mapper softproc:inst\|softproc_irq_mapper:irq_mapper " "Elaborating entity \"softproc_irq_mapper\" for hierarchy \"softproc:inst\|softproc_irq_mapper:irq_mapper\"" {  } { { "softproc/synthesis/softproc.v" "irq_mapper" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller softproc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller\"" {  } { { "softproc/synthesis/softproc.v" "rst_controller" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller softproc:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "softproc/synthesis/softproc.v" "rst_controller_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_write_logic control_write_logic:inst1 " "Elaborating entity \"control_write_logic\" for hierarchy \"control_write_logic:inst1\"" {  } { { "block.bdf" "inst1" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 120 -280 -16 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data control_write_logic.v(51) " "Verilog HDL or VHDL warning at control_write_logic.v(51): object \"data\" assigned a value but never read" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582722043585 "|block|control_write_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(92) " "Verilog HDL assignment warning at control_write_logic.v(92): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582722043586 "|block|control_write_logic:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "block.bdf" "inst2" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { -256 -296 -16 -64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/PSS/project/psscrateinterface/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/PSS/project/psscrateinterface/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582722043718 ""}  } { { "pll.v" "" { Text "C:/PSS/project/psscrateinterface/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582722043718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722043806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722043806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722043828 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1582722044887 "|block|softproc:inst|softproc_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1582722045129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c524 " "Found entity 1: altsyncram_c524" {  } { { "db/altsyncram_c524.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_c524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722048430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722048430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722049117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722049117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722049429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722049429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722049900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722049900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722050012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722050012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722050243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722050243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722050573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722050573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722050685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722050685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722050908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722050908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722051018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722051018 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722051584 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1582722051875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.26.13:00:57 Progress: Loading sld3cd9b874/alt_sld_fab_wrapper_hw.tcl " "2020.02.26.13:00:57 Progress: Loading sld3cd9b874/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722057019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722060738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722060977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722065048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722065288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722065508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722065760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722065778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722065792 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1582722066498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3cd9b874/alt_sld_fab.v" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722066846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722066846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722066992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722066992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722067013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722067013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722067111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722067111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722067245 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722067245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722067245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582722067358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722067358 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "C:/PSS/project/psscrateinterface/pll.v" 94 0 0 } } { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { -256 -296 -16 -64 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722069463 "|block|pll:inst2|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582722069463 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582722069463 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582722072708 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 442 -1 0 } } { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 356 -1 0 } } { "softproc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "softproc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "softproc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 352 -1 0 } } { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 398 -1 0 } } { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1582722072925 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1582722072925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 456 104 280 472 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582722074030 "|block|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582722074030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722074299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582722076426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PSS/project/psscrateinterface/output_files/psscrate.map.smsg " "Generated suppressed messages file C:/PSS/project/psscrateinterface/output_files/psscrate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722077330 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 127 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1582722082087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582722082173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582722082173 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 35 0 0 } } { "softproc/synthesis/softproc.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 229 0 0 } } { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 88 352 976 576 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1582722082558 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a7 " "No output dependent on input pin \"a7\"" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 320 -584 -416 336 "a7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722082969 "|block|a7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a8 " "No output dependent on input pin \"a8\"" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 336 -584 -416 352 "a8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722082969 "|block|a8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a9 " "No output dependent on input pin \"a9\"" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 352 -584 -416 368 "a9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722082969 "|block|a9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582722082969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4131 " "Implemented 4131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582722082969 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582722082969 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582722082969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3826 " "Implemented 3826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582722082969 ""} { "Info" "ICUT_CUT_TM_RAMS" "223 " "Implemented 223 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582722082969 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582722082969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582722082969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582722083124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 13:01:23 2020 " "Processing ended: Wed Feb 26 13:01:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582722083124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582722083124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582722083124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582722083124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1582722085298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582722085307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 13:01:24 2020 " "Processing started: Wed Feb 26 13:01:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582722085307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1582722085307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off psscrate -c psscrate --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off psscrate -c psscrate --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1582722085307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1582722085458 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722085798 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722086250 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722086651 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 127 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1582722087073 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1582722087076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582722087166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722087166 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1582722087776 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 35 0 0 } } { "softproc/synthesis/softproc.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 229 0 0 } } { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 88 352 976 576 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Design Software" 0 -1 1582722087805 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a7 " "No output dependent on input pin \"a7\"" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 320 -584 -416 336 "a7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722087874 "|block|a7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a8 " "No output dependent on input pin \"a8\"" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 336 -584 -416 352 "a8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722087874 "|block|a8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a9 " "No output dependent on input pin \"a9\"" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 352 -584 -416 368 "a9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582722087874 "|block|a9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1582722087874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4131 " "Implemented 4131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582722087875 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582722087875 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582722087875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3826 " "Implemented 3826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582722087875 ""} { "Info" "ICUT_CUT_TM_RAMS" "223 " "Implemented 223 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582722087875 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582722087875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1582722087875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 7 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582722088322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 13:01:28 2020 " "Processing ended: Wed Feb 26 13:01:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582722088322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582722088322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582722088322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1582722088322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582722090262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582722090270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 13:01:29 2020 " "Processing started: Wed Feb 26 13:01:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582722090270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582722090270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off psscrate -c psscrate " "Command: quartus_fit --read_settings_files=off --write_settings_files=off psscrate -c psscrate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582722090270 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582722091611 ""}
{ "Info" "0" "" "Project  = psscrate" {  } {  } 0 0 "Project  = psscrate" 0 0 "Fitter" 0 0 1582722091612 ""}
{ "Info" "0" "" "Revision = psscrate" {  } {  } 0 0 "Revision = psscrate" 0 0 "Fitter" 0 0 1582722091612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582722091846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582722091847 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "psscrate EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"psscrate\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582722091895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582722091968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582722091968 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582722092135 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582722092135 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1582722092135 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582722092633 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582722092651 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582722093419 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582722093419 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 11724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582722093432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 11726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582722093432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 11728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582722093432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 11730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582722093432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 11732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582722093432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582722093432 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582722093436 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1582722094136 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 76 " "No exact pin location assignment(s) for 3 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1582722095193 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582722095933 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1582722095933 ""}
{ "Info" "ISTA_SDC_FOUND" "softproc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'softproc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582722095994 ""}
{ "Info" "ISTA_SDC_FOUND" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582722096006 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] clk " "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582722096057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582722096057 "|block|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722096158 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722096158 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1582722096158 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722096158 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722096158 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722096158 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1582722096158 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1582722096159 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582722096159 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582722096159 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582722096159 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1582722096159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096628 ""}  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { -176 -800 -632 -160 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 11704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096628 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096628 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096628 ""}  } { { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 8258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "softproc:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node softproc:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node softproc:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 4254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1582722096628 ""}  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~1 " "Destination node softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~1" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0 " "Destination node softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 3756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1 " "Destination node softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 3757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 2223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 2222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096628 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1582722096628 ""}  } { { "softproc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 10536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 10556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 9059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1582722096629 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 9730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "softproc:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node softproc:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "softproc:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node softproc:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 4710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582722096629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1582722096629 ""}  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 2904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582722096630 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582722096630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582722097493 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582722097500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582722097501 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582722097512 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582722097549 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582722097549 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1582722097549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582722097551 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1582722097566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1582722097566 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582722097575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582722098313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1582722098320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1582722098320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1582722098320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1582722098320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582722098320 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1582722098380 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1582722098380 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1582722098380 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 41 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 46 17 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 15 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 15 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582722098381 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1582722098381 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1582722098381 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582722099255 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582722099277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582722102545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582722103530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582722103625 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582722106117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582722106117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582722107167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/PSS/project/psscrateinterface/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582722111851 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582722111851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582722112792 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1582722112792 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582722112792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582722112795 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582722113075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582722113119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582722113751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582722113755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582722114357 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582722115482 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582722116685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PSS/project/psscrateinterface/output_files/psscrate.fit.smsg " "Generated suppressed messages file C:/PSS/project/psscrateinterface/output_files/psscrate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582722117094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5757 " "Peak virtual memory: 5757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582722119048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 13:01:59 2020 " "Processing ended: Wed Feb 26 13:01:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582722119048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582722119048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582722119048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582722119048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582722120474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582722120482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 13:02:00 2020 " "Processing started: Wed Feb 26 13:02:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582722120482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582722120482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off psscrate -c psscrate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off psscrate -c psscrate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582722120483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1582722121129 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582722125153 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582722125297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582722125959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 13:02:05 2020 " "Processing ended: Wed Feb 26 13:02:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582722125959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582722125959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582722125959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582722125959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1582722126673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582722127660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582722127669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 13:02:07 2020 " "Processing started: Wed Feb 26 13:02:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582722127669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1582722127669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta psscrate -c psscrate " "Command: quartus_sta psscrate -c psscrate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1582722127669 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1582722127902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1582722128979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1582722128979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722129055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722129055 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582722129854 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1582722129854 ""}
{ "Info" "ISTA_SDC_FOUND" "softproc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'softproc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582722129903 ""}
{ "Info" "ISTA_SDC_FOUND" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582722129924 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] clk " "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582722129967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1582722129967 "|block|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722130009 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722130009 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582722130009 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722130010 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722130010 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722130010 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582722130010 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1582722130011 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1582722130049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.802 " "Worst-case setup slack is 41.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.802               0.000 altera_reserved_tck  " "   41.802               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722130105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722130119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.317 " "Worst-case recovery slack is 48.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.317               0.000 altera_reserved_tck  " "   48.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722130133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.362 " "Worst-case removal slack is 1.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 altera_reserved_tck  " "    1.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722130147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.569 " "Worst-case minimum pulse width slack is 49.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.569               0.000 altera_reserved_tck  " "   49.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722130157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722130157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.217 ns " "Worst Case Available Settling Time: 197.217 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722130283 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582722130283 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582722130295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582722130335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582722131008 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] clk " "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582722131284 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1582722131284 "|block|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722131292 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722131292 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582722131292 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722131292 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722131292 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722131292 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582722131292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.523 " "Worst-case setup slack is 42.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.523               0.000 altera_reserved_tck  " "   42.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.571 " "Worst-case recovery slack is 48.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.571               0.000 altera_reserved_tck  " "   48.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.247 " "Worst-case removal slack is 1.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 altera_reserved_tck  " "    1.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.491 " "Worst-case minimum pulse width slack is 49.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131389 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.497 ns " "Worst Case Available Settling Time: 197.497 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131493 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582722131493 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582722131506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] clk " "Register softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[9\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582722131692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1582722131692 "|block|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722131699 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582722131699 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582722131699 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722131700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722131700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582722131700 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582722131700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.038 " "Worst-case setup slack is 46.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.038               0.000 altera_reserved_tck  " "   46.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.385 " "Worst-case recovery slack is 49.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385               0.000 altera_reserved_tck  " "   49.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.647 " "Worst-case removal slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 altera_reserved_tck  " "    0.647               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.458 " "Worst-case minimum pulse width slack is 49.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458               0.000 altera_reserved_tck  " "   49.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582722131772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582722131772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.671 ns " "Worst Case Available Settling Time: 198.671 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582722131885 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582722131885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582722132409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582722132412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582722132608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 13:02:12 2020 " "Processing ended: Wed Feb 26 13:02:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582722132608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582722132608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582722132608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1582722132608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1582722133967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582722133976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 13:02:13 2020 " "Processing started: Wed Feb 26 13:02:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582722133976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582722133976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off psscrate -c psscrate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off psscrate -c psscrate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582722133976 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1582722134912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1582722135147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate_7_1200mv_85c_slow.vo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate_7_1200mv_85c_slow.vo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722137221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate_7_1200mv_0c_slow.vo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate_7_1200mv_0c_slow.vo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722138219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate_min_1200mv_0c_fast.vo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate_min_1200mv_0c_fast.vo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722139203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate.vo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate.vo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722140172 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate_7_1200mv_85c_v_slow.sdo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate_7_1200mv_85c_v_slow.sdo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722141512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate_7_1200mv_0c_v_slow.sdo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate_7_1200mv_0c_v_slow.sdo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722142879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate_min_1200mv_0c_v_fast.sdo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate_min_1200mv_0c_v_fast.sdo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722144207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psscrate_v.sdo C:/PSS/project/psscrateinterface/simulation/modelsim/ simulation " "Generated file psscrate_v.sdo in folder \"C:/PSS/project/psscrateinterface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582722145549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582722147309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 13:02:27 2020 " "Processing ended: Wed Feb 26 13:02:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582722147309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582722147309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582722147309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582722147309 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582722148032 ""}
