ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB55:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_CAN_Init(void);
  58:Core/Src/main.c **** static void MX_SPI1_Init(void);
  59:Core/Src/main.c **** static void MX_TIM3_Init(void);
  60:Core/Src/main.c **** static void MX_TIM16_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** void delay_us (uint16_t us)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim16,0);  
  71:Core/Src/main.c **** 	while (__HAL_TIM_GET_COUNTER(&htim16) < us);  
  72:Core/Src/main.c **** }
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** void ads131m04_cmd(uint8_t* cmd, uint8_t* recv, uint16_t tx_rx_delay) {
  75:Core/Src/main.c ****     uint8_t zero[1] = {0};
  76:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
  77:Core/Src/main.c ****     // write first frame (command)
  78:Core/Src/main.c ****     HAL_SPI_TransmitReceive(&hspi1, cmd, recv, 1, 0.1); // CMD
  79:Core/Src/main.c ****     HAL_SPI_TransmitReceive(&hspi1, cmd+1, recv+1, 1, 0.1);
  80:Core/Src/main.c ****     HAL_SPI_TransmitReceive(&hspi1, cmd+2, recv+2, 1, 0.1);
  81:Core/Src/main.c ****     // send 18 more bytes of zero
  82:Core/Src/main.c ****     for (uint8_t i = 3; i <= 17; ++i) {
  83:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
  84:Core/Src/main.c ****     }
  85:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****     delay_us(tx_rx_delay);
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****     // send null command with full frame to obtain data
  90:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 3


  91:Core/Src/main.c ****     for (uint8_t i = 18; i <= 18+17; ++i) {
  92:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
  93:Core/Src/main.c ****     }
  94:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
  95:Core/Src/main.c ****     delay_us(tx_rx_delay);
  96:Core/Src/main.c **** }
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** uint8_t ads131m04_reset() {
  99:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x11, 0x00};
 100:Core/Src/main.c ****     uint8_t rcv[36];
 101:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 12);
 102:Core/Src/main.c ****     if (rcv[18] == 0x00 && rcv[19] == 0x11) return 1;
 103:Core/Src/main.c ****     if (rcv[18] == 0xFF && rcv[19] == 0x24) return 0;
 104:Core/Src/main.c ****     return 255;
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** uint16_t ads131m04_status() {
 108:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x00, 0x00};
 109:Core/Src/main.c ****     uint8_t rcv[36];
 110:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 111:Core/Src/main.c ****     return (rcv[18] << 8) + rcv[19];
 112:Core/Src/main.c **** }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** uint8_t ads131m04_standby() {
 115:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x22, 0x00};
 116:Core/Src/main.c ****     uint8_t rcv[36];
 117:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 118:Core/Src/main.c ****     if (rcv[18] == 0x00 && rcv[19] == 0x22) return 0;
 119:Core/Src/main.c ****     return 255;
 120:Core/Src/main.c **** }
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** uint8_t ads131m04_wake() {
 123:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x33, 0x00};
 124:Core/Src/main.c ****     uint8_t rcv[36];
 125:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 126:Core/Src/main.c ****     if (rcv[18] == 0x00 && rcv[19] == 0x33) return 0;
 127:Core/Src/main.c ****     return 255;
 128:Core/Src/main.c **** }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** uint8_t ads131m04_lock() {
 131:Core/Src/main.c ****     uint8_t cmd[3] = {0x05, 0x55, 0x00};
 132:Core/Src/main.c ****     uint8_t rcv[36];
 133:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 134:Core/Src/main.c ****     if (rcv[18] == 0x05 && rcv[19] == 0x55) return 0;
 135:Core/Src/main.c ****     return 255;
 136:Core/Src/main.c **** }
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** uint8_t ads131m04_unlock() {
 139:Core/Src/main.c ****     uint8_t cmd[3] = {0x06, 0x55, 0x00};
 140:Core/Src/main.c ****     uint8_t rcv[36];
 141:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 142:Core/Src/main.c ****     if (rcv[18] == 0x06 && rcv[19] == 0x55) return 0;
 143:Core/Src/main.c ****     return 255;
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** uint16_t ads131m04_rreg(uint8_t reg) {
 147:Core/Src/main.c ****     uint8_t cmd[3];
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 4


 148:Core/Src/main.c ****     reg = reg & 0x3f;
 149:Core/Src/main.c ****     cmd[0] = 0x0A | (reg >> 5);
 150:Core/Src/main.c ****     cmd[1] = (reg >> 1) & 0xf;
 151:Core/Src/main.c ****     cmd[2] = (reg | 0x1) << 3;
 152:Core/Src/main.c ****     uint8_t rcv[36];
 153:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 154:Core/Src/main.c ****     return (rcv[18] << 8) + rcv[19];
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** /* USER CODE END 0 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief  The application entry point.
 160:Core/Src/main.c ****   * @retval int
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** int main(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE END 1 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 172:Core/Src/main.c ****   HAL_Init();
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END Init */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* Configure the system clock */
 179:Core/Src/main.c ****   SystemClock_Config();
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END SysInit */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Initialize all configured peripherals */
 186:Core/Src/main.c ****   MX_GPIO_Init();
 187:Core/Src/main.c ****   MX_CAN_Init();
 188:Core/Src/main.c ****   MX_SPI1_Init();
 189:Core/Src/main.c ****   MX_TIM3_Init();
 190:Core/Src/main.c ****   MX_TIM16_Init();
 191:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 192:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 193:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim16);
 194:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   uint16_t status, id, mode, clock, gain, cfg;
 197:Core/Src/main.c ****   /* USER CODE END 2 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* Infinite loop */
 200:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 201:Core/Src/main.c ****   while (1)
 202:Core/Src/main.c ****   {
 203:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 204:Core/Src/main.c ****     HAL_Delay(1);
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****     ads131m04_reset();
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****     status = ads131m04_status();
 209:Core/Src/main.c ****     ads131m04_lock();
 210:Core/Src/main.c ****     ads131m04_unlock();
 211:Core/Src/main.c ****     ads131m04_standby();
 212:Core/Src/main.c ****     ads131m04_wake();
 213:Core/Src/main.c ****     id = ads131m04_rreg(0x00);
 214:Core/Src/main.c ****     status = ads131m04_rreg(0x01);
 215:Core/Src/main.c ****     mode = ads131m04_rreg(0x02);
 216:Core/Src/main.c ****     clock = ads131m04_rreg(0x03);
 217:Core/Src/main.c ****     gain = ads131m04_rreg(0x04);
 218:Core/Src/main.c ****     cfg = ads131m04_rreg(0x06);
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****     HAL_Delay(id | status | mode | clock | gain | cfg); // no optimization >:(((
 221:Core/Src/main.c ****     /* USER CODE END WHILE */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c ****   /* USER CODE END 3 */
 226:Core/Src/main.c **** }
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** /**
 229:Core/Src/main.c ****   * @brief System Clock Configuration
 230:Core/Src/main.c ****   * @retval None
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c **** void SystemClock_Config(void)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 235:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 238:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 239:Core/Src/main.c ****   */
 240:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 241:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 242:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 247:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 253:Core/Src/main.c ****   */
 254:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 255:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 256:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 257:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 258:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 261:Core/Src/main.c ****   {
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 6


 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c **** }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /**
 267:Core/Src/main.c ****   * @brief CAN Initialization Function
 268:Core/Src/main.c ****   * @param None
 269:Core/Src/main.c ****   * @retval None
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c **** static void MX_CAN_Init(void)
 272:Core/Src/main.c **** {
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 0 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE END CAN_Init 0 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 1 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END CAN_Init 1 */
 281:Core/Src/main.c ****   hcan.Instance = CAN;
 282:Core/Src/main.c ****   hcan.Init.Prescaler = 32;
 283:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 284:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 285:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 286:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 287:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 288:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 289:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 290:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 291:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 292:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 293:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 294:Core/Src/main.c ****   {
 295:Core/Src/main.c ****     Error_Handler();
 296:Core/Src/main.c ****   }
 297:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 2 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END CAN_Init 2 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** /**
 304:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 305:Core/Src/main.c ****   * @param None
 306:Core/Src/main.c ****   * @retval None
 307:Core/Src/main.c ****   */
 308:Core/Src/main.c **** static void MX_SPI1_Init(void)
 309:Core/Src/main.c **** {
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 318:Core/Src/main.c ****   /* SPI1 parameter configuration*/
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 7


 319:Core/Src/main.c ****   hspi1.Instance = SPI1;
 320:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 321:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 322:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 323:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 324:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 325:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 326:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 327:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 328:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 329:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 330:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 331:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 332:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 333:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 334:Core/Src/main.c ****   {
 335:Core/Src/main.c ****     Error_Handler();
 336:Core/Src/main.c ****   }
 337:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c **** }
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** /**
 344:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 345:Core/Src/main.c ****   * @param None
 346:Core/Src/main.c ****   * @retval None
 347:Core/Src/main.c ****   */
 348:Core/Src/main.c **** static void MX_TIM3_Init(void)
 349:Core/Src/main.c **** {
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 356:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 357:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 362:Core/Src/main.c ****   htim3.Instance = TIM3;
 363:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 364:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 365:Core/Src/main.c ****   htim3.Init.Period = 7;
 366:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 367:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 368:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 373:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 374:Core/Src/main.c ****   {
 375:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 8


 376:Core/Src/main.c ****   }
 377:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 382:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 383:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 384:Core/Src/main.c ****   {
 385:Core/Src/main.c ****     Error_Handler();
 386:Core/Src/main.c ****   }
 387:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 388:Core/Src/main.c ****   sConfigOC.Pulse = 4;
 389:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 390:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 391:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 392:Core/Src/main.c ****   {
 393:Core/Src/main.c ****     Error_Handler();
 394:Core/Src/main.c ****   }
 395:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 398:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 399:Core/Src/main.c **** 
 400:Core/Src/main.c **** }
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** /**
 403:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 404:Core/Src/main.c ****   * @param None
 405:Core/Src/main.c ****   * @retval None
 406:Core/Src/main.c ****   */
 407:Core/Src/main.c **** static void MX_TIM16_Init(void)
 408:Core/Src/main.c **** {
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 417:Core/Src/main.c ****   htim16.Instance = TIM16;
 418:Core/Src/main.c ****   htim16.Init.Prescaler = 48;
 419:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 420:Core/Src/main.c ****   htim16.Init.Period = 65535;
 421:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 422:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 423:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 424:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****     Error_Handler();
 427:Core/Src/main.c ****   }
 428:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 431:Core/Src/main.c **** 
 432:Core/Src/main.c **** }
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 9


 433:Core/Src/main.c **** 
 434:Core/Src/main.c **** /**
 435:Core/Src/main.c ****   * @brief GPIO Initialization Function
 436:Core/Src/main.c ****   * @param None
 437:Core/Src/main.c ****   * @retval None
 438:Core/Src/main.c ****   */
 439:Core/Src/main.c **** static void MX_GPIO_Init(void)
 440:Core/Src/main.c **** {
  26              		.loc 1 440 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              		.cfi_def_cfa_offset 20
  32              		.cfi_offset 4, -20
  33              		.cfi_offset 5, -16
  34              		.cfi_offset 6, -12
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              		.cfi_def_cfa_offset 56
 441:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 441 3 view .LVU1
  40              		.loc 1 441 20 is_stmt 0 view .LVU2
  41 0004 1422     		movs	r2, #20
  42 0006 0021     		movs	r1, #0
  43 0008 03A8     		add	r0, sp, #12
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
 442:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 443:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 446:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  46              		.loc 1 446 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 446 3 view .LVU4
  49              		.loc 1 446 3 view .LVU5
  50 000e 2C4B     		ldr	r3, .L2
  51 0010 5A69     		ldr	r2, [r3, #20]
  52 0012 8021     		movs	r1, #128
  53 0014 C903     		lsls	r1, r1, #15
  54 0016 0A43     		orrs	r2, r1
  55 0018 5A61     		str	r2, [r3, #20]
  56              		.loc 1 446 3 view .LVU6
  57 001a 5A69     		ldr	r2, [r3, #20]
  58 001c 0A40     		ands	r2, r1
  59 001e 0092     		str	r2, [sp]
  60              		.loc 1 446 3 view .LVU7
  61 0020 009A     		ldr	r2, [sp]
  62              	.LBE4:
  63              		.loc 1 446 3 view .LVU8
 447:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 447 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 447 3 view .LVU10
  67              		.loc 1 447 3 view .LVU11
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 10


  68 0022 5A69     		ldr	r2, [r3, #20]
  69 0024 8021     		movs	r1, #128
  70 0026 8902     		lsls	r1, r1, #10
  71 0028 0A43     		orrs	r2, r1
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 447 3 view .LVU12
  74 002c 5A69     		ldr	r2, [r3, #20]
  75 002e 0A40     		ands	r2, r1
  76 0030 0192     		str	r2, [sp, #4]
  77              		.loc 1 447 3 view .LVU13
  78 0032 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 447 3 view .LVU14
 448:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 448 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 448 3 view .LVU16
  84              		.loc 1 448 3 view .LVU17
  85 0034 5A69     		ldr	r2, [r3, #20]
  86 0036 8021     		movs	r1, #128
  87 0038 C902     		lsls	r1, r1, #11
  88 003a 0A43     		orrs	r2, r1
  89 003c 5A61     		str	r2, [r3, #20]
  90              		.loc 1 448 3 view .LVU18
  91 003e 5B69     		ldr	r3, [r3, #20]
  92 0040 0B40     		ands	r3, r1
  93 0042 0293     		str	r3, [sp, #8]
  94              		.loc 1 448 3 view .LVU19
  95 0044 029B     		ldr	r3, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 448 3 view .LVU20
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 451:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
  98              		.loc 1 451 3 view .LVU21
  99 0046 1F4F     		ldr	r7, .L2+4
 100 0048 0022     		movs	r2, #0
 101 004a 0121     		movs	r1, #1
 102 004c 3800     		movs	r0, r7
 103 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL1:
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 454:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 105              		.loc 1 454 3 view .LVU22
 106 0052 9026     		movs	r6, #144
 107 0054 F605     		lsls	r6, r6, #23
 108 0056 0022     		movs	r2, #0
 109 0058 1021     		movs	r1, #16
 110 005a 3000     		movs	r0, r6
 111 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL2:
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /*Configure GPIO pin : LED_Pin */
 457:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_Pin;
 113              		.loc 1 457 3 view .LVU23
 114              		.loc 1 457 23 is_stmt 0 view .LVU24
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 11


 115 0060 0125     		movs	r5, #1
 116 0062 0395     		str	r5, [sp, #12]
 458:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 117              		.loc 1 458 3 is_stmt 1 view .LVU25
 118              		.loc 1 458 24 is_stmt 0 view .LVU26
 119 0064 0495     		str	r5, [sp, #16]
 459:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 120              		.loc 1 459 3 is_stmt 1 view .LVU27
 121              		.loc 1 459 24 is_stmt 0 view .LVU28
 122 0066 0024     		movs	r4, #0
 123 0068 0594     		str	r4, [sp, #20]
 460:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124              		.loc 1 460 3 is_stmt 1 view .LVU29
 125              		.loc 1 460 25 is_stmt 0 view .LVU30
 126 006a 0694     		str	r4, [sp, #24]
 461:Core/Src/main.c ****   HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 127              		.loc 1 461 3 is_stmt 1 view .LVU31
 128 006c 03A9     		add	r1, sp, #12
 129 006e 3800     		movs	r0, r7
 130 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 131              	.LVL3:
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /*Configure GPIO pin : A3_Pin */
 464:Core/Src/main.c ****   GPIO_InitStruct.Pin = A3_Pin;
 132              		.loc 1 464 3 view .LVU32
 133              		.loc 1 464 23 is_stmt 0 view .LVU33
 134 0074 0223     		movs	r3, #2
 135 0076 0393     		str	r3, [sp, #12]
 465:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 136              		.loc 1 465 3 is_stmt 1 view .LVU34
 137              		.loc 1 465 24 is_stmt 0 view .LVU35
 138 0078 0494     		str	r4, [sp, #16]
 466:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 139              		.loc 1 466 3 is_stmt 1 view .LVU36
 140              		.loc 1 466 24 is_stmt 0 view .LVU37
 141 007a 0595     		str	r5, [sp, #20]
 467:Core/Src/main.c ****   HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 142              		.loc 1 467 3 is_stmt 1 view .LVU38
 143 007c 03A9     		add	r1, sp, #12
 144 007e 3800     		movs	r0, r7
 145 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL4:
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /*Configure GPIO pins : A2_Pin A1_Pin A0_Pin */
 470:Core/Src/main.c ****   GPIO_InitStruct.Pin = A2_Pin|A1_Pin|A0_Pin;
 147              		.loc 1 470 3 view .LVU39
 148              		.loc 1 470 23 is_stmt 0 view .LVU40
 149 0084 0723     		movs	r3, #7
 150 0086 0393     		str	r3, [sp, #12]
 471:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 151              		.loc 1 471 3 is_stmt 1 view .LVU41
 152              		.loc 1 471 24 is_stmt 0 view .LVU42
 153 0088 0494     		str	r4, [sp, #16]
 472:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 154              		.loc 1 472 3 is_stmt 1 view .LVU43
 155              		.loc 1 472 24 is_stmt 0 view .LVU44
 156 008a 0595     		str	r5, [sp, #20]
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 12


 473:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 157              		.loc 1 473 3 is_stmt 1 view .LVU45
 158 008c 03A9     		add	r1, sp, #12
 159 008e 3000     		movs	r0, r6
 160 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 161              	.LVL5:
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /*Configure GPIO pin : DRDY_Pin */
 476:Core/Src/main.c ****   GPIO_InitStruct.Pin = DRDY_Pin;
 162              		.loc 1 476 3 view .LVU46
 163              		.loc 1 476 23 is_stmt 0 view .LVU47
 164 0094 0823     		movs	r3, #8
 165 0096 0393     		str	r3, [sp, #12]
 477:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 166              		.loc 1 477 3 is_stmt 1 view .LVU48
 167              		.loc 1 477 24 is_stmt 0 view .LVU49
 168 0098 8823     		movs	r3, #136
 169 009a 5B03     		lsls	r3, r3, #13
 170 009c 0493     		str	r3, [sp, #16]
 478:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 478 3 is_stmt 1 view .LVU50
 172              		.loc 1 478 24 is_stmt 0 view .LVU51
 173 009e 0594     		str	r4, [sp, #20]
 479:Core/Src/main.c ****   HAL_GPIO_Init(DRDY_GPIO_Port, &GPIO_InitStruct);
 174              		.loc 1 479 3 is_stmt 1 view .LVU52
 175 00a0 03A9     		add	r1, sp, #12
 176 00a2 3000     		movs	r0, r6
 177 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL6:
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /*Configure GPIO pin : CS_Pin */
 482:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_Pin;
 179              		.loc 1 482 3 view .LVU53
 180              		.loc 1 482 23 is_stmt 0 view .LVU54
 181 00a8 1023     		movs	r3, #16
 182 00aa 0393     		str	r3, [sp, #12]
 483:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 483 3 is_stmt 1 view .LVU55
 184              		.loc 1 483 24 is_stmt 0 view .LVU56
 185 00ac 0495     		str	r5, [sp, #16]
 484:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 484 3 is_stmt 1 view .LVU57
 187              		.loc 1 484 24 is_stmt 0 view .LVU58
 188 00ae 0594     		str	r4, [sp, #20]
 485:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 485 3 is_stmt 1 view .LVU59
 190              		.loc 1 485 25 is_stmt 0 view .LVU60
 191 00b0 0694     		str	r4, [sp, #24]
 486:Core/Src/main.c ****   HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 486 3 is_stmt 1 view .LVU61
 193 00b2 03A9     		add	r1, sp, #12
 194 00b4 3000     		movs	r0, r6
 195 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL7:
 487:Core/Src/main.c **** 
 488:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 489:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 13


 490:Core/Src/main.c **** }
 197              		.loc 1 490 1 is_stmt 0 view .LVU62
 198 00ba 09B0     		add	sp, sp, #36
 199              		@ sp needed
 200 00bc F0BD     		pop	{r4, r5, r6, r7, pc}
 201              	.L3:
 202 00be C046     		.align	2
 203              	.L2:
 204 00c0 00100240 		.word	1073876992
 205 00c4 00140048 		.word	1207964672
 206              		.cfi_endproc
 207              	.LFE55:
 209              		.section	.text.delay_us,"ax",%progbits
 210              		.align	1
 211              		.global	delay_us
 212              		.syntax unified
 213              		.code	16
 214              		.thumb_func
 216              	delay_us:
 217              	.LVL8:
 218              	.LFB40:
  69:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim16,0);  
 219              		.loc 1 69 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
  70:Core/Src/main.c **** 	while (__HAL_TIM_GET_COUNTER(&htim16) < us);  
 224              		.loc 1 70 2 view .LVU64
 225 0000 034B     		ldr	r3, .L6
 226 0002 1A68     		ldr	r2, [r3]
 227 0004 0023     		movs	r3, #0
 228 0006 5362     		str	r3, [r2, #36]
  71:Core/Src/main.c **** }
 229              		.loc 1 71 2 view .LVU65
 230              	.L5:
  71:Core/Src/main.c **** }
 231              		.loc 1 71 40 discriminator 1 view .LVU66
  71:Core/Src/main.c **** }
 232              		.loc 1 71 9 is_stmt 0 discriminator 1 view .LVU67
 233 0008 536A     		ldr	r3, [r2, #36]
  71:Core/Src/main.c **** }
 234              		.loc 1 71 40 discriminator 1 view .LVU68
 235 000a 8342     		cmp	r3, r0
 236 000c FCD3     		bcc	.L5
  72:Core/Src/main.c **** 
 237              		.loc 1 72 1 view .LVU69
 238              		@ sp needed
 239 000e 7047     		bx	lr
 240              	.L7:
 241              		.align	2
 242              	.L6:
 243 0010 00000000 		.word	htim16
 244              		.cfi_endproc
 245              	.LFE40:
 247              		.section	.rodata.ads131m04_cmd.str1.4,"aMS",%progbits,1
 248              		.align	2
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 14


 249              	.LC1:
 250 0000 00       		.ascii	"\000"
 251              		.section	.text.ads131m04_cmd,"ax",%progbits
 252              		.align	1
 253              		.global	ads131m04_cmd
 254              		.syntax unified
 255              		.code	16
 256              		.thumb_func
 258              	ads131m04_cmd:
 259              	.LVL9:
 260              	.LFB41:
  74:Core/Src/main.c ****     uint8_t zero[1] = {0};
 261              		.loc 1 74 71 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 8
 264              		@ frame_needed = 0, uses_anonymous_args = 0
  74:Core/Src/main.c ****     uint8_t zero[1] = {0};
 265              		.loc 1 74 71 is_stmt 0 view .LVU71
 266 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 267              		.cfi_def_cfa_offset 20
 268              		.cfi_offset 4, -20
 269              		.cfi_offset 5, -16
 270              		.cfi_offset 6, -12
 271              		.cfi_offset 7, -8
 272              		.cfi_offset 14, -4
 273 0002 C646     		mov	lr, r8
 274 0004 00B5     		push	{lr}
 275              		.cfi_def_cfa_offset 24
 276              		.cfi_offset 8, -24
 277 0006 84B0     		sub	sp, sp, #16
 278              		.cfi_def_cfa_offset 40
 279 0008 0400     		movs	r4, r0
 280 000a 0D00     		movs	r5, r1
 281 000c 9046     		mov	r8, r2
  75:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 282              		.loc 1 75 5 is_stmt 1 view .LVU72
  75:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 283              		.loc 1 75 13 is_stmt 0 view .LVU73
 284 000e 2C4B     		ldr	r3, .L13
 285 0010 1A78     		ldrb	r2, [r3]
 286              	.LVL10:
  75:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 287              		.loc 1 75 13 view .LVU74
 288 0012 03AB     		add	r3, sp, #12
 289 0014 1A70     		strb	r2, [r3]
  76:Core/Src/main.c ****     // write first frame (command)
 290              		.loc 1 76 5 is_stmt 1 view .LVU75
 291 0016 9020     		movs	r0, #144
 292              	.LVL11:
  76:Core/Src/main.c ****     // write first frame (command)
 293              		.loc 1 76 5 is_stmt 0 view .LVU76
 294 0018 0022     		movs	r2, #0
 295 001a 1021     		movs	r1, #16
 296              	.LVL12:
  76:Core/Src/main.c ****     // write first frame (command)
 297              		.loc 1 76 5 view .LVU77
 298 001c C005     		lsls	r0, r0, #23
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 15


 299 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 300              	.LVL13:
  78:Core/Src/main.c ****     HAL_SPI_TransmitReceive(&hspi1, cmd+1, recv+1, 1, 0.1);
 301              		.loc 1 78 5 is_stmt 1 view .LVU78
 302 0022 284F     		ldr	r7, .L13+4
 303 0024 0026     		movs	r6, #0
 304 0026 0096     		str	r6, [sp]
 305 0028 0123     		movs	r3, #1
 306 002a 2A00     		movs	r2, r5
 307 002c 2100     		movs	r1, r4
 308 002e 3800     		movs	r0, r7
 309 0030 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 310              	.LVL14:
  79:Core/Src/main.c ****     HAL_SPI_TransmitReceive(&hspi1, cmd+2, recv+2, 1, 0.1);
 311              		.loc 1 79 5 view .LVU79
 312 0034 6A1C     		adds	r2, r5, #1
 313 0036 611C     		adds	r1, r4, #1
 314 0038 0096     		str	r6, [sp]
 315 003a 0123     		movs	r3, #1
 316 003c 3800     		movs	r0, r7
 317 003e FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 318              	.LVL15:
  80:Core/Src/main.c ****     // send 18 more bytes of zero
 319              		.loc 1 80 5 view .LVU80
 320 0042 AA1C     		adds	r2, r5, #2
 321 0044 A11C     		adds	r1, r4, #2
 322 0046 0096     		str	r6, [sp]
 323 0048 0123     		movs	r3, #1
 324 004a 3800     		movs	r0, r7
 325 004c FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 326              	.LVL16:
  82:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 327              		.loc 1 82 5 view .LVU81
 328              	.LBB7:
  82:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 329              		.loc 1 82 10 view .LVU82
  82:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 330              		.loc 1 82 18 is_stmt 0 view .LVU83
 331 0050 0324     		movs	r4, #3
 332              	.LVL17:
  82:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 333              		.loc 1 82 5 view .LVU84
 334 0052 09E0     		b	.L9
 335              	.LVL18:
 336              	.L10:
  83:Core/Src/main.c ****     }
 337              		.loc 1 83 9 is_stmt 1 discriminator 3 view .LVU85
 338 0054 2A19     		adds	r2, r5, r4
 339 0056 1B48     		ldr	r0, .L13+4
 340 0058 0023     		movs	r3, #0
 341 005a 0093     		str	r3, [sp]
 342 005c 0133     		adds	r3, r3, #1
 343 005e 03A9     		add	r1, sp, #12
 344 0060 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 345              	.LVL19:
  82:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 346              		.loc 1 82 34 discriminator 3 view .LVU86
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 16


 347 0064 0134     		adds	r4, r4, #1
 348              	.LVL20:
  82:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 349              		.loc 1 82 34 is_stmt 0 discriminator 3 view .LVU87
 350 0066 E4B2     		uxtb	r4, r4
 351              	.LVL21:
 352              	.L9:
  82:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 353              		.loc 1 82 27 is_stmt 1 discriminator 1 view .LVU88
 354 0068 112C     		cmp	r4, #17
 355 006a F3D9     		bls	.L10
 356              	.LBE7:
  85:Core/Src/main.c **** 
 357              		.loc 1 85 5 view .LVU89
 358 006c 9024     		movs	r4, #144
 359              	.LVL22:
  85:Core/Src/main.c **** 
 360              		.loc 1 85 5 is_stmt 0 view .LVU90
 361 006e E405     		lsls	r4, r4, #23
 362 0070 0122     		movs	r2, #1
 363 0072 1021     		movs	r1, #16
 364 0074 2000     		movs	r0, r4
 365 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 366              	.LVL23:
  87:Core/Src/main.c **** 
 367              		.loc 1 87 5 is_stmt 1 view .LVU91
 368 007a 4046     		mov	r0, r8
 369 007c FFF7FEFF 		bl	delay_us
 370              	.LVL24:
  90:Core/Src/main.c ****     for (uint8_t i = 18; i <= 18+17; ++i) {
 371              		.loc 1 90 5 view .LVU92
 372 0080 0022     		movs	r2, #0
 373 0082 1021     		movs	r1, #16
 374 0084 2000     		movs	r0, r4
 375 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 376              	.LVL25:
  91:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 377              		.loc 1 91 5 view .LVU93
 378              	.LBB8:
  91:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 379              		.loc 1 91 10 view .LVU94
  91:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 380              		.loc 1 91 18 is_stmt 0 view .LVU95
 381 008a 1224     		movs	r4, #18
  91:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 382              		.loc 1 91 5 view .LVU96
 383 008c 09E0     		b	.L11
 384              	.LVL26:
 385              	.L12:
  92:Core/Src/main.c ****     }
 386              		.loc 1 92 9 is_stmt 1 discriminator 3 view .LVU97
 387 008e 2A19     		adds	r2, r5, r4
 388 0090 0C48     		ldr	r0, .L13+4
 389 0092 0023     		movs	r3, #0
 390 0094 0093     		str	r3, [sp]
 391 0096 0133     		adds	r3, r3, #1
 392 0098 03A9     		add	r1, sp, #12
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 17


 393 009a FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 394              	.LVL27:
  91:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 395              		.loc 1 91 38 discriminator 3 view .LVU98
 396 009e 0134     		adds	r4, r4, #1
 397              	.LVL28:
  91:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 398              		.loc 1 91 38 is_stmt 0 discriminator 3 view .LVU99
 399 00a0 E4B2     		uxtb	r4, r4
 400              	.LVL29:
 401              	.L11:
  91:Core/Src/main.c ****         HAL_SPI_TransmitReceive(&hspi1, zero, recv+i, 1, 0.1); 
 402              		.loc 1 91 28 is_stmt 1 discriminator 1 view .LVU100
 403 00a2 232C     		cmp	r4, #35
 404 00a4 F3D9     		bls	.L12
 405              	.LBE8:
  94:Core/Src/main.c ****     delay_us(tx_rx_delay);
 406              		.loc 1 94 5 view .LVU101
 407 00a6 9020     		movs	r0, #144
 408 00a8 0122     		movs	r2, #1
 409 00aa 1021     		movs	r1, #16
 410 00ac C005     		lsls	r0, r0, #23
 411 00ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 412              	.LVL30:
  95:Core/Src/main.c **** }
 413              		.loc 1 95 5 view .LVU102
 414 00b2 4046     		mov	r0, r8
 415 00b4 FFF7FEFF 		bl	delay_us
 416              	.LVL31:
  96:Core/Src/main.c **** 
 417              		.loc 1 96 1 is_stmt 0 view .LVU103
 418 00b8 04B0     		add	sp, sp, #16
 419              		@ sp needed
 420              	.LVL32:
 421              	.LVL33:
  96:Core/Src/main.c **** 
 422              		.loc 1 96 1 view .LVU104
 423 00ba 80BC     		pop	{r7}
 424 00bc B846     		mov	r8, r7
 425 00be F0BD     		pop	{r4, r5, r6, r7, pc}
 426              	.L14:
 427              		.align	2
 428              	.L13:
 429 00c0 00000000 		.word	.LC1
 430 00c4 00000000 		.word	hspi1
 431              		.cfi_endproc
 432              	.LFE41:
 434              		.section	.text.ads131m04_reset,"ax",%progbits
 435              		.align	1
 436              		.global	ads131m04_reset
 437              		.syntax unified
 438              		.code	16
 439              		.thumb_func
 441              	ads131m04_reset:
 442              	.LFB42:
  98:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x11, 0x00};
 443              		.loc 1 98 27 is_stmt 1 view -0
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 18


 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 40
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447 0000 00B5     		push	{lr}
 448              		.cfi_def_cfa_offset 4
 449              		.cfi_offset 14, -4
 450 0002 8BB0     		sub	sp, sp, #44
 451              		.cfi_def_cfa_offset 48
  99:Core/Src/main.c ****     uint8_t rcv[36];
 452              		.loc 1 99 5 view .LVU106
  99:Core/Src/main.c ****     uint8_t rcv[36];
 453              		.loc 1 99 13 is_stmt 0 view .LVU107
 454 0004 104B     		ldr	r3, .L22
 455 0006 1A88     		ldrh	r2, [r3]
 456 0008 6946     		mov	r1, sp
 457 000a 8A84     		strh	r2, [r1, #36]
 458 000c 9B78     		ldrb	r3, [r3, #2]
 459 000e 6A46     		mov	r2, sp
 460 0010 2621     		movs	r1, #38
 461 0012 5218     		adds	r2, r2, r1
 462 0014 1370     		strb	r3, [r2]
 100:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 12);
 463              		.loc 1 100 5 is_stmt 1 view .LVU108
 101:Core/Src/main.c ****     if (rcv[18] == 0x00 && rcv[19] == 0x11) return 1;
 464              		.loc 1 101 5 view .LVU109
 465 0016 0C22     		movs	r2, #12
 466 0018 6946     		mov	r1, sp
 467 001a 09A8     		add	r0, sp, #36
 468 001c FFF7FEFF 		bl	ads131m04_cmd
 469              	.LVL34:
 102:Core/Src/main.c ****     if (rcv[18] == 0xFF && rcv[19] == 0x24) return 0;
 470              		.loc 1 102 5 view .LVU110
 102:Core/Src/main.c ****     if (rcv[18] == 0xFF && rcv[19] == 0x24) return 0;
 471              		.loc 1 102 12 is_stmt 0 view .LVU111
 472 0020 6B46     		mov	r3, sp
 473 0022 987C     		ldrb	r0, [r3, #18]
 102:Core/Src/main.c ****     if (rcv[18] == 0xFF && rcv[19] == 0x24) return 0;
 474              		.loc 1 102 8 view .LVU112
 475 0024 0028     		cmp	r0, #0
 476 0026 02D1     		bne	.L16
 102:Core/Src/main.c ****     if (rcv[18] == 0xFF && rcv[19] == 0x24) return 0;
 477              		.loc 1 102 31 discriminator 1 view .LVU113
 478 0028 DB7C     		ldrb	r3, [r3, #19]
 102:Core/Src/main.c ****     if (rcv[18] == 0xFF && rcv[19] == 0x24) return 0;
 479              		.loc 1 102 25 discriminator 1 view .LVU114
 480 002a 112B     		cmp	r3, #17
 481 002c 0AD0     		beq	.L18
 482              	.L16:
 103:Core/Src/main.c ****     return 255;
 483              		.loc 1 103 5 is_stmt 1 view .LVU115
 103:Core/Src/main.c ****     return 255;
 484              		.loc 1 103 8 is_stmt 0 view .LVU116
 485 002e FF28     		cmp	r0, #255
 486 0030 02D0     		beq	.L21
 104:Core/Src/main.c **** }
 487              		.loc 1 104 12 view .LVU117
 488 0032 FF20     		movs	r0, #255
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 19


 489              	.L17:
 105:Core/Src/main.c **** 
 490              		.loc 1 105 1 view .LVU118
 491 0034 0BB0     		add	sp, sp, #44
 492              		@ sp needed
 493 0036 00BD     		pop	{pc}
 494              	.L21:
 103:Core/Src/main.c ****     return 255;
 495              		.loc 1 103 31 discriminator 1 view .LVU119
 496 0038 6B46     		mov	r3, sp
 497 003a DB7C     		ldrb	r3, [r3, #19]
 103:Core/Src/main.c ****     return 255;
 498              		.loc 1 103 25 discriminator 1 view .LVU120
 499 003c 242B     		cmp	r3, #36
 500 003e F9D1     		bne	.L17
 103:Core/Src/main.c ****     return 255;
 501              		.loc 1 103 52 view .LVU121
 502 0040 0020     		movs	r0, #0
 503 0042 F7E7     		b	.L17
 504              	.L18:
 102:Core/Src/main.c ****     if (rcv[18] == 0xFF && rcv[19] == 0x24) return 0;
 505              		.loc 1 102 52 view .LVU122
 506 0044 0120     		movs	r0, #1
 507 0046 F5E7     		b	.L17
 508              	.L23:
 509              		.align	2
 510              	.L22:
 511 0048 00000000 		.word	.LANCHOR0
 512              		.cfi_endproc
 513              	.LFE42:
 515              		.section	.text.ads131m04_status,"ax",%progbits
 516              		.align	1
 517              		.global	ads131m04_status
 518              		.syntax unified
 519              		.code	16
 520              		.thumb_func
 522              	ads131m04_status:
 523              	.LFB43:
 107:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x00, 0x00};
 524              		.loc 1 107 29 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 40
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528 0000 00B5     		push	{lr}
 529              		.cfi_def_cfa_offset 4
 530              		.cfi_offset 14, -4
 531 0002 8BB0     		sub	sp, sp, #44
 532              		.cfi_def_cfa_offset 48
 108:Core/Src/main.c ****     uint8_t rcv[36];
 533              		.loc 1 108 5 view .LVU124
 108:Core/Src/main.c ****     uint8_t rcv[36];
 534              		.loc 1 108 13 is_stmt 0 view .LVU125
 535 0004 0A4B     		ldr	r3, .L25
 536 0006 9A88     		ldrh	r2, [r3, #4]
 537 0008 6946     		mov	r1, sp
 538 000a 8A84     		strh	r2, [r1, #36]
 539 000c 9B79     		ldrb	r3, [r3, #6]
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 20


 540 000e 6A46     		mov	r2, sp
 541 0010 2621     		movs	r1, #38
 542 0012 5218     		adds	r2, r2, r1
 543 0014 1370     		strb	r3, [r2]
 109:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 544              		.loc 1 109 5 is_stmt 1 view .LVU126
 110:Core/Src/main.c ****     return (rcv[18] << 8) + rcv[19];
 545              		.loc 1 110 5 view .LVU127
 546 0016 0322     		movs	r2, #3
 547 0018 6946     		mov	r1, sp
 548 001a 09A8     		add	r0, sp, #36
 549 001c FFF7FEFF 		bl	ads131m04_cmd
 550              	.LVL35:
 111:Core/Src/main.c **** }
 551              		.loc 1 111 5 view .LVU128
 111:Core/Src/main.c **** }
 552              		.loc 1 111 16 is_stmt 0 view .LVU129
 553 0020 6B46     		mov	r3, sp
 554 0022 987C     		ldrb	r0, [r3, #18]
 111:Core/Src/main.c **** }
 555              		.loc 1 111 21 view .LVU130
 556 0024 0002     		lsls	r0, r0, #8
 111:Core/Src/main.c **** }
 557              		.loc 1 111 32 view .LVU131
 558 0026 DB7C     		ldrb	r3, [r3, #19]
 111:Core/Src/main.c **** }
 559              		.loc 1 111 27 view .LVU132
 560 0028 C018     		adds	r0, r0, r3
 561 002a 80B2     		uxth	r0, r0
 112:Core/Src/main.c **** 
 562              		.loc 1 112 1 view .LVU133
 563 002c 0BB0     		add	sp, sp, #44
 564              		@ sp needed
 565 002e 00BD     		pop	{pc}
 566              	.L26:
 567              		.align	2
 568              	.L25:
 569 0030 00000000 		.word	.LANCHOR0
 570              		.cfi_endproc
 571              	.LFE43:
 573              		.section	.text.ads131m04_standby,"ax",%progbits
 574              		.align	1
 575              		.global	ads131m04_standby
 576              		.syntax unified
 577              		.code	16
 578              		.thumb_func
 580              	ads131m04_standby:
 581              	.LFB44:
 114:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x22, 0x00};
 582              		.loc 1 114 29 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 40
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586 0000 00B5     		push	{lr}
 587              		.cfi_def_cfa_offset 4
 588              		.cfi_offset 14, -4
 589 0002 8BB0     		sub	sp, sp, #44
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 21


 590              		.cfi_def_cfa_offset 48
 115:Core/Src/main.c ****     uint8_t rcv[36];
 591              		.loc 1 115 5 view .LVU135
 115:Core/Src/main.c ****     uint8_t rcv[36];
 592              		.loc 1 115 13 is_stmt 0 view .LVU136
 593 0004 0C4B     		ldr	r3, .L30
 594 0006 1A89     		ldrh	r2, [r3, #8]
 595 0008 6946     		mov	r1, sp
 596 000a 8A84     		strh	r2, [r1, #36]
 597 000c 9B7A     		ldrb	r3, [r3, #10]
 598 000e 6A46     		mov	r2, sp
 599 0010 2621     		movs	r1, #38
 600 0012 5218     		adds	r2, r2, r1
 601 0014 1370     		strb	r3, [r2]
 116:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 602              		.loc 1 116 5 is_stmt 1 view .LVU137
 117:Core/Src/main.c ****     if (rcv[18] == 0x00 && rcv[19] == 0x22) return 0;
 603              		.loc 1 117 5 view .LVU138
 604 0016 0322     		movs	r2, #3
 605 0018 6946     		mov	r1, sp
 606 001a 09A8     		add	r0, sp, #36
 607 001c FFF7FEFF 		bl	ads131m04_cmd
 608              	.LVL36:
 118:Core/Src/main.c ****     return 255;
 609              		.loc 1 118 5 view .LVU139
 118:Core/Src/main.c ****     return 255;
 610              		.loc 1 118 12 is_stmt 0 view .LVU140
 611 0020 6B46     		mov	r3, sp
 612 0022 987C     		ldrb	r0, [r3, #18]
 118:Core/Src/main.c ****     return 255;
 613              		.loc 1 118 8 view .LVU141
 614 0024 0028     		cmp	r0, #0
 615 0026 05D1     		bne	.L29
 118:Core/Src/main.c ****     return 255;
 616              		.loc 1 118 31 discriminator 1 view .LVU142
 617 0028 DB7C     		ldrb	r3, [r3, #19]
 118:Core/Src/main.c ****     return 255;
 618              		.loc 1 118 25 discriminator 1 view .LVU143
 619 002a 222B     		cmp	r3, #34
 620 002c 00D0     		beq	.L28
 119:Core/Src/main.c **** }
 621              		.loc 1 119 12 view .LVU144
 622 002e FF30     		adds	r0, r0, #255
 623              	.L28:
 120:Core/Src/main.c **** 
 624              		.loc 1 120 1 view .LVU145
 625 0030 0BB0     		add	sp, sp, #44
 626              		@ sp needed
 627 0032 00BD     		pop	{pc}
 628              	.L29:
 119:Core/Src/main.c **** }
 629              		.loc 1 119 12 view .LVU146
 630 0034 FF20     		movs	r0, #255
 631 0036 FBE7     		b	.L28
 632              	.L31:
 633              		.align	2
 634              	.L30:
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 22


 635 0038 00000000 		.word	.LANCHOR0
 636              		.cfi_endproc
 637              	.LFE44:
 639              		.section	.text.ads131m04_wake,"ax",%progbits
 640              		.align	1
 641              		.global	ads131m04_wake
 642              		.syntax unified
 643              		.code	16
 644              		.thumb_func
 646              	ads131m04_wake:
 647              	.LFB45:
 122:Core/Src/main.c ****     uint8_t cmd[3] = {0x00, 0x33, 0x00};
 648              		.loc 1 122 26 is_stmt 1 view -0
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 40
 651              		@ frame_needed = 0, uses_anonymous_args = 0
 652 0000 00B5     		push	{lr}
 653              		.cfi_def_cfa_offset 4
 654              		.cfi_offset 14, -4
 655 0002 8BB0     		sub	sp, sp, #44
 656              		.cfi_def_cfa_offset 48
 123:Core/Src/main.c ****     uint8_t rcv[36];
 657              		.loc 1 123 5 view .LVU148
 123:Core/Src/main.c ****     uint8_t rcv[36];
 658              		.loc 1 123 13 is_stmt 0 view .LVU149
 659 0004 0C4B     		ldr	r3, .L35
 660 0006 9A89     		ldrh	r2, [r3, #12]
 661 0008 6946     		mov	r1, sp
 662 000a 8A84     		strh	r2, [r1, #36]
 663 000c 9B7B     		ldrb	r3, [r3, #14]
 664 000e 6A46     		mov	r2, sp
 665 0010 2621     		movs	r1, #38
 666 0012 5218     		adds	r2, r2, r1
 667 0014 1370     		strb	r3, [r2]
 124:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 668              		.loc 1 124 5 is_stmt 1 view .LVU150
 125:Core/Src/main.c ****     if (rcv[18] == 0x00 && rcv[19] == 0x33) return 0;
 669              		.loc 1 125 5 view .LVU151
 670 0016 0322     		movs	r2, #3
 671 0018 6946     		mov	r1, sp
 672 001a 09A8     		add	r0, sp, #36
 673 001c FFF7FEFF 		bl	ads131m04_cmd
 674              	.LVL37:
 126:Core/Src/main.c ****     return 255;
 675              		.loc 1 126 5 view .LVU152
 126:Core/Src/main.c ****     return 255;
 676              		.loc 1 126 12 is_stmt 0 view .LVU153
 677 0020 6B46     		mov	r3, sp
 678 0022 987C     		ldrb	r0, [r3, #18]
 126:Core/Src/main.c ****     return 255;
 679              		.loc 1 126 8 view .LVU154
 680 0024 0028     		cmp	r0, #0
 681 0026 05D1     		bne	.L34
 126:Core/Src/main.c ****     return 255;
 682              		.loc 1 126 31 discriminator 1 view .LVU155
 683 0028 DB7C     		ldrb	r3, [r3, #19]
 126:Core/Src/main.c ****     return 255;
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 23


 684              		.loc 1 126 25 discriminator 1 view .LVU156
 685 002a 332B     		cmp	r3, #51
 686 002c 00D0     		beq	.L33
 127:Core/Src/main.c **** }
 687              		.loc 1 127 12 view .LVU157
 688 002e FF30     		adds	r0, r0, #255
 689              	.L33:
 128:Core/Src/main.c **** 
 690              		.loc 1 128 1 view .LVU158
 691 0030 0BB0     		add	sp, sp, #44
 692              		@ sp needed
 693 0032 00BD     		pop	{pc}
 694              	.L34:
 127:Core/Src/main.c **** }
 695              		.loc 1 127 12 view .LVU159
 696 0034 FF20     		movs	r0, #255
 697 0036 FBE7     		b	.L33
 698              	.L36:
 699              		.align	2
 700              	.L35:
 701 0038 00000000 		.word	.LANCHOR0
 702              		.cfi_endproc
 703              	.LFE45:
 705              		.section	.rodata.ads131m04_lock.str1.4,"aMS",%progbits,1
 706              		.align	2
 707              	.LC15:
 708 0000 055500   		.ascii	"\005U\000"
 709              		.section	.text.ads131m04_lock,"ax",%progbits
 710              		.align	1
 711              		.global	ads131m04_lock
 712              		.syntax unified
 713              		.code	16
 714              		.thumb_func
 716              	ads131m04_lock:
 717              	.LFB46:
 130:Core/Src/main.c ****     uint8_t cmd[3] = {0x05, 0x55, 0x00};
 718              		.loc 1 130 26 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 40
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722 0000 00B5     		push	{lr}
 723              		.cfi_def_cfa_offset 4
 724              		.cfi_offset 14, -4
 725 0002 8BB0     		sub	sp, sp, #44
 726              		.cfi_def_cfa_offset 48
 131:Core/Src/main.c ****     uint8_t rcv[36];
 727              		.loc 1 131 5 view .LVU161
 131:Core/Src/main.c ****     uint8_t rcv[36];
 728              		.loc 1 131 13 is_stmt 0 view .LVU162
 729 0004 0E4B     		ldr	r3, .L42
 730 0006 1A88     		ldrh	r2, [r3]
 731 0008 6946     		mov	r1, sp
 732 000a 8A84     		strh	r2, [r1, #36]
 733 000c 9B78     		ldrb	r3, [r3, #2]
 734 000e 6A46     		mov	r2, sp
 735 0010 2621     		movs	r1, #38
 736 0012 5218     		adds	r2, r2, r1
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 24


 737 0014 1370     		strb	r3, [r2]
 132:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 738              		.loc 1 132 5 is_stmt 1 view .LVU163
 133:Core/Src/main.c ****     if (rcv[18] == 0x05 && rcv[19] == 0x55) return 0;
 739              		.loc 1 133 5 view .LVU164
 740 0016 0322     		movs	r2, #3
 741 0018 6946     		mov	r1, sp
 742 001a 09A8     		add	r0, sp, #36
 743 001c FFF7FEFF 		bl	ads131m04_cmd
 744              	.LVL38:
 134:Core/Src/main.c ****     return 255;
 745              		.loc 1 134 5 view .LVU165
 134:Core/Src/main.c ****     return 255;
 746              		.loc 1 134 12 is_stmt 0 view .LVU166
 747 0020 6B46     		mov	r3, sp
 748 0022 9B7C     		ldrb	r3, [r3, #18]
 134:Core/Src/main.c ****     return 255;
 749              		.loc 1 134 8 view .LVU167
 750 0024 052B     		cmp	r3, #5
 751 0026 02D0     		beq	.L41
 135:Core/Src/main.c **** }
 752              		.loc 1 135 12 view .LVU168
 753 0028 FF20     		movs	r0, #255
 754              	.L38:
 136:Core/Src/main.c **** 
 755              		.loc 1 136 1 view .LVU169
 756 002a 0BB0     		add	sp, sp, #44
 757              		@ sp needed
 758 002c 00BD     		pop	{pc}
 759              	.L41:
 134:Core/Src/main.c ****     return 255;
 760              		.loc 1 134 31 discriminator 1 view .LVU170
 761 002e 6B46     		mov	r3, sp
 762 0030 DB7C     		ldrb	r3, [r3, #19]
 134:Core/Src/main.c ****     return 255;
 763              		.loc 1 134 25 discriminator 1 view .LVU171
 764 0032 552B     		cmp	r3, #85
 765 0034 01D0     		beq	.L40
 135:Core/Src/main.c **** }
 766              		.loc 1 135 12 view .LVU172
 767 0036 FF20     		movs	r0, #255
 768 0038 F7E7     		b	.L38
 769              	.L40:
 134:Core/Src/main.c ****     return 255;
 770              		.loc 1 134 52 view .LVU173
 771 003a 0020     		movs	r0, #0
 772 003c F5E7     		b	.L38
 773              	.L43:
 774 003e C046     		.align	2
 775              	.L42:
 776 0040 00000000 		.word	.LC15
 777              		.cfi_endproc
 778              	.LFE46:
 780              		.section	.rodata.ads131m04_unlock.str1.4,"aMS",%progbits,1
 781              		.align	2
 782              	.LC17:
 783 0000 065500   		.ascii	"\006U\000"
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 25


 784              		.section	.text.ads131m04_unlock,"ax",%progbits
 785              		.align	1
 786              		.global	ads131m04_unlock
 787              		.syntax unified
 788              		.code	16
 789              		.thumb_func
 791              	ads131m04_unlock:
 792              	.LFB47:
 138:Core/Src/main.c ****     uint8_t cmd[3] = {0x06, 0x55, 0x00};
 793              		.loc 1 138 28 is_stmt 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 40
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797 0000 00B5     		push	{lr}
 798              		.cfi_def_cfa_offset 4
 799              		.cfi_offset 14, -4
 800 0002 8BB0     		sub	sp, sp, #44
 801              		.cfi_def_cfa_offset 48
 139:Core/Src/main.c ****     uint8_t rcv[36];
 802              		.loc 1 139 5 view .LVU175
 139:Core/Src/main.c ****     uint8_t rcv[36];
 803              		.loc 1 139 13 is_stmt 0 view .LVU176
 804 0004 0E4B     		ldr	r3, .L49
 805 0006 1A88     		ldrh	r2, [r3]
 806 0008 6946     		mov	r1, sp
 807 000a 8A84     		strh	r2, [r1, #36]
 808 000c 9B78     		ldrb	r3, [r3, #2]
 809 000e 6A46     		mov	r2, sp
 810 0010 2621     		movs	r1, #38
 811 0012 5218     		adds	r2, r2, r1
 812 0014 1370     		strb	r3, [r2]
 140:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 813              		.loc 1 140 5 is_stmt 1 view .LVU177
 141:Core/Src/main.c ****     if (rcv[18] == 0x06 && rcv[19] == 0x55) return 0;
 814              		.loc 1 141 5 view .LVU178
 815 0016 0322     		movs	r2, #3
 816 0018 6946     		mov	r1, sp
 817 001a 09A8     		add	r0, sp, #36
 818 001c FFF7FEFF 		bl	ads131m04_cmd
 819              	.LVL39:
 142:Core/Src/main.c ****     return 255;
 820              		.loc 1 142 5 view .LVU179
 142:Core/Src/main.c ****     return 255;
 821              		.loc 1 142 12 is_stmt 0 view .LVU180
 822 0020 6B46     		mov	r3, sp
 823 0022 9B7C     		ldrb	r3, [r3, #18]
 142:Core/Src/main.c ****     return 255;
 824              		.loc 1 142 8 view .LVU181
 825 0024 062B     		cmp	r3, #6
 826 0026 02D0     		beq	.L48
 143:Core/Src/main.c **** }
 827              		.loc 1 143 12 view .LVU182
 828 0028 FF20     		movs	r0, #255
 829              	.L45:
 144:Core/Src/main.c **** 
 830              		.loc 1 144 1 view .LVU183
 831 002a 0BB0     		add	sp, sp, #44
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 26


 832              		@ sp needed
 833 002c 00BD     		pop	{pc}
 834              	.L48:
 142:Core/Src/main.c ****     return 255;
 835              		.loc 1 142 31 discriminator 1 view .LVU184
 836 002e 6B46     		mov	r3, sp
 837 0030 DB7C     		ldrb	r3, [r3, #19]
 142:Core/Src/main.c ****     return 255;
 838              		.loc 1 142 25 discriminator 1 view .LVU185
 839 0032 552B     		cmp	r3, #85
 840 0034 01D0     		beq	.L47
 143:Core/Src/main.c **** }
 841              		.loc 1 143 12 view .LVU186
 842 0036 FF20     		movs	r0, #255
 843 0038 F7E7     		b	.L45
 844              	.L47:
 142:Core/Src/main.c ****     return 255;
 845              		.loc 1 142 52 view .LVU187
 846 003a 0020     		movs	r0, #0
 847 003c F5E7     		b	.L45
 848              	.L50:
 849 003e C046     		.align	2
 850              	.L49:
 851 0040 00000000 		.word	.LC17
 852              		.cfi_endproc
 853              	.LFE47:
 855              		.section	.text.ads131m04_rreg,"ax",%progbits
 856              		.align	1
 857              		.global	ads131m04_rreg
 858              		.syntax unified
 859              		.code	16
 860              		.thumb_func
 862              	ads131m04_rreg:
 863              	.LVL40:
 864              	.LFB48:
 146:Core/Src/main.c ****     uint8_t cmd[3];
 865              		.loc 1 146 38 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 40
 868              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/main.c ****     uint8_t cmd[3];
 869              		.loc 1 146 38 is_stmt 0 view .LVU189
 870 0000 00B5     		push	{lr}
 871              		.cfi_def_cfa_offset 4
 872              		.cfi_offset 14, -4
 873 0002 8BB0     		sub	sp, sp, #44
 874              		.cfi_def_cfa_offset 48
 147:Core/Src/main.c ****     reg = reg & 0x3f;
 875              		.loc 1 147 5 is_stmt 1 view .LVU190
 148:Core/Src/main.c ****     cmd[0] = 0x0A | (reg >> 5);
 876              		.loc 1 148 5 view .LVU191
 148:Core/Src/main.c ****     cmd[0] = 0x0A | (reg >> 5);
 877              		.loc 1 148 9 is_stmt 0 view .LVU192
 878 0004 3F23     		movs	r3, #63
 879 0006 0340     		ands	r3, r0
 880              	.LVL41:
 149:Core/Src/main.c ****     cmd[1] = (reg >> 1) & 0xf;
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 27


 881              		.loc 1 149 5 is_stmt 1 view .LVU193
 149:Core/Src/main.c ****     cmd[1] = (reg >> 1) & 0xf;
 882              		.loc 1 149 12 is_stmt 0 view .LVU194
 883 0008 09A8     		add	r0, sp, #36
 884 000a 5A09     		lsrs	r2, r3, #5
 885 000c 0A21     		movs	r1, #10
 886 000e 0A43     		orrs	r2, r1
 887 0010 0270     		strb	r2, [r0]
 150:Core/Src/main.c ****     cmd[2] = (reg | 0x1) << 3;
 888              		.loc 1 150 5 is_stmt 1 view .LVU195
 150:Core/Src/main.c ****     cmd[2] = (reg | 0x1) << 3;
 889              		.loc 1 150 25 is_stmt 0 view .LVU196
 890 0012 5908     		lsrs	r1, r3, #1
 891 0014 0F22     		movs	r2, #15
 892 0016 0A40     		ands	r2, r1
 150:Core/Src/main.c ****     cmd[2] = (reg | 0x1) << 3;
 893              		.loc 1 150 12 view .LVU197
 894 0018 4270     		strb	r2, [r0, #1]
 151:Core/Src/main.c ****     uint8_t rcv[36];
 895              		.loc 1 151 5 is_stmt 1 view .LVU198
 151:Core/Src/main.c ****     uint8_t rcv[36];
 896              		.loc 1 151 26 is_stmt 0 view .LVU199
 897 001a DB00     		lsls	r3, r3, #3
 898              	.LVL42:
 151:Core/Src/main.c ****     uint8_t rcv[36];
 899              		.loc 1 151 26 view .LVU200
 900 001c 0822     		movs	r2, #8
 901 001e 1343     		orrs	r3, r2
 151:Core/Src/main.c ****     uint8_t rcv[36];
 902              		.loc 1 151 12 view .LVU201
 903 0020 8370     		strb	r3, [r0, #2]
 152:Core/Src/main.c ****     ads131m04_cmd(cmd, rcv, 3);
 904              		.loc 1 152 5 is_stmt 1 view .LVU202
 153:Core/Src/main.c ****     return (rcv[18] << 8) + rcv[19];
 905              		.loc 1 153 5 view .LVU203
 906 0022 0322     		movs	r2, #3
 907 0024 6946     		mov	r1, sp
 908 0026 FFF7FEFF 		bl	ads131m04_cmd
 909              	.LVL43:
 154:Core/Src/main.c **** }
 910              		.loc 1 154 5 view .LVU204
 154:Core/Src/main.c **** }
 911              		.loc 1 154 16 is_stmt 0 view .LVU205
 912 002a 6B46     		mov	r3, sp
 913 002c 987C     		ldrb	r0, [r3, #18]
 154:Core/Src/main.c **** }
 914              		.loc 1 154 21 view .LVU206
 915 002e 0002     		lsls	r0, r0, #8
 154:Core/Src/main.c **** }
 916              		.loc 1 154 32 view .LVU207
 917 0030 DB7C     		ldrb	r3, [r3, #19]
 154:Core/Src/main.c **** }
 918              		.loc 1 154 27 view .LVU208
 919 0032 C018     		adds	r0, r0, r3
 920 0034 80B2     		uxth	r0, r0
 155:Core/Src/main.c **** /* USER CODE END 0 */
 921              		.loc 1 155 1 view .LVU209
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 28


 922 0036 0BB0     		add	sp, sp, #44
 923              		@ sp needed
 924 0038 00BD     		pop	{pc}
 925              		.cfi_endproc
 926              	.LFE48:
 928              		.section	.text.Error_Handler,"ax",%progbits
 929              		.align	1
 930              		.global	Error_Handler
 931              		.syntax unified
 932              		.code	16
 933              		.thumb_func
 935              	Error_Handler:
 936              	.LFB56:
 491:Core/Src/main.c **** 
 492:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c **** /* USER CODE END 4 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** /**
 497:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 498:Core/Src/main.c ****   * @retval None
 499:Core/Src/main.c ****   */
 500:Core/Src/main.c **** void Error_Handler(void)
 501:Core/Src/main.c **** {
 937              		.loc 1 501 1 is_stmt 1 view -0
 938              		.cfi_startproc
 939              		@ Volatile: function does not return.
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942              		@ link register save eliminated.
 502:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 503:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 504:Core/Src/main.c ****   __disable_irq();
 943              		.loc 1 504 3 view .LVU211
 944              	.LBB9:
 945              	.LBI9:
 946              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 29


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 30


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 31


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 947              		.loc 2 140 27 view .LVU212
 948              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 949              		.loc 2 142 3 view .LVU213
 950              		.syntax divided
 951              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 952 0000 72B6     		cpsid i
 953              	@ 0 "" 2
 954              		.thumb
 955              		.syntax unified
 956              	.L53:
 957              	.LBE10:
 958              	.LBE9:
 505:Core/Src/main.c ****   while (1)
 959              		.loc 1 505 3 discriminator 1 view .LVU214
 506:Core/Src/main.c ****   {
 507:Core/Src/main.c ****   }
 960              		.loc 1 507 3 discriminator 1 view .LVU215
 505:Core/Src/main.c ****   while (1)
 961              		.loc 1 505 9 discriminator 1 view .LVU216
 962 0002 FEE7     		b	.L53
 963              		.cfi_endproc
 964              	.LFE56:
 966              		.section	.text.MX_CAN_Init,"ax",%progbits
 967              		.align	1
 968              		.syntax unified
 969              		.code	16
 970              		.thumb_func
 972              	MX_CAN_Init:
 973              	.LFB51:
 272:Core/Src/main.c **** 
 974              		.loc 1 272 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978 0000 10B5     		push	{r4, lr}
 979              		.cfi_def_cfa_offset 8
 980              		.cfi_offset 4, -8
 981              		.cfi_offset 14, -4
 281:Core/Src/main.c ****   hcan.Init.Prescaler = 32;
 982              		.loc 1 281 3 view .LVU218
 281:Core/Src/main.c ****   hcan.Init.Prescaler = 32;
 983              		.loc 1 281 17 is_stmt 0 view .LVU219
 984 0002 0B48     		ldr	r0, .L57
 985 0004 0B4B     		ldr	r3, .L57+4
 986 0006 0360     		str	r3, [r0]
 282:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 987              		.loc 1 282 3 is_stmt 1 view .LVU220
 282:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 988              		.loc 1 282 23 is_stmt 0 view .LVU221
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 32


 989 0008 2023     		movs	r3, #32
 990 000a 4360     		str	r3, [r0, #4]
 283:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 991              		.loc 1 283 3 is_stmt 1 view .LVU222
 283:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 992              		.loc 1 283 18 is_stmt 0 view .LVU223
 993 000c 0023     		movs	r3, #0
 994 000e 8360     		str	r3, [r0, #8]
 284:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 995              		.loc 1 284 3 is_stmt 1 view .LVU224
 284:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 996              		.loc 1 284 27 is_stmt 0 view .LVU225
 997 0010 C360     		str	r3, [r0, #12]
 285:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 998              		.loc 1 285 3 is_stmt 1 view .LVU226
 285:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 999              		.loc 1 285 22 is_stmt 0 view .LVU227
 1000 0012 0361     		str	r3, [r0, #16]
 286:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 1001              		.loc 1 286 3 is_stmt 1 view .LVU228
 286:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 1002              		.loc 1 286 22 is_stmt 0 view .LVU229
 1003 0014 4361     		str	r3, [r0, #20]
 287:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 1004              		.loc 1 287 3 is_stmt 1 view .LVU230
 287:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 1005              		.loc 1 287 31 is_stmt 0 view .LVU231
 1006 0016 0376     		strb	r3, [r0, #24]
 288:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 1007              		.loc 1 288 3 is_stmt 1 view .LVU232
 288:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 1008              		.loc 1 288 24 is_stmt 0 view .LVU233
 1009 0018 4376     		strb	r3, [r0, #25]
 289:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 1010              		.loc 1 289 3 is_stmt 1 view .LVU234
 289:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 1011              		.loc 1 289 24 is_stmt 0 view .LVU235
 1012 001a 8376     		strb	r3, [r0, #26]
 290:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 1013              		.loc 1 290 3 is_stmt 1 view .LVU236
 290:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 1014              		.loc 1 290 32 is_stmt 0 view .LVU237
 1015 001c C376     		strb	r3, [r0, #27]
 291:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 1016              		.loc 1 291 3 is_stmt 1 view .LVU238
 291:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 1017              		.loc 1 291 31 is_stmt 0 view .LVU239
 1018 001e 0377     		strb	r3, [r0, #28]
 292:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 1019              		.loc 1 292 3 is_stmt 1 view .LVU240
 292:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 1020              		.loc 1 292 34 is_stmt 0 view .LVU241
 1021 0020 4377     		strb	r3, [r0, #29]
 293:Core/Src/main.c ****   {
 1022              		.loc 1 293 3 is_stmt 1 view .LVU242
 293:Core/Src/main.c ****   {
 1023              		.loc 1 293 7 is_stmt 0 view .LVU243
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 33


 1024 0022 FFF7FEFF 		bl	HAL_CAN_Init
 1025              	.LVL44:
 293:Core/Src/main.c ****   {
 1026              		.loc 1 293 6 view .LVU244
 1027 0026 0028     		cmp	r0, #0
 1028 0028 00D1     		bne	.L56
 301:Core/Src/main.c **** 
 1029              		.loc 1 301 1 view .LVU245
 1030              		@ sp needed
 1031 002a 10BD     		pop	{r4, pc}
 1032              	.L56:
 295:Core/Src/main.c ****   }
 1033              		.loc 1 295 5 is_stmt 1 view .LVU246
 1034 002c FFF7FEFF 		bl	Error_Handler
 1035              	.LVL45:
 1036              	.L58:
 1037              		.align	2
 1038              	.L57:
 1039 0030 00000000 		.word	hcan
 1040 0034 00640040 		.word	1073767424
 1041              		.cfi_endproc
 1042              	.LFE51:
 1044              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1045              		.align	1
 1046              		.syntax unified
 1047              		.code	16
 1048              		.thumb_func
 1050              	MX_SPI1_Init:
 1051              	.LFB52:
 309:Core/Src/main.c **** 
 1052              		.loc 1 309 1 view -0
 1053              		.cfi_startproc
 1054              		@ args = 0, pretend = 0, frame = 0
 1055              		@ frame_needed = 0, uses_anonymous_args = 0
 1056 0000 10B5     		push	{r4, lr}
 1057              		.cfi_def_cfa_offset 8
 1058              		.cfi_offset 4, -8
 1059              		.cfi_offset 14, -4
 319:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1060              		.loc 1 319 3 view .LVU248
 319:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1061              		.loc 1 319 18 is_stmt 0 view .LVU249
 1062 0002 1048     		ldr	r0, .L62
 1063 0004 104B     		ldr	r3, .L62+4
 1064 0006 0360     		str	r3, [r0]
 320:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1065              		.loc 1 320 3 is_stmt 1 view .LVU250
 320:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1066              		.loc 1 320 19 is_stmt 0 view .LVU251
 1067 0008 8223     		movs	r3, #130
 1068 000a 5B00     		lsls	r3, r3, #1
 1069 000c 4360     		str	r3, [r0, #4]
 321:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1070              		.loc 1 321 3 is_stmt 1 view .LVU252
 321:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1071              		.loc 1 321 24 is_stmt 0 view .LVU253
 1072 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 34


 1073 0010 8360     		str	r3, [r0, #8]
 322:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1074              		.loc 1 322 3 is_stmt 1 view .LVU254
 322:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1075              		.loc 1 322 23 is_stmt 0 view .LVU255
 1076 0012 E022     		movs	r2, #224
 1077 0014 D200     		lsls	r2, r2, #3
 1078 0016 C260     		str	r2, [r0, #12]
 323:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1079              		.loc 1 323 3 is_stmt 1 view .LVU256
 323:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1080              		.loc 1 323 26 is_stmt 0 view .LVU257
 1081 0018 0361     		str	r3, [r0, #16]
 324:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1082              		.loc 1 324 3 is_stmt 1 view .LVU258
 324:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1083              		.loc 1 324 23 is_stmt 0 view .LVU259
 1084 001a 4361     		str	r3, [r0, #20]
 325:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 1085              		.loc 1 325 3 is_stmt 1 view .LVU260
 325:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 1086              		.loc 1 325 18 is_stmt 0 view .LVU261
 1087 001c 8022     		movs	r2, #128
 1088 001e 9200     		lsls	r2, r2, #2
 1089 0020 8261     		str	r2, [r0, #24]
 326:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1090              		.loc 1 326 3 is_stmt 1 view .LVU262
 326:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1091              		.loc 1 326 32 is_stmt 0 view .LVU263
 1092 0022 F13A     		subs	r2, r2, #241
 1093 0024 FF3A     		subs	r2, r2, #255
 1094 0026 C261     		str	r2, [r0, #28]
 327:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1095              		.loc 1 327 3 is_stmt 1 view .LVU264
 327:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1096              		.loc 1 327 23 is_stmt 0 view .LVU265
 1097 0028 0362     		str	r3, [r0, #32]
 328:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1098              		.loc 1 328 3 is_stmt 1 view .LVU266
 328:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1099              		.loc 1 328 21 is_stmt 0 view .LVU267
 1100 002a 4362     		str	r3, [r0, #36]
 329:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1101              		.loc 1 329 3 is_stmt 1 view .LVU268
 329:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1102              		.loc 1 329 29 is_stmt 0 view .LVU269
 1103 002c 8362     		str	r3, [r0, #40]
 330:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1104              		.loc 1 330 3 is_stmt 1 view .LVU270
 330:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1105              		.loc 1 330 28 is_stmt 0 view .LVU271
 1106 002e 093A     		subs	r2, r2, #9
 1107 0030 C262     		str	r2, [r0, #44]
 331:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1108              		.loc 1 331 3 is_stmt 1 view .LVU272
 331:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1109              		.loc 1 331 24 is_stmt 0 view .LVU273
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 35


 1110 0032 0363     		str	r3, [r0, #48]
 332:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1111              		.loc 1 332 3 is_stmt 1 view .LVU274
 332:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1112              		.loc 1 332 23 is_stmt 0 view .LVU275
 1113 0034 4363     		str	r3, [r0, #52]
 333:Core/Src/main.c ****   {
 1114              		.loc 1 333 3 is_stmt 1 view .LVU276
 333:Core/Src/main.c ****   {
 1115              		.loc 1 333 7 is_stmt 0 view .LVU277
 1116 0036 FFF7FEFF 		bl	HAL_SPI_Init
 1117              	.LVL46:
 333:Core/Src/main.c ****   {
 1118              		.loc 1 333 6 view .LVU278
 1119 003a 0028     		cmp	r0, #0
 1120 003c 00D1     		bne	.L61
 341:Core/Src/main.c **** 
 1121              		.loc 1 341 1 view .LVU279
 1122              		@ sp needed
 1123 003e 10BD     		pop	{r4, pc}
 1124              	.L61:
 335:Core/Src/main.c ****   }
 1125              		.loc 1 335 5 is_stmt 1 view .LVU280
 1126 0040 FFF7FEFF 		bl	Error_Handler
 1127              	.LVL47:
 1128              	.L63:
 1129              		.align	2
 1130              	.L62:
 1131 0044 00000000 		.word	hspi1
 1132 0048 00300140 		.word	1073819648
 1133              		.cfi_endproc
 1134              	.LFE52:
 1136              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1137              		.align	1
 1138              		.syntax unified
 1139              		.code	16
 1140              		.thumb_func
 1142              	MX_TIM3_Init:
 1143              	.LFB53:
 349:Core/Src/main.c **** 
 1144              		.loc 1 349 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 56
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148 0000 00B5     		push	{lr}
 1149              		.cfi_def_cfa_offset 4
 1150              		.cfi_offset 14, -4
 1151 0002 8FB0     		sub	sp, sp, #60
 1152              		.cfi_def_cfa_offset 64
 355:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1153              		.loc 1 355 3 view .LVU282
 355:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1154              		.loc 1 355 26 is_stmt 0 view .LVU283
 1155 0004 1022     		movs	r2, #16
 1156 0006 0021     		movs	r1, #0
 1157 0008 0AA8     		add	r0, sp, #40
 1158 000a FFF7FEFF 		bl	memset
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 36


 1159              	.LVL48:
 356:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1160              		.loc 1 356 3 is_stmt 1 view .LVU284
 356:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1161              		.loc 1 356 27 is_stmt 0 view .LVU285
 1162 000e 0822     		movs	r2, #8
 1163 0010 0021     		movs	r1, #0
 1164 0012 08A8     		add	r0, sp, #32
 1165 0014 FFF7FEFF 		bl	memset
 1166              	.LVL49:
 357:Core/Src/main.c **** 
 1167              		.loc 1 357 3 is_stmt 1 view .LVU286
 357:Core/Src/main.c **** 
 1168              		.loc 1 357 22 is_stmt 0 view .LVU287
 1169 0018 1C22     		movs	r2, #28
 1170 001a 0021     		movs	r1, #0
 1171 001c 01A8     		add	r0, sp, #4
 1172 001e FFF7FEFF 		bl	memset
 1173              	.LVL50:
 362:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1174              		.loc 1 362 3 is_stmt 1 view .LVU288
 362:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1175              		.loc 1 362 18 is_stmt 0 view .LVU289
 1176 0022 2148     		ldr	r0, .L75
 1177 0024 214B     		ldr	r3, .L75+4
 1178 0026 0360     		str	r3, [r0]
 363:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1179              		.loc 1 363 3 is_stmt 1 view .LVU290
 363:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1180              		.loc 1 363 24 is_stmt 0 view .LVU291
 1181 0028 0023     		movs	r3, #0
 1182 002a 4360     		str	r3, [r0, #4]
 364:Core/Src/main.c ****   htim3.Init.Period = 7;
 1183              		.loc 1 364 3 is_stmt 1 view .LVU292
 364:Core/Src/main.c ****   htim3.Init.Period = 7;
 1184              		.loc 1 364 26 is_stmt 0 view .LVU293
 1185 002c 8360     		str	r3, [r0, #8]
 365:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1186              		.loc 1 365 3 is_stmt 1 view .LVU294
 365:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1187              		.loc 1 365 21 is_stmt 0 view .LVU295
 1188 002e 0722     		movs	r2, #7
 1189 0030 C260     		str	r2, [r0, #12]
 366:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1190              		.loc 1 366 3 is_stmt 1 view .LVU296
 366:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1191              		.loc 1 366 28 is_stmt 0 view .LVU297
 1192 0032 0361     		str	r3, [r0, #16]
 367:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1193              		.loc 1 367 3 is_stmt 1 view .LVU298
 367:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1194              		.loc 1 367 32 is_stmt 0 view .LVU299
 1195 0034 8361     		str	r3, [r0, #24]
 368:Core/Src/main.c ****   {
 1196              		.loc 1 368 3 is_stmt 1 view .LVU300
 368:Core/Src/main.c ****   {
 1197              		.loc 1 368 7 is_stmt 0 view .LVU301
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 37


 1198 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1199              	.LVL51:
 368:Core/Src/main.c ****   {
 1200              		.loc 1 368 6 view .LVU302
 1201 003a 0028     		cmp	r0, #0
 1202 003c 29D1     		bne	.L70
 372:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1203              		.loc 1 372 3 is_stmt 1 view .LVU303
 372:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1204              		.loc 1 372 34 is_stmt 0 view .LVU304
 1205 003e 8023     		movs	r3, #128
 1206 0040 5B01     		lsls	r3, r3, #5
 1207 0042 0A93     		str	r3, [sp, #40]
 373:Core/Src/main.c ****   {
 1208              		.loc 1 373 3 is_stmt 1 view .LVU305
 373:Core/Src/main.c ****   {
 1209              		.loc 1 373 7 is_stmt 0 view .LVU306
 1210 0044 1848     		ldr	r0, .L75
 1211 0046 0AA9     		add	r1, sp, #40
 1212 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1213              	.LVL52:
 373:Core/Src/main.c ****   {
 1214              		.loc 1 373 6 view .LVU307
 1215 004c 0028     		cmp	r0, #0
 1216 004e 22D1     		bne	.L71
 377:Core/Src/main.c ****   {
 1217              		.loc 1 377 3 is_stmt 1 view .LVU308
 377:Core/Src/main.c ****   {
 1218              		.loc 1 377 7 is_stmt 0 view .LVU309
 1219 0050 1548     		ldr	r0, .L75
 1220 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1221              	.LVL53:
 377:Core/Src/main.c ****   {
 1222              		.loc 1 377 6 view .LVU310
 1223 0056 0028     		cmp	r0, #0
 1224 0058 1FD1     		bne	.L72
 381:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1225              		.loc 1 381 3 is_stmt 1 view .LVU311
 381:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1226              		.loc 1 381 37 is_stmt 0 view .LVU312
 1227 005a 0023     		movs	r3, #0
 1228 005c 0893     		str	r3, [sp, #32]
 382:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1229              		.loc 1 382 3 is_stmt 1 view .LVU313
 382:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1230              		.loc 1 382 33 is_stmt 0 view .LVU314
 1231 005e 0993     		str	r3, [sp, #36]
 383:Core/Src/main.c ****   {
 1232              		.loc 1 383 3 is_stmt 1 view .LVU315
 383:Core/Src/main.c ****   {
 1233              		.loc 1 383 7 is_stmt 0 view .LVU316
 1234 0060 1148     		ldr	r0, .L75
 1235 0062 08A9     		add	r1, sp, #32
 1236 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1237              	.LVL54:
 383:Core/Src/main.c ****   {
 1238              		.loc 1 383 6 view .LVU317
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 38


 1239 0068 0028     		cmp	r0, #0
 1240 006a 18D1     		bne	.L73
 387:Core/Src/main.c ****   sConfigOC.Pulse = 4;
 1241              		.loc 1 387 3 is_stmt 1 view .LVU318
 387:Core/Src/main.c ****   sConfigOC.Pulse = 4;
 1242              		.loc 1 387 20 is_stmt 0 view .LVU319
 1243 006c 6023     		movs	r3, #96
 1244 006e 0193     		str	r3, [sp, #4]
 388:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1245              		.loc 1 388 3 is_stmt 1 view .LVU320
 388:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1246              		.loc 1 388 19 is_stmt 0 view .LVU321
 1247 0070 5C3B     		subs	r3, r3, #92
 1248 0072 0293     		str	r3, [sp, #8]
 389:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1249              		.loc 1 389 3 is_stmt 1 view .LVU322
 389:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1250              		.loc 1 389 24 is_stmt 0 view .LVU323
 1251 0074 0022     		movs	r2, #0
 1252 0076 0392     		str	r2, [sp, #12]
 390:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1253              		.loc 1 390 3 is_stmt 1 view .LVU324
 390:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1254              		.loc 1 390 24 is_stmt 0 view .LVU325
 1255 0078 0593     		str	r3, [sp, #20]
 391:Core/Src/main.c ****   {
 1256              		.loc 1 391 3 is_stmt 1 view .LVU326
 391:Core/Src/main.c ****   {
 1257              		.loc 1 391 7 is_stmt 0 view .LVU327
 1258 007a 0B48     		ldr	r0, .L75
 1259 007c 0C32     		adds	r2, r2, #12
 1260 007e 01A9     		add	r1, sp, #4
 1261 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1262              	.LVL55:
 391:Core/Src/main.c ****   {
 1263              		.loc 1 391 6 view .LVU328
 1264 0084 0028     		cmp	r0, #0
 1265 0086 0CD1     		bne	.L74
 398:Core/Src/main.c **** 
 1266              		.loc 1 398 3 is_stmt 1 view .LVU329
 1267 0088 0748     		ldr	r0, .L75
 1268 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1269              	.LVL56:
 400:Core/Src/main.c **** 
 1270              		.loc 1 400 1 is_stmt 0 view .LVU330
 1271 008e 0FB0     		add	sp, sp, #60
 1272              		@ sp needed
 1273 0090 00BD     		pop	{pc}
 1274              	.L70:
 370:Core/Src/main.c ****   }
 1275              		.loc 1 370 5 is_stmt 1 view .LVU331
 1276 0092 FFF7FEFF 		bl	Error_Handler
 1277              	.LVL57:
 1278              	.L71:
 375:Core/Src/main.c ****   }
 1279              		.loc 1 375 5 view .LVU332
 1280 0096 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 39


 1281              	.LVL58:
 1282              	.L72:
 379:Core/Src/main.c ****   }
 1283              		.loc 1 379 5 view .LVU333
 1284 009a FFF7FEFF 		bl	Error_Handler
 1285              	.LVL59:
 1286              	.L73:
 385:Core/Src/main.c ****   }
 1287              		.loc 1 385 5 view .LVU334
 1288 009e FFF7FEFF 		bl	Error_Handler
 1289              	.LVL60:
 1290              	.L74:
 393:Core/Src/main.c ****   }
 1291              		.loc 1 393 5 view .LVU335
 1292 00a2 FFF7FEFF 		bl	Error_Handler
 1293              	.LVL61:
 1294              	.L76:
 1295 00a6 C046     		.align	2
 1296              	.L75:
 1297 00a8 00000000 		.word	htim3
 1298 00ac 00040040 		.word	1073742848
 1299              		.cfi_endproc
 1300              	.LFE53:
 1302              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1303              		.align	1
 1304              		.syntax unified
 1305              		.code	16
 1306              		.thumb_func
 1308              	MX_TIM16_Init:
 1309              	.LFB54:
 408:Core/Src/main.c **** 
 1310              		.loc 1 408 1 view -0
 1311              		.cfi_startproc
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314 0000 10B5     		push	{r4, lr}
 1315              		.cfi_def_cfa_offset 8
 1316              		.cfi_offset 4, -8
 1317              		.cfi_offset 14, -4
 417:Core/Src/main.c ****   htim16.Init.Prescaler = 48;
 1318              		.loc 1 417 3 view .LVU337
 417:Core/Src/main.c ****   htim16.Init.Prescaler = 48;
 1319              		.loc 1 417 19 is_stmt 0 view .LVU338
 1320 0002 0948     		ldr	r0, .L80
 1321 0004 094B     		ldr	r3, .L80+4
 1322 0006 0360     		str	r3, [r0]
 418:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1323              		.loc 1 418 3 is_stmt 1 view .LVU339
 418:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1324              		.loc 1 418 25 is_stmt 0 view .LVU340
 1325 0008 3023     		movs	r3, #48
 1326 000a 4360     		str	r3, [r0, #4]
 419:Core/Src/main.c ****   htim16.Init.Period = 65535;
 1327              		.loc 1 419 3 is_stmt 1 view .LVU341
 419:Core/Src/main.c ****   htim16.Init.Period = 65535;
 1328              		.loc 1 419 27 is_stmt 0 view .LVU342
 1329 000c 0023     		movs	r3, #0
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 40


 1330 000e 8360     		str	r3, [r0, #8]
 420:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1331              		.loc 1 420 3 is_stmt 1 view .LVU343
 420:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1332              		.loc 1 420 22 is_stmt 0 view .LVU344
 1333 0010 074A     		ldr	r2, .L80+8
 1334 0012 C260     		str	r2, [r0, #12]
 421:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1335              		.loc 1 421 3 is_stmt 1 view .LVU345
 421:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1336              		.loc 1 421 29 is_stmt 0 view .LVU346
 1337 0014 0361     		str	r3, [r0, #16]
 422:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1338              		.loc 1 422 3 is_stmt 1 view .LVU347
 422:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1339              		.loc 1 422 33 is_stmt 0 view .LVU348
 1340 0016 4361     		str	r3, [r0, #20]
 423:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1341              		.loc 1 423 3 is_stmt 1 view .LVU349
 423:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1342              		.loc 1 423 33 is_stmt 0 view .LVU350
 1343 0018 8361     		str	r3, [r0, #24]
 424:Core/Src/main.c ****   {
 1344              		.loc 1 424 3 is_stmt 1 view .LVU351
 424:Core/Src/main.c ****   {
 1345              		.loc 1 424 7 is_stmt 0 view .LVU352
 1346 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1347              	.LVL62:
 424:Core/Src/main.c ****   {
 1348              		.loc 1 424 6 view .LVU353
 1349 001e 0028     		cmp	r0, #0
 1350 0020 00D1     		bne	.L79
 432:Core/Src/main.c **** 
 1351              		.loc 1 432 1 view .LVU354
 1352              		@ sp needed
 1353 0022 10BD     		pop	{r4, pc}
 1354              	.L79:
 426:Core/Src/main.c ****   }
 1355              		.loc 1 426 5 is_stmt 1 view .LVU355
 1356 0024 FFF7FEFF 		bl	Error_Handler
 1357              	.LVL63:
 1358              	.L81:
 1359              		.align	2
 1360              	.L80:
 1361 0028 00000000 		.word	htim16
 1362 002c 00440140 		.word	1073824768
 1363 0030 FFFF0000 		.word	65535
 1364              		.cfi_endproc
 1365              	.LFE54:
 1367              		.section	.text.SystemClock_Config,"ax",%progbits
 1368              		.align	1
 1369              		.global	SystemClock_Config
 1370              		.syntax unified
 1371              		.code	16
 1372              		.thumb_func
 1374              	SystemClock_Config:
 1375              	.LFB50:
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 41


 233:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1376              		.loc 1 233 1 view -0
 1377              		.cfi_startproc
 1378              		@ args = 0, pretend = 0, frame = 72
 1379              		@ frame_needed = 0, uses_anonymous_args = 0
 1380 0000 00B5     		push	{lr}
 1381              		.cfi_def_cfa_offset 4
 1382              		.cfi_offset 14, -4
 1383 0002 93B0     		sub	sp, sp, #76
 1384              		.cfi_def_cfa_offset 80
 234:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1385              		.loc 1 234 3 view .LVU357
 234:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1386              		.loc 1 234 22 is_stmt 0 view .LVU358
 1387 0004 3422     		movs	r2, #52
 1388 0006 0021     		movs	r1, #0
 1389 0008 05A8     		add	r0, sp, #20
 1390 000a FFF7FEFF 		bl	memset
 1391              	.LVL64:
 235:Core/Src/main.c **** 
 1392              		.loc 1 235 3 is_stmt 1 view .LVU359
 235:Core/Src/main.c **** 
 1393              		.loc 1 235 22 is_stmt 0 view .LVU360
 1394 000e 1022     		movs	r2, #16
 1395 0010 0021     		movs	r1, #0
 1396 0012 01A8     		add	r0, sp, #4
 1397 0014 FFF7FEFF 		bl	memset
 1398              	.LVL65:
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1399              		.loc 1 240 3 is_stmt 1 view .LVU361
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1400              		.loc 1 240 36 is_stmt 0 view .LVU362
 1401 0018 0223     		movs	r3, #2
 1402 001a 0593     		str	r3, [sp, #20]
 241:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1403              		.loc 1 241 3 is_stmt 1 view .LVU363
 241:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1404              		.loc 1 241 30 is_stmt 0 view .LVU364
 1405 001c 0122     		movs	r2, #1
 1406 001e 0892     		str	r2, [sp, #32]
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1407              		.loc 1 242 3 is_stmt 1 view .LVU365
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1408              		.loc 1 242 41 is_stmt 0 view .LVU366
 1409 0020 0F32     		adds	r2, r2, #15
 1410 0022 0992     		str	r2, [sp, #36]
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1411              		.loc 1 243 3 is_stmt 1 view .LVU367
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1412              		.loc 1 243 34 is_stmt 0 view .LVU368
 1413 0024 0E93     		str	r3, [sp, #56]
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 1414              		.loc 1 244 3 is_stmt 1 view .LVU369
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 1415              		.loc 1 244 35 is_stmt 0 view .LVU370
 1416 0026 8023     		movs	r3, #128
 1417 0028 1B02     		lsls	r3, r3, #8
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 42


 1418 002a 0F93     		str	r3, [sp, #60]
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1419              		.loc 1 245 3 is_stmt 1 view .LVU371
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1420              		.loc 1 245 32 is_stmt 0 view .LVU372
 1421 002c 8023     		movs	r3, #128
 1422 002e 5B03     		lsls	r3, r3, #13
 1423 0030 1093     		str	r3, [sp, #64]
 246:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1424              		.loc 1 246 3 is_stmt 1 view .LVU373
 247:Core/Src/main.c ****   {
 1425              		.loc 1 247 3 view .LVU374
 247:Core/Src/main.c ****   {
 1426              		.loc 1 247 7 is_stmt 0 view .LVU375
 1427 0032 05A8     		add	r0, sp, #20
 1428 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1429              	.LVL66:
 247:Core/Src/main.c ****   {
 1430              		.loc 1 247 6 view .LVU376
 1431 0038 0028     		cmp	r0, #0
 1432 003a 0ED1     		bne	.L85
 254:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1433              		.loc 1 254 3 is_stmt 1 view .LVU377
 254:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1434              		.loc 1 254 31 is_stmt 0 view .LVU378
 1435 003c 0723     		movs	r3, #7
 1436 003e 0193     		str	r3, [sp, #4]
 256:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1437              		.loc 1 256 3 is_stmt 1 view .LVU379
 256:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1438              		.loc 1 256 34 is_stmt 0 view .LVU380
 1439 0040 053B     		subs	r3, r3, #5
 1440 0042 0293     		str	r3, [sp, #8]
 257:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1441              		.loc 1 257 3 is_stmt 1 view .LVU381
 257:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1442              		.loc 1 257 35 is_stmt 0 view .LVU382
 1443 0044 0023     		movs	r3, #0
 1444 0046 0393     		str	r3, [sp, #12]
 258:Core/Src/main.c **** 
 1445              		.loc 1 258 3 is_stmt 1 view .LVU383
 258:Core/Src/main.c **** 
 1446              		.loc 1 258 36 is_stmt 0 view .LVU384
 1447 0048 0493     		str	r3, [sp, #16]
 260:Core/Src/main.c ****   {
 1448              		.loc 1 260 3 is_stmt 1 view .LVU385
 260:Core/Src/main.c ****   {
 1449              		.loc 1 260 7 is_stmt 0 view .LVU386
 1450 004a 0121     		movs	r1, #1
 1451 004c 01A8     		add	r0, sp, #4
 1452 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1453              	.LVL67:
 260:Core/Src/main.c ****   {
 1454              		.loc 1 260 6 view .LVU387
 1455 0052 0028     		cmp	r0, #0
 1456 0054 03D1     		bne	.L86
 264:Core/Src/main.c **** 
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 43


 1457              		.loc 1 264 1 view .LVU388
 1458 0056 13B0     		add	sp, sp, #76
 1459              		@ sp needed
 1460 0058 00BD     		pop	{pc}
 1461              	.L85:
 249:Core/Src/main.c ****   }
 1462              		.loc 1 249 5 is_stmt 1 view .LVU389
 1463 005a FFF7FEFF 		bl	Error_Handler
 1464              	.LVL68:
 1465              	.L86:
 262:Core/Src/main.c ****   }
 1466              		.loc 1 262 5 view .LVU390
 1467 005e FFF7FEFF 		bl	Error_Handler
 1468              	.LVL69:
 1469              		.cfi_endproc
 1470              	.LFE50:
 1472              		.section	.text.main,"ax",%progbits
 1473              		.align	1
 1474              		.global	main
 1475              		.syntax unified
 1476              		.code	16
 1477              		.thumb_func
 1479              	main:
 1480              	.LFB49:
 163:Core/Src/main.c **** 
 1481              		.loc 1 163 1 view -0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 1485 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1486              		.cfi_def_cfa_offset 20
 1487              		.cfi_offset 4, -20
 1488              		.cfi_offset 5, -16
 1489              		.cfi_offset 6, -12
 1490              		.cfi_offset 7, -8
 1491              		.cfi_offset 14, -4
 1492 0002 C646     		mov	lr, r8
 1493 0004 00B5     		push	{lr}
 1494              		.cfi_def_cfa_offset 24
 1495              		.cfi_offset 8, -24
 172:Core/Src/main.c **** 
 1496              		.loc 1 172 3 view .LVU392
 1497 0006 FFF7FEFF 		bl	HAL_Init
 1498              	.LVL70:
 179:Core/Src/main.c **** 
 1499              		.loc 1 179 3 view .LVU393
 1500 000a FFF7FEFF 		bl	SystemClock_Config
 1501              	.LVL71:
 186:Core/Src/main.c ****   MX_CAN_Init();
 1502              		.loc 1 186 3 view .LVU394
 1503 000e FFF7FEFF 		bl	MX_GPIO_Init
 1504              	.LVL72:
 187:Core/Src/main.c ****   MX_SPI1_Init();
 1505              		.loc 1 187 3 view .LVU395
 1506 0012 FFF7FEFF 		bl	MX_CAN_Init
 1507              	.LVL73:
 188:Core/Src/main.c ****   MX_TIM3_Init();
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 44


 1508              		.loc 1 188 3 view .LVU396
 1509 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1510              	.LVL74:
 189:Core/Src/main.c ****   MX_TIM16_Init();
 1511              		.loc 1 189 3 view .LVU397
 1512 001a FFF7FEFF 		bl	MX_TIM3_Init
 1513              	.LVL75:
 190:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1514              		.loc 1 190 3 view .LVU398
 1515 001e FFF7FEFF 		bl	MX_TIM16_Init
 1516              	.LVL76:
 192:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim16);
 1517              		.loc 1 192 3 view .LVU399
 1518 0022 2048     		ldr	r0, .L89
 1519 0024 0C21     		movs	r1, #12
 1520 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1521              	.LVL77:
 193:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 1522              		.loc 1 193 3 view .LVU400
 1523 002a 1F48     		ldr	r0, .L89+4
 1524 002c FFF7FEFF 		bl	HAL_TIM_Base_Start
 1525              	.LVL78:
 194:Core/Src/main.c **** 
 1526              		.loc 1 194 3 view .LVU401
 1527 0030 9020     		movs	r0, #144
 1528 0032 0122     		movs	r2, #1
 1529 0034 1021     		movs	r1, #16
 1530 0036 C005     		lsls	r0, r0, #23
 1531 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1532              	.LVL79:
 1533              	.L88:
 196:Core/Src/main.c ****   /* USER CODE END 2 */
 1534              		.loc 1 196 3 discriminator 1 view .LVU402
 201:Core/Src/main.c ****   {
 1535              		.loc 1 201 3 discriminator 1 view .LVU403
 203:Core/Src/main.c ****     HAL_Delay(1);
 1536              		.loc 1 203 5 discriminator 1 view .LVU404
 1537 003c 0121     		movs	r1, #1
 1538 003e 1B48     		ldr	r0, .L89+8
 1539 0040 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1540              	.LVL80:
 204:Core/Src/main.c **** 
 1541              		.loc 1 204 5 discriminator 1 view .LVU405
 1542 0044 0120     		movs	r0, #1
 1543 0046 FFF7FEFF 		bl	HAL_Delay
 1544              	.LVL81:
 206:Core/Src/main.c **** 
 1545              		.loc 1 206 5 discriminator 1 view .LVU406
 1546 004a FFF7FEFF 		bl	ads131m04_reset
 1547              	.LVL82:
 208:Core/Src/main.c ****     ads131m04_lock();
 1548              		.loc 1 208 5 discriminator 1 view .LVU407
 208:Core/Src/main.c ****     ads131m04_lock();
 1549              		.loc 1 208 14 is_stmt 0 discriminator 1 view .LVU408
 1550 004e FFF7FEFF 		bl	ads131m04_status
 1551              	.LVL83:
 209:Core/Src/main.c ****     ads131m04_unlock();
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 45


 1552              		.loc 1 209 5 is_stmt 1 discriminator 1 view .LVU409
 1553 0052 FFF7FEFF 		bl	ads131m04_lock
 1554              	.LVL84:
 210:Core/Src/main.c ****     ads131m04_standby();
 1555              		.loc 1 210 5 discriminator 1 view .LVU410
 1556 0056 FFF7FEFF 		bl	ads131m04_unlock
 1557              	.LVL85:
 211:Core/Src/main.c ****     ads131m04_wake();
 1558              		.loc 1 211 5 discriminator 1 view .LVU411
 1559 005a FFF7FEFF 		bl	ads131m04_standby
 1560              	.LVL86:
 212:Core/Src/main.c ****     id = ads131m04_rreg(0x00);
 1561              		.loc 1 212 5 discriminator 1 view .LVU412
 1562 005e FFF7FEFF 		bl	ads131m04_wake
 1563              	.LVL87:
 213:Core/Src/main.c ****     status = ads131m04_rreg(0x01);
 1564              		.loc 1 213 5 discriminator 1 view .LVU413
 213:Core/Src/main.c ****     status = ads131m04_rreg(0x01);
 1565              		.loc 1 213 10 is_stmt 0 discriminator 1 view .LVU414
 1566 0062 0020     		movs	r0, #0
 1567 0064 FFF7FEFF 		bl	ads131m04_rreg
 1568              	.LVL88:
 1569 0068 0700     		movs	r7, r0
 1570              	.LVL89:
 214:Core/Src/main.c ****     mode = ads131m04_rreg(0x02);
 1571              		.loc 1 214 5 is_stmt 1 discriminator 1 view .LVU415
 214:Core/Src/main.c ****     mode = ads131m04_rreg(0x02);
 1572              		.loc 1 214 14 is_stmt 0 discriminator 1 view .LVU416
 1573 006a 0120     		movs	r0, #1
 1574 006c FFF7FEFF 		bl	ads131m04_rreg
 1575              	.LVL90:
 1576 0070 8046     		mov	r8, r0
 1577              	.LVL91:
 215:Core/Src/main.c ****     clock = ads131m04_rreg(0x03);
 1578              		.loc 1 215 5 is_stmt 1 discriminator 1 view .LVU417
 215:Core/Src/main.c ****     clock = ads131m04_rreg(0x03);
 1579              		.loc 1 215 12 is_stmt 0 discriminator 1 view .LVU418
 1580 0072 0220     		movs	r0, #2
 1581 0074 FFF7FEFF 		bl	ads131m04_rreg
 1582              	.LVL92:
 1583 0078 0600     		movs	r6, r0
 1584              	.LVL93:
 216:Core/Src/main.c ****     gain = ads131m04_rreg(0x04);
 1585              		.loc 1 216 5 is_stmt 1 discriminator 1 view .LVU419
 216:Core/Src/main.c ****     gain = ads131m04_rreg(0x04);
 1586              		.loc 1 216 13 is_stmt 0 discriminator 1 view .LVU420
 1587 007a 0320     		movs	r0, #3
 1588 007c FFF7FEFF 		bl	ads131m04_rreg
 1589              	.LVL94:
 1590 0080 0500     		movs	r5, r0
 1591              	.LVL95:
 217:Core/Src/main.c ****     cfg = ads131m04_rreg(0x06);
 1592              		.loc 1 217 5 is_stmt 1 discriminator 1 view .LVU421
 217:Core/Src/main.c ****     cfg = ads131m04_rreg(0x06);
 1593              		.loc 1 217 12 is_stmt 0 discriminator 1 view .LVU422
 1594 0082 0420     		movs	r0, #4
 1595 0084 FFF7FEFF 		bl	ads131m04_rreg
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 46


 1596              	.LVL96:
 1597 0088 0400     		movs	r4, r0
 1598              	.LVL97:
 218:Core/Src/main.c **** 
 1599              		.loc 1 218 5 is_stmt 1 discriminator 1 view .LVU423
 218:Core/Src/main.c **** 
 1600              		.loc 1 218 11 is_stmt 0 discriminator 1 view .LVU424
 1601 008a 0620     		movs	r0, #6
 1602 008c FFF7FEFF 		bl	ads131m04_rreg
 1603              	.LVL98:
 220:Core/Src/main.c ****     /* USER CODE END WHILE */
 1604              		.loc 1 220 5 is_stmt 1 discriminator 1 view .LVU425
 1605 0090 4346     		mov	r3, r8
 1606 0092 1F43     		orrs	r7, r3
 1607              	.LVL99:
 220:Core/Src/main.c ****     /* USER CODE END WHILE */
 1608              		.loc 1 220 5 is_stmt 0 discriminator 1 view .LVU426
 1609 0094 3E43     		orrs	r6, r7
 1610              	.LVL100:
 220:Core/Src/main.c ****     /* USER CODE END WHILE */
 1611              		.loc 1 220 5 discriminator 1 view .LVU427
 1612 0096 3543     		orrs	r5, r6
 1613              	.LVL101:
 220:Core/Src/main.c ****     /* USER CODE END WHILE */
 1614              		.loc 1 220 5 discriminator 1 view .LVU428
 1615 0098 2C43     		orrs	r4, r5
 1616              	.LVL102:
 220:Core/Src/main.c ****     /* USER CODE END WHILE */
 1617              		.loc 1 220 5 discriminator 1 view .LVU429
 1618 009a 2043     		orrs	r0, r4
 1619              	.LVL103:
 220:Core/Src/main.c ****     /* USER CODE END WHILE */
 1620              		.loc 1 220 5 discriminator 1 view .LVU430
 1621 009c 80B2     		uxth	r0, r0
 1622 009e FFF7FEFF 		bl	HAL_Delay
 1623              	.LVL104:
 201:Core/Src/main.c ****   {
 1624              		.loc 1 201 9 is_stmt 1 discriminator 1 view .LVU431
 1625 00a2 CBE7     		b	.L88
 1626              	.L90:
 1627              		.align	2
 1628              	.L89:
 1629 00a4 00000000 		.word	htim3
 1630 00a8 00000000 		.word	htim16
 1631 00ac 00140048 		.word	1207964672
 1632              		.cfi_endproc
 1633              	.LFE49:
 1635              		.global	htim16
 1636              		.section	.bss.htim16,"aw",%nobits
 1637              		.align	2
 1640              	htim16:
 1641 0000 00000000 		.space	72
 1641      00000000 
 1641      00000000 
 1641      00000000 
 1641      00000000 
 1642              		.global	htim3
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 47


 1643              		.section	.bss.htim3,"aw",%nobits
 1644              		.align	2
 1647              	htim3:
 1648 0000 00000000 		.space	72
 1648      00000000 
 1648      00000000 
 1648      00000000 
 1648      00000000 
 1649              		.global	hspi1
 1650              		.section	.bss.hspi1,"aw",%nobits
 1651              		.align	2
 1654              	hspi1:
 1655 0000 00000000 		.space	100
 1655      00000000 
 1655      00000000 
 1655      00000000 
 1655      00000000 
 1656              		.global	hcan
 1657              		.section	.bss.hcan,"aw",%nobits
 1658              		.align	2
 1661              	hcan:
 1662 0000 00000000 		.space	40
 1662      00000000 
 1662      00000000 
 1662      00000000 
 1662      00000000 
 1663              		.section	.rodata
 1664              		.align	2
 1665              		.set	.LANCHOR0,. + 0
 1666              	.LC4:
 1667 0000 001100   		.ascii	"\000\021\000"
 1668 0003 00       		.space	1
 1669              	.LC6:
 1670 0004 000000   		.ascii	"\000\000\000"
 1671 0007 00       		.space	1
 1672              	.LC9:
 1673 0008 002200   		.ascii	"\000\"\000"
 1674 000b 00       		.space	1
 1675              	.LC12:
 1676 000c 003300   		.ascii	"\0003\000"
 1677              		.text
 1678              	.Letext0:
 1679              		.file 3 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 1680              		.file 4 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 1681              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 1682              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 1683              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1684              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 1685              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 1686              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 1687              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_can.h"
 1688              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 1689              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1690              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 1691              		.file 15 "Core/Inc/main.h"
 1692              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 1693              		.file 17 "<built-in>"
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 48


ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:204    .text.MX_GPIO_Init:000000c0 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:210    .text.delay_us:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:216    .text.delay_us:00000000 delay_us
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:243    .text.delay_us:00000010 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1640   .bss.htim16:00000000 htim16
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:248    .rodata.ads131m04_cmd.str1.4:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:252    .text.ads131m04_cmd:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:258    .text.ads131m04_cmd:00000000 ads131m04_cmd
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:429    .text.ads131m04_cmd:000000c0 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1654   .bss.hspi1:00000000 hspi1
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:435    .text.ads131m04_reset:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:441    .text.ads131m04_reset:00000000 ads131m04_reset
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:511    .text.ads131m04_reset:00000048 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:516    .text.ads131m04_status:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:522    .text.ads131m04_status:00000000 ads131m04_status
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:569    .text.ads131m04_status:00000030 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:574    .text.ads131m04_standby:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:580    .text.ads131m04_standby:00000000 ads131m04_standby
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:635    .text.ads131m04_standby:00000038 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:640    .text.ads131m04_wake:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:646    .text.ads131m04_wake:00000000 ads131m04_wake
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:701    .text.ads131m04_wake:00000038 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:706    .rodata.ads131m04_lock.str1.4:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:710    .text.ads131m04_lock:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:716    .text.ads131m04_lock:00000000 ads131m04_lock
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:776    .text.ads131m04_lock:00000040 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:781    .rodata.ads131m04_unlock.str1.4:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:785    .text.ads131m04_unlock:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:791    .text.ads131m04_unlock:00000000 ads131m04_unlock
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:851    .text.ads131m04_unlock:00000040 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:856    .text.ads131m04_rreg:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:862    .text.ads131m04_rreg:00000000 ads131m04_rreg
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:929    .text.Error_Handler:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:935    .text.Error_Handler:00000000 Error_Handler
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:967    .text.MX_CAN_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:972    .text.MX_CAN_Init:00000000 MX_CAN_Init
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1039   .text.MX_CAN_Init:00000030 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1661   .bss.hcan:00000000 hcan
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1045   .text.MX_SPI1_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1050   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1131   .text.MX_SPI1_Init:00000044 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1137   .text.MX_TIM3_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1142   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1297   .text.MX_TIM3_Init:000000a8 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1647   .bss.htim3:00000000 htim3
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1303   .text.MX_TIM16_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1308   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1361   .text.MX_TIM16_Init:00000028 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1368   .text.SystemClock_Config:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1374   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1473   .text.main:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1479   .text.main:00000000 main
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1629   .text.main:000000a4 $d
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s 			page 50


C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1637   .bss.htim16:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1644   .bss.htim3:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1651   .bss.hspi1:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1658   .bss.hcan:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccgHcPYV.s:1664   .rodata:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_TransmitReceive
HAL_CAN_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_TIM_Base_Start
HAL_GPIO_TogglePin
HAL_Delay
