==28471== Cachegrind, a cache and branch-prediction profiler
==28471== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28471== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28471== Command: ./mser .
==28471== 
--28471-- warning: L3 cache found, using its data for the LL simulation.
--28471-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28471-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28471== brk segment overflow in thread #1: can't grow to 0x4a36000
==28471== (see section Limitations in user manual)
==28471== NOTE: further instances of this message will not be shown
==28471== 
==28471== Process terminating with default action of signal 15 (SIGTERM)
==28471==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28471==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28471== 
==28471== I   refs:      1,745,113,536
==28471== I1  misses:            1,231
==28471== LLi misses:            1,227
==28471== I1  miss rate:          0.00%
==28471== LLi miss rate:          0.00%
==28471== 
==28471== D   refs:        736,629,523  (498,919,216 rd   + 237,710,307 wr)
==28471== D1  misses:        1,647,931  (    476,716 rd   +   1,171,215 wr)
==28471== LLd misses:        1,609,276  (    445,584 rd   +   1,163,692 wr)
==28471== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28471== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28471== 
==28471== LL refs:           1,649,162  (    477,947 rd   +   1,171,215 wr)
==28471== LL misses:         1,610,503  (    446,811 rd   +   1,163,692 wr)
==28471== LL miss rate:            0.1% (        0.0%     +         0.5%  )
