{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529480998320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529480998320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:19:57 2018 " "Processing started: Wed Jun 20 13:19:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529480998320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529480998320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA2 -c LVDS_echo_FPGA2 --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA2 -c LVDS_echo_FPGA2 --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529480998320 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529480998384 ""}
{ "Info" "0" "" "Project  = LVDS_echo_FPGA2" {  } {  } 0 0 "Project  = LVDS_echo_FPGA2" 0 0 "Fitter" 0 0 1529480998385 ""}
{ "Info" "0" "" "Revision = LVDS_echo_FPGA2" {  } {  } 0 0 "Revision = LVDS_echo_FPGA2" 0 0 "Fitter" 0 0 1529480998385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1529480998586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1529480998587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LVDS_echo_FPGA2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"LVDS_echo_FPGA2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529480998617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529480998690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529480998690 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in_fpga2\[0\] " "Input \"rx_in_fpga2\[0\]\" that is fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 22 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 359 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/bhavin/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 101 0 0 } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 75 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529480998752 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in_fpga2\[1\] " "Input \"rx_in_fpga2\[1\]\" that is fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 22 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 359 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/bhavin/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 101 0 0 } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 75 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529480998752 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in_fpga2\[0\] " "Input \"rx_in_fpga2\[0\]\" that is fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 22 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 359 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/bhavin/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 101 0 0 } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 75 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529480998752 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in_fpga2\[1\] " "Input \"rx_in_fpga2\[1\]\" that is fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 22 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 359 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/bhavin/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 101 0 0 } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 75 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529480998752 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 359 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/bhavin/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files_2/rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/rx.v" 98 0 0 } } { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 101 0 0 } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 75 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1529480998752 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 359 -1 0 } } { "" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529480998757 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 350 -1 0 } } { "" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529480998757 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 359 -1 0 } } { "" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529480998757 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529480998758 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/tx_lvds_tx.v" 484 -1 0 } } { "" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529480998758 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529480998758 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529480998963 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529480999074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529480999074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529480999074 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529480999074 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 9498 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529480999092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 9500 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529480999092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 9502 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529480999092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 9504 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529480999092 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529480999092 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529480999096 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out_fpga2\[0\] tx_out_fpga2\[0\](n) " "Pin \"tx_out_fpga2\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out_fpga2\[0\](n)\"" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { tx_out_fpga2[0] } } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out_fpga2\[0\]" } { 0 "tx_out_fpga2\[0\](n)" } } } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1265 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1286 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { tx_out_fpga2[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529480999477 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out_fpga2\[1\] tx_out_fpga2\[1\](n) " "Pin \"tx_out_fpga2\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out_fpga2\[1\](n)\"" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { tx_out_fpga2[1] } } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out_fpga2\[1\]" } { 0 "tx_out_fpga2\[1\](n)" } } } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1266 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1287 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { tx_out_fpga2[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529480999477 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in_fpga2\[0\] rx_in_fpga2\[0\](n) " "Pin \"rx_in_fpga2\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in_fpga2\[0\](n)\"" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { rx_in_fpga2[0] } } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in_fpga2\[0\]" } { 0 "rx_in_fpga2\[0\](n)" } } } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1267 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1284 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { rx_in_fpga2[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529480999477 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in_fpga2\[1\] rx_in_fpga2\[1\](n) " "Pin \"rx_in_fpga2\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in_fpga2\[1\](n)\"" {  } { { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { rx_in_fpga2[1] } } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in_fpga2\[1\]" } { 0 "rx_in_fpga2\[1\](n)" } } } } { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1268 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1285 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { rx_in_fpga2[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529480999477 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1529480999477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529481000270 ""}  } { { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 9470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529481000270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529481000270 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 534 -1 0 } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529481000270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529481000270 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/rx_lvds_rx.v" 534 -1 0 } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529481000270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4) " "Automatically promoted node LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529481000270 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529481000270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529481000270 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bhavin/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529481000270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_inclock_fpga2~input (placed in PIN B8 (CLK11, DIFFCLK_4p)) " "Automatically promoted node rx_inclock_fpga2~input (placed in PIN B8 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529481000270 ""}  } { { "src_files_2/FPGA2_rst_TopInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/FPGA2_rst_TopInterface.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 9469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529481000270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|fromCore_flits2send\[0\]~30  " "Automatically promoted node mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|fromCore_flits2send\[0\]~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|align_done " "Destination node LVDS_fpga:fpga2\|align_done" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1540 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[0\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[0\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[1\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[1\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[2\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[2\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[3\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[3\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[4\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[4\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[5\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[5\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[6\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[6\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|deq_rx\[7\] " "Destination node LVDS_fpga:fpga2\|deq_rx\[7\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|count\[0\] " "Destination node LVDS_fpga:fpga2\|count\[0\]" {  } { { "src_files_2/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/LVDS_fpga.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 1474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529481000270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1529481000270 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529481000270 ""}  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/src_files_2/mkNodeTask_echo2.v" 1661 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bhavin/MTP_work/LVDS/LVDS_echo_FPGA2/" { { 0 { 0 ""} 0 5744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529481000270 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529481000661 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1529481003568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 8 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529481003592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:20:03 2018 " "Processing ended: Wed Jun 20 13:20:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529481003592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529481003592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529481003592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529481003592 ""}
