#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 10 14:10:09 2024
# Process ID: 214772
# Current directory: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent207480 C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\repo\HUB75_testing\HUB75_testing.xpr
# Log file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/vivado.log
# Journal file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing\vivado.jou
# Running On: Connors_laptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 34042 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.914 ; gain = 318.199
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.254 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.254 ; gain = 37.125
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1173.254 ; gain = 56.023
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'startup_counter' is driven by invalid combination of procedural drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:86]
WARNING: [VRFC 10-2921] 'startup_counter' driven by this always_ff block should not be driven by any other process [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.234 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/lab5_v2/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1203.855 ; gain = 21.621
update_compile_order -fileset sources_1
current_project HUB75_testing
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'n_reset' is driven by invalid combination of procedural drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:43]
WARNING: [VRFC 10-2921] 'n_reset' driven by this always_comb block should not be driven by any other process [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:104]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.625 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.625 ; gain = 12.137
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1229.625 ; gain = 12.137
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1245.465 ; gain = 13.109
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1245.465 ; gain = 13.793
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.668 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.668 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.668 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.668 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.668 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.668 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
current_project lab5
current_project HUB75_testing
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv w ]
add_files C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_signal is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:153]
ERROR: [VRFC 10-8530] module 'controller_stllfrm_test_sim' is ignored due to previous errors [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <posedge_det> not found while processing module instance <start_detector> [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <posedge_det> not found while processing module instance <start_detector> [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <posedge_det> not found while processing module instance <start_detector> [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'signal_out' on this module [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:99]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.820 ; gain = 13.586
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1272.820 ; gain = 13.586
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.957 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.516 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.516 ; gain = 0.113
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.871 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1274.297 ; gain = 0.426
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.297 ; gain = 0.426
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.121 ; gain = 5.562
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.121 ; gain = 5.562
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.121 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.758 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.758 ; gain = 2.637
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.246 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.117 ; gain = 0.871
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.117 ; gain = 0.871
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.094 ; gain = 8.219
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.094 ; gain = 8.219
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1335.992 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'temp' is driven by invalid combination of procedural drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:53]
WARNING: [VRFC 10-2921] 'temp' driven by this always_comb block should not be driven by any other process [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv:120]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

set_property top tb1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1335.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb1/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module tb1.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
$finish called at time : 1 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_testbench.sv" Line 224
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.992 ; gain = 0.000
run all
1652,1652,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1652,1652
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,884
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
508,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1652,1652
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,884
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
0,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
0,760,632
760,0,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
508,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
376,0,760
1528,1528,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1272,124,124
124,376,508
252,376,508
252,376,508
252,376,508
252,376,508
252,376,508
252,376,376
884,884,1272
884,1020,1144
884,1020,1144
884,1020,1144
884,1020,1144
884,1020,1144
760,1020,1272
760,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,1272
632,1020,1144
632,1020,1144
632,1020,1144
632,1020,1144
760,884,1272
884,760,760
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,760
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
884,632,884
1144,632,760
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,760,884
1272,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1272,1272
760,1144,1652
760,1020,1528
760,1020,1528
760,1020,1528
760,1020,1528
760,1020,1528
884,1144,1652
760,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
252,884,884
252,884,884
252,884,884
252,884,884
252,884,884
252,884,884
252,884,884
252,884,376
252,884,376
252,884,376
252,884,376
252,884,376
252,884,376
884,252,884
1020,252,884
1020,252,884
1020,252,884
1020,252,884
1020,252,884
1020,252,884
884,252,252
884,252,252
884,252,252
884,252,252
884,252,252
884,252,252
884,252,252
376,252,884
376,252,884
376,252,884
376,252,884
376,252,884
376,252,884
252,124,884
1020,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
0,1904,1652
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1780,1904
0,632,1272
0,376,1144
0,376,1144
0,376,1144
0,376,1144
0,376,1144
124,508,1144
760,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
884,884,1020
760,124,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
0,1904,1652
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1780,1904
0,632,1272
0,376,1144
0,376,1144
0,376,1144
0,376,1144
0,376,1144
124,632,1272
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
884,760,1020
760,124,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
884,1904,1396
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1780,1144
252,508,1396
252,376,1272
252,376,1272
252,376,1272
252,376,1272
252,376,1272
376,508,1272
252,252,252
376,376,376
508,376,508
508,508,508
508,508,508
508,508,508
632,632,632
632,632,632
632,632,632
760,632,632
760,760,760
760,760,760
760,760,760
760,760,760
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1144
1020,1144,1144
1020,1144,1144
1144,1144,1144
1144,1144,1144
1144,1144,1144
1144,1144,1144
1020,884,1144
1528,124,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
884,1904,1904
884,1904,1652
884,1904,1652
884,1904,1652
884,1904,1652
884,1904,1652
884,1904,1652
760,1780,1652
760,252,1528
632,124,1528
632,124,1528
632,124,1528
632,124,1528
632,124,1528
632,124,1528
1144,1144,1144
1272,1272,1272
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,0,124
124,124,124
252,252,252
376,376,376
376,376,376
508,508,508
632,632,632
632,632,632
760,760,760
760,760,760
884,884,884
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1144,1144,1144
1144,1272,1272
1272,1272,1272
1272,1272,1272
1272,1272,1272
1272,1272,1272
1272,1272,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1272,1272
1144,124,1272
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1780,1780,884
1020,124,1528
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,632,632
884,884,884
1020,1020,1020
1272,1144,1144
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
508,508,508
508,508,508
632,632,632
760,760,760
760,760,884
884,884,884
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1144,1144,1272
1272,1272,1272
1272,1272,1272
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1528
1396,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1396,1396
1904,124,376
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1780,1780,884
1020,124,1528
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,632,760
884,884,884
1144,1020,1020
1272,1144,1272
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
508,508,508
508,508,632
632,632,632
760,760,760
760,760,884
884,884,884
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1144,1144,1272
1272,1272,1272
1272,1272,1272
1272,1272,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1396,1396
1904,124,376
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1780,1780,884
1020,124,1528
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,760,760
1020,884,884
1020,1020,1020
1272,1144,1144
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
508,508,508
508,508,508
632,632,632
760,760,760
884,884,884
884,884,1020
1020,1020,1020
1020,1020,1144
1144,1144,1144
1144,1144,1144
1272,1272,1272
1272,1272,1272
1272,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1652
1528,1528,1652
1528,1652,1652
1528,1652,1652
1652,1396,1396
1904,124,508
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1780,1780,884
1020,124,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,760,760
1020,884,884
1020,1020,1020
1272,1144,1144
1396,1272,1272
1528,1396,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
376,376,508
508,508,508
632,632,632
760,760,760
884,884,884
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1272,1272,1272
1272,1272,1272
1272,1272,1396
1396,1396,1396
1396,1396,1396
1396,1396,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1652
1528,1652,1652
1528,1652,1652
1652,1652,1652
1652,1652,1652
1652,1652,1652
1652,1652,1652
1652,1396,1396
1904,124,508
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1144,1144,508
1144,1144,760
1144,1144,760
1144,1144,760
1144,1144,760
1144,1144,760
1144,1144,760
884,884,884
760,124,1144
632,0,1144
632,0,1144
632,0,1144
632,0,1144
632,0,1144
632,0,1144
508,376,508
632,508,508
760,760,760
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,124,252
376,252,252
376,376,376
508,508,508
632,632,632
632,632,632
760,760,760
884,884,884
884,884,884
884,884,884
124,124,124
124,124,124
124,124,124
252,252,252
252,252,252
376,376,376
376,376,376
376,376,376
376,376,508
508,508,508
508,508,508
508,508,508
508,508,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,508,508
1144,252,508
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,1144,632
1396,1396,632
1396,1396,632
1396,1396,632
1396,1396,632
1396,1396,632
1396,1396,632
1272,1272,632
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,124
124,124,124
376,376,376
1144,1144,1144
1272,1272,1272
1396,1272,1272
1396,1396,1396
1396,1396,1396
1396,1396,1396
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
1652,1652,1652
1528,1528,1528
760,760,760
632,632,632
632,632,632
632,632,632
632,632,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,884
884,760,760
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
376,376,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
376,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
$finish called at time : 454656 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_testbench.sv" Line 224
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.992 ; gain = 0.000
set_property top controller_stllfrm_test_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 0 fs : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_stllfrm_test_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_stllfrm_test_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,1652,632
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,632,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,1652
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,376
632,632,1652
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
0,1780,1780
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,508
508,508,632
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,1528
632,1652,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,760,252
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,252
124,760,1272
124,760,1272
124,760,1272
124,760,1272
124,632,252
632,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
632,1144,124
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,1144,632
252,1272,508
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
0,1528,508
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,760,760
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,376
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,632,1528
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,632,1528
632,1528,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
508,1528,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,632
252,0,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,884
0,124,252
0,0,252
0,0,252
0,0,252
0,0,252
0,0,252
0,1144,1272
632,632,632
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,1780,760
760,760,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,1652,1780
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,760,1780
632,1780,1780
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
632,632,760
124,1020,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,1272
632,632,1652
760,760,760
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
632,1780,632
632,1780,632
632,1780,632
632,1780,632
632,1780,1652
632,1780,1652
632,760,1652
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
760,760,1652
760,1780,1652
760,1780,1652
760,1780,1652
760,760,1652
760,760,1652
632,632,760
124,0,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1652,1528
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,884,760
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,252
508,1528,1528
508,508,1528
632,508,1652
632,1652,632
632,1652,632
632,1652,1652
632,1652,1652
632,1652,1652
632,632,1652
632,632,1652
632,1652,1652
632,1652,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
632,1652,632
632,632,632
632,1652,1652
632,632,632
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
376,1020,1780
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
632,1652,1144
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
124,0,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
252,252,252
252,252,1272
252,252,252
376,376,376
376,376,376
376,1396,376
376,1396,1396
508,508,508
508,508,1528
508,508,1528
508,508,1528
508,1528,508
508,508,508
632,632,1652
632,632,632
632,1652,1652
632,1652,1652
632,1652,632
632,1652,1652
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,1780,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,760
760,1780,1780
760,760,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,760,1780
760,1780,760
760,1780,760
760,760,760
760,1020,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
252,1020,1396
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,1396
124,124,1144
124,124,124
124,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,632,632
632,632,632
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,1780
760,760,1780
760,760,1904
760,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
$finish called at time : 454588 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_stllfrm_test_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,1652,632
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,632,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,1652
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,376
632,632,1652
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
0,1780,1780
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,508
508,508,632
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,1528
632,1652,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,760,252
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,252
124,760,1272
124,760,1272
124,760,1272
124,760,1272
124,632,252
632,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
632,1144,124
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,1144,632
252,1272,508
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
0,1528,508
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,760,760
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,376
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,632,1528
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,632,1528
632,1528,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
508,1528,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,632
252,0,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,884
0,124,252
0,0,252
0,0,252
0,0,252
0,0,252
0,0,252
0,1144,1272
632,632,632
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,1780,760
760,760,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,1652,1780
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,760,1780
632,1780,1780
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
632,632,760
124,1020,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,1272
632,632,1652
760,760,760
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
632,1780,632
632,1780,632
632,1780,632
632,1780,632
632,1780,1652
632,1780,1652
632,760,1652
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
760,760,1652
760,1780,1652
760,1780,1652
760,1780,1652
760,760,1652
760,760,1652
632,632,760
124,0,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1652,1528
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,884,760
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,252
508,1528,1528
508,508,1528
632,508,1652
632,1652,632
632,1652,632
632,1652,1652
632,1652,1652
632,1652,1652
632,632,1652
632,632,1652
632,1652,1652
632,1652,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
632,1652,632
632,632,632
632,1652,1652
632,632,632
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
376,1020,1780
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
632,1652,1144
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
124,0,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
252,252,252
252,252,1272
252,252,252
376,376,376
376,376,376
376,1396,376
376,1396,1396
508,508,508
508,508,1528
508,508,1528
508,508,1528
508,1528,508
508,508,508
632,632,1652
632,632,632
632,1652,1652
632,1652,1652
632,1652,632
632,1652,1652
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,1780,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,760
760,1780,1780
760,760,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,760,1780
760,1780,760
760,1780,760
760,760,760
760,1020,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
252,1020,1396
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,1396
124,124,1144
124,124,124
124,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,632,632
632,632,632
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,1780
760,760,1780
760,760,1904
760,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
$finish called at time : 454588 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_stllfrm_test_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,1652,632
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,632,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,1652
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,376
632,632,1652
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
0,1780,1780
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,508
508,508,632
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,1528
632,1652,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,760,252
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,252
124,760,1272
124,760,1272
124,760,1272
124,760,1272
124,632,252
632,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
632,1144,124
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,1144,632
252,1272,508
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
0,1528,508
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,760,760
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,376
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,632,1528
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,632,1528
632,1528,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
508,1528,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,632
252,0,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,884
0,124,252
0,0,252
0,0,252
0,0,252
0,0,252
0,0,252
0,1144,1272
632,632,632
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,1780,760
760,760,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,1652,1780
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,760,1780
632,1780,1780
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
632,632,760
124,1020,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,1272
632,632,1652
760,760,760
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
632,1780,632
632,1780,632
632,1780,632
632,1780,632
632,1780,1652
632,1780,1652
632,760,1652
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
760,760,1652
760,1780,1652
760,1780,1652
760,1780,1652
760,760,1652
760,760,1652
632,632,760
124,0,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1652,1528
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,884,760
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,252
508,1528,1528
508,508,1528
632,508,1652
632,1652,632
632,1652,632
632,1652,1652
632,1652,1652
632,1652,1652
632,632,1652
632,632,1652
632,1652,1652
632,1652,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
632,1652,632
632,632,632
632,1652,1652
632,632,632
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
376,1020,1780
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
632,1652,1144
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
124,0,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
252,252,252
252,252,1272
252,252,252
376,376,376
376,376,376
376,1396,376
376,1396,1396
508,508,508
508,508,1528
508,508,1528
508,508,1528
508,1528,508
508,508,508
632,632,1652
632,632,632
632,1652,1652
632,1652,1652
632,1652,632
632,1652,1652
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,1780,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,760
760,1780,1780
760,760,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,760,1780
760,1780,760
760,1780,760
760,760,760
760,1020,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
252,1020,1396
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,1396
124,124,1144
124,124,124
124,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,632,632
632,632,632
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,1780
760,760,1780
760,760,1904
760,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
$finish called at time : 454588 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" Line 242
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.590 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1340.590 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_stllfrm_test_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1340.590 ; gain = 0.000
set_property top tb1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_behav -key {Behavioral:sim_1:Functional:tb1} -tclbatch {tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb1/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module tb1.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
$finish called at time : 1 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_testbench.sv" Line 221
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.285 ; gain = 0.000
run all
1652,1652,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,760
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
632,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1652,1652
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,884
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
124,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
124,760,632
760,124,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
508,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
508,0,760
1528,1528,1652
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1528,1528
1652,1652,1652
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,884
884,1020,760
884,1020,632
884,1020,632
884,1020,632
884,1020,632
884,1020,632
760,1020,760
0,1020,760
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,884
0,1020,760
0,1020,632
0,1020,508
0,1020,508
0,1020,508
0,1020,508
0,760,632
760,0,760
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,884
1020,0,760
1020,0,252
1020,0,124
1020,0,124
1020,0,124
1020,0,124
1020,0,124
760,0,252
508,0,760
376,0,884
376,0,884
376,0,884
376,0,884
376,0,884
376,0,760
1528,1528,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1528,1652,1528
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1144,124,124
1272,124,124
124,376,508
252,376,508
252,376,508
252,376,508
252,376,508
252,376,508
252,376,376
884,884,1272
884,1020,1144
884,1020,1144
884,1020,1144
884,1020,1144
884,1020,1144
760,1020,1272
760,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,884
632,1020,1272
632,1020,1144
632,1020,1144
632,1020,1144
632,1020,1144
760,884,1272
884,760,760
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,760
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
884,632,884
1144,632,760
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,632,884
1020,760,884
1272,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
1396,1144,124
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,1272,1272
760,1144,1652
760,1020,1528
760,1020,1528
760,1020,1528
760,1020,1528
760,1020,1528
884,1144,1652
760,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
252,884,884
252,884,884
252,884,884
252,884,884
252,884,884
252,884,884
252,884,884
252,884,376
252,884,376
252,884,376
252,884,376
252,884,376
252,884,376
884,252,884
1020,252,884
1020,252,884
1020,252,884
1020,252,884
1020,252,884
1020,252,884
884,252,252
884,252,252
884,252,252
884,252,252
884,252,252
884,252,252
884,252,252
376,252,884
376,252,884
376,252,884
376,252,884
376,252,884
376,252,884
252,124,884
1020,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
884,376,1272
0,1904,1652
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1780,1904
0,632,1272
0,376,1144
0,376,1144
0,376,1144
0,376,1144
0,376,1144
124,508,1144
760,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
884,884,1020
760,124,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
632,0,1904
0,1904,1652
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1780,1904
0,632,1272
0,376,1144
0,376,1144
0,376,1144
0,376,1144
0,376,1144
124,632,1272
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,884,1020
1020,884,1020
1020,884,1020
1020,884,1020
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,884
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
884,1020,1020
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
1020,1020,884
884,760,1020
760,124,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
508,0,1904
884,1904,1396
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1780,1144
252,508,1396
252,376,1272
252,376,1272
252,376,1272
252,376,1272
252,376,1272
376,508,1272
252,252,252
376,376,376
508,376,508
508,508,508
508,508,508
508,508,508
632,632,632
632,632,632
632,632,632
760,632,632
760,760,760
760,760,760
760,760,760
760,760,760
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1020
1020,1020,1144
1020,1144,1144
1020,1144,1144
1144,1144,1144
1144,1144,1144
1144,1144,1144
1144,1144,1144
1020,884,1144
1528,124,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
1528,0,1020
884,1904,1904
884,1904,1652
884,1904,1652
884,1904,1652
884,1904,1652
884,1904,1652
884,1904,1652
760,1780,1652
760,252,1528
632,124,1528
632,124,1528
632,124,1528
632,124,1528
632,124,1528
632,124,1528
1144,1144,1144
1272,1272,1272
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,0,124
124,124,124
252,252,252
376,376,376
376,376,376
508,508,508
632,632,632
632,632,632
760,760,760
760,760,760
884,884,884
884,884,884
1020,1020,1020
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1144,1144,1144
1144,1272,1272
1272,1272,1272
1272,1272,1272
1272,1272,1272
1272,1272,1272
1272,1272,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1272,1272
1144,124,1272
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1144,0,1144
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1904,1904,760
1780,1780,884
1020,124,1528
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,632,632
884,884,884
1020,1020,1020
1272,1144,1144
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
508,508,508
508,508,508
632,632,632
760,760,760
760,760,884
884,884,884
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1144,1144,1272
1272,1272,1272
1272,1272,1272
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1528
1396,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1396,1396
1904,124,376
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1780,1780,884
1020,124,1528
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,632,760
884,884,884
1144,1020,1020
1272,1144,1272
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
508,508,508
508,508,632
632,632,632
760,760,760
760,760,884
884,884,884
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1144,1144,1272
1272,1272,1272
1272,1272,1272
1272,1272,1396
1396,1396,1396
1396,1396,1396
1396,1396,1396
1396,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1396,1396
1904,124,376
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1780,1780,884
1020,124,1528
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,760,760
1020,884,884
1020,1020,1020
1272,1144,1144
1396,1396,1396
1528,1528,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
508,508,508
508,508,508
632,632,632
760,760,760
884,884,884
884,884,1020
1020,1020,1020
1020,1020,1144
1144,1144,1144
1144,1144,1144
1272,1272,1272
1272,1272,1272
1272,1396,1396
1396,1396,1396
1396,1396,1396
1396,1396,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1652
1528,1528,1652
1528,1652,1652
1528,1652,1652
1652,1396,1396
1904,124,508
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1904,1904,884
1780,1780,884
1020,124,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1652
760,0,1528
632,508,632
760,760,760
1020,884,884
1020,1020,1020
1272,1144,1144
1396,1272,1272
1528,1396,1528
1652,1652,1652
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,252,252
376,376,376
376,376,508
508,508,508
632,632,632
760,760,760
884,884,884
1020,1020,1020
1020,1020,1020
1144,1144,1144
1144,1144,1144
1272,1272,1272
1272,1272,1272
1272,1272,1396
1396,1396,1396
1396,1396,1396
1396,1396,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1652
1528,1652,1652
1528,1652,1652
1652,1652,1652
1652,1652,1652
1652,1652,1652
1652,1652,1652
1652,1396,1396
1904,124,508
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1904,0,252
1144,1144,508
1144,1144,760
1144,1144,760
1144,1144,760
1144,1144,760
1144,1144,760
1144,1144,760
884,884,884
760,124,1144
632,0,1144
632,0,1144
632,0,1144
632,0,1144
632,0,1144
632,0,1144
508,376,508
632,508,508
760,760,760
1780,1780,1780
1904,1904,1904
0,0,0
124,124,124
252,124,252
376,252,252
376,376,376
508,508,508
632,632,632
632,632,632
760,760,760
884,884,884
884,884,884
884,884,884
124,124,124
124,124,124
124,124,124
252,252,252
252,252,252
376,376,376
376,376,376
376,376,376
376,376,508
508,508,508
508,508,508
508,508,508
508,508,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,508,508
1144,252,508
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,124,376
1144,1144,632
1396,1396,632
1396,1396,632
1396,1396,632
1396,1396,632
1396,1396,632
1396,1396,632
1272,1272,632
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,124
124,124,124
376,376,376
1144,1144,1144
1272,1272,1272
1396,1272,1272
1396,1396,1396
1396,1396,1396
1396,1396,1396
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1528,1528,1528
1652,1652,1652
1652,1652,1652
1528,1528,1528
760,760,760
632,632,632
632,632,632
632,632,632
632,632,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,884
884,760,760
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
1396,376,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
376,376,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
376,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
1780,1780,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1780,1780,1780
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
$finish called at time : 454656 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_testbench.sv" Line 221
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.285 ; gain = 0.000
set_property top controller_stllfrm_test_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'controller_stllfrm_test_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_stllfrm_test_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_stllfrm_test_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_stllfrm_test_sim_behav xil_defaultlib.controller_stllfrm_test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.posedge_det
Compiling module xil_defaultlib.controller_stllfrm_test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_stllfrm_test_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_stllfrm_test_sim_behav -key {Behavioral:sim_1:Functional:controller_stllfrm_test_sim} -tclbatch {controller_stllfrm_test_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source controller_stllfrm_test_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/controller_stllfrm_test_sim/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module controller_stllfrm_test_sim.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,1652,632
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,632,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,1652
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,376
632,632,1652
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
0,1780,1780
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,508
508,508,632
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,1528
632,1652,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,760,252
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,252
124,760,1272
124,760,1272
124,760,1272
124,760,1272
124,632,252
632,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
632,1144,124
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,1144,632
252,1272,508
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
0,1528,508
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,760,760
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,376
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,632,1528
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,632,1528
632,1528,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
508,1528,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,632
252,0,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,884
0,124,252
0,0,252
0,0,252
0,0,252
0,0,252
0,0,252
0,1144,1272
632,632,632
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,1780,760
760,760,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,1652,1780
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,760,1780
632,1780,1780
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
632,632,760
124,1020,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,1272
632,632,1652
760,760,760
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
632,1780,632
632,1780,632
632,1780,632
632,1780,632
632,1780,1652
632,1780,1652
632,760,1652
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
760,760,1652
760,1780,1652
760,1780,1652
760,1780,1652
760,760,1652
760,760,1652
632,632,760
124,0,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1652,1528
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,884,760
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,252
508,1528,1528
508,508,1528
632,508,1652
632,1652,632
632,1652,632
632,1652,1652
632,1652,1652
632,1652,1652
632,632,1652
632,632,1652
632,1652,1652
632,1652,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
632,1652,632
632,632,632
632,1652,1652
632,632,632
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
376,1020,1780
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
632,1652,1144
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
124,0,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
252,252,252
252,252,1272
252,252,252
376,376,376
376,376,376
376,1396,376
376,1396,1396
508,508,508
508,508,1528
508,508,1528
508,508,1528
508,1528,508
508,508,508
632,632,1652
632,632,632
632,1652,1652
632,1652,1652
632,1652,632
632,1652,1652
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,1780,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,760
760,1780,1780
760,760,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,760,1780
760,1780,760
760,1780,760
760,760,760
760,1020,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
252,1020,1396
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,1396
124,124,1144
124,124,124
124,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,632,632
632,632,632
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,1780
760,760,1780
760,760,1904
760,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
$finish called at time : 454588 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_stllfrm_test_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1343.285 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv w ]
add_files -fileset sim_1 C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv
update_compile_order -fileset sim_1
set_property top tb1_modified [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_modified' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:65]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:94]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_modified_behav -key {Behavioral:sim_1:Functional:tb1_modified} -tclbatch {tb1_modified.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb1_modified.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
$finish called at time : 1 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 208
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_modified_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1363.520 ; gain = 0.000
run all
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
$finish called at time : 192512 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 208
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.520 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
ERROR: [VRFC 10-2989] 'reset_mem_initializaiton' is not declared [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:102]
ERROR: [VRFC 10-2989] 'reset_mem_initializaiton' is not declared [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:115]
ERROR: [VRFC 10-8530] module 'tb1_modified' is ignored due to previous errors [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:65]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:94]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
$finish called at time : 1 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 208
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.816 ; gain = 0.000
run all
124,1652,632
0,1528,508
0,1528,508
0,1528,508
124,1652,508
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
632,884,124
632,884,124
632,376,124
632,376,124
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,0,124
252,0,124
252,0,124
252,0,124
252,124,124
252,124,124
252,124,124
252,124,124
252,124,124
252,124,124
376,124,124
376,124,124
376,0,124
376,0,124
124,0,124
124,0,124
124,0,124
124,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
124,632,884
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
252,1020,1652
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,0,124
884,760,376
884,760,376
884,760,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
376,884,376
376,884,376
376,884,376
376,884,376
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
124,1904,884
124,1904,884
124,632,884
124,632,884
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
376,884,376
376,884,376
376,884,376
376,884,376
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
124,1904,884
124,1904,884
124,632,884
632,1272,124
632,1272,1144
632,1272,1144
632,1272,1144
632,1272,1144
632,1272,1144
632,1272,1144
632,252,1144
632,252,1144
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
632,1272,124
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
760,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,884
884,760,884
884,760,884
884,760,884
760,760,884
760,760,884
760,760,884
760,760,884
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
632,1272,124
632,1272,1144
632,1272,1144
632,1272,1144
632,1272,1144
632,1272,1144
632,1272,1144
632,252,1144
632,252,1144
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
632,1272,124
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
760,760,1528
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,760
884,760,884
884,760,884
884,760,884
884,760,884
760,760,884
760,760,884
760,760,884
760,760,884
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,376,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
0,0,124
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1020
0,0,1020
0,0,1020
0,0,1020
508,0,1020
508,0,1020
508,508,1020
508,508,1020
760,508,1528
760,508,1528
760,760,1528
760,760,1528
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
124,884,124
632,884,124
632,884,124
632,376,124
632,376,124
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,124
632,376,124
632,376,124
124,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1020
0,0,1020
0,0,1020
0,0,1020
508,0,1020
508,0,1020
508,508,1020
508,508,1020
760,508,1528
760,508,1528
760,760,1528
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
632,884,124
632,884,124
632,376,124
632,376,124
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
632,376,632
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,0,124
252,0,124
252,0,124
252,0,124
252,124,124
252,124,124
252,124,124
252,124,124
252,124,124
252,124,124
376,124,124
376,124,124
376,0,124
376,0,124
124,0,124
124,0,124
124,0,124
124,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
124,884,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,0,124
252,0,124
252,0,124
252,0,124
252,124,124
252,124,124
252,124,124
252,124,124
252,124,124
252,124,124
376,124,124
376,124,124
376,0,124
376,0,124
124,0,124
124,0,124
124,0,124
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
124,1904,884
124,1904,884
124,632,884
124,632,884
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
252,1020,124
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
376,884,376
376,884,376
376,884,376
376,884,376
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,884,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
376,1904,884
124,1904,884
124,1904,884
124,632,884
124,632,884
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,632,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
124,1652,632
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
0,0,0
376,0,0
376,376,0
376,376,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
632,1272,124
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,124
252,1020,124
252,1020,124
884,760,884
760,760,884
760,760,884
760,760,884
760,760,884
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
376,884,376
376,884,376
376,884,376
376,884,376
376,884,884
376,884,884
376,884,884
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
632,252,124
632,252,124
632,252,1144
632,252,1144
632,252,1144
632,252,1144
632,252,1144
632,252,1144
632,1272,1144
632,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,760
884,1780,884
884,1780,884
884,1780,884
884,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1528,376
760,1528,376
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,508,124
760,508,124
760,508,124
760,508,124
760,508,124
760,508,124
760,508,124
760,508,124
760,508,124
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,632,1652
632,632,1652
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
376,760,632
376,760,1652
376,760,1652
376,760,1652
376,760,1652
124,760,1528
124,760,1528
124,508,1528
124,508,1528
124,508,1780
124,508,1780
124,0,1780
124,0,1780
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,1020,1272
124,1020,1272
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
0,1020,252
0,1020,252
0,1020,252
0,1020,252
0,1020,376
0,1020,376
0,1020,376
632,632,508
508,632,508
508,632,508
508,632,508
508,632,508
508,632,508
508,632,508
508,632,508
508,632,508
508,632,508
508,632,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,1528,508
508,1528,508
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
760,1780,1272
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,760,252
760,760,252
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,760,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,760,252
760,760,252
252,760,1272
252,760,1272
252,252,1272
252,252,1272
252,252,1272
252,252,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,0,1272
252,0,1272
252,0,252
252,0,252
252,0,252
252,0,252
252,0,252
252,0,252
252,0,252
632,1652,1652
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
632,1652,632
884,1652,632
884,1652,632
884,1904,632
884,1904,632
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
760,1904,884
760,1904,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,1904
884,1780,1904
884,1780,1904
884,1780,1904
884,1780,1904
884,1780,1904
884,1780,1904
884,376,1396
884,376,376
884,376,376
884,376,376
884,376,376
884,376,252
884,376,252
884,376,252
884,376,252
760,376,252
760,376,252
760,760,252
760,760,252
760,760,252
760,760,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,760,252
760,760,252
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,1780,1272
760,1780,1272
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
$finish called at time : 192512 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 208
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.645 ; gain = 1.828
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'get_filesets' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
$finish called at time : 1 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 209
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.645 ; gain = 0.000
run all
$finish called at time : 192512 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 209
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.645 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
$finish called at time : 1 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 209
run all
$finish called at time : 192512 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 209
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.645 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.645 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,2412,1776
0,2288,1652
632,3308,632
0,3308,632
124,3432,632
124,3432,248
124,3432,248
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
632,1644,756
632,1644,756
632,1136,756
632,1136,756
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1776
376,1144,248
628,1396,500
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
376,2040,756
376,2040,756
376,2040,756
376,1020,756
376,1020,756
376,1020,756
376,1020,756
628,1144,756
628,1144,756
628,500,756
628,500,756
628,500,500
628,500,500
752,500,500
752,500,500
752,376,500
752,376,500
500,376,500
500,376,500
500,376,500
500,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
124,1392,1516
124,1392,1264
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
124,3432,756
124,3432,756
124,3432,248
124,3432,248
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
376,2040,2284
376,2040,1264
1012,1020,632
884,1020,632
884,1020,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
376,2040,632
376,2040,632
376,1020,124
376,1020,124
376,1020,756
376,1020,756
376,1020,756
376,1020,756
252,1020,756
252,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
376,2040,756
376,2040,756
376,2040,756
376,1020,756
1516,2540,500
1516,2540,500
1516,2412,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2664,2536
1008,2664,2536
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
756,3684,1008
756,3684,1008
756,2412,1008
756,2412,1008
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
376,2040,2284
0,2040,2284
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,632
1012,1020,632
884,1020,632
884,1020,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
376,2040,632
376,2040,632
376,1020,124
376,1020,124
376,1020,756
376,1020,756
376,1020,756
376,1020,756
252,1020,756
252,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
1392,2288,500
1392,2540,500
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2664,2536
1008,2664,2536
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
756,3684,1008
756,3684,1008
756,2412,1008
1392,1272,124
1392,1272,1144
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,252,1776
1392,252,1776
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,2284
884,1272,2284
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1020,1652
884,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1392,2412,2412
1516,2412,2412
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,2156,1260
1260,2156,1260
1260,2156,2280
1260,2156,2280
1136,2156,2280
1136,2156,2280
1392,2156,2280
1392,2156,2280
1392,1392,1772
1392,1392,1772
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,2412,1008
1392,2412,1008
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1392,376,124
1392,376,124
1264,1396,1776
1392,1396,1776
1392,1396,1776
1392,376,1776
1392,376,1776
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,252,1776
1392,252,1776
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,2284
884,1272,2284
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1020,1652
1644,2664,3432
1392,2412,3432
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,2156,2156
1136,2156,2156
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,1136,2156
1136,1136,2156
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,2156,1260
1260,2156,1260
1260,2156,2280
1260,2156,2280
1136,2156,2280
1136,2156,2280
1392,2156,2280
1392,2156,2280
1392,1392,1772
1392,1392,1772
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,2412,1008
1392,2412,1008
1392,2412,2028
1140,376,1264
1392,376,1264
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,2156,1776
632,1136,756
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,756
632,2156,756
632,2156,756
632,2156,756
632,2156,756
632,2028,756
632,2028,756
632,2028,756
632,1008,756
632,1008,756
632,1008,756
1264,1008,756
1264,1008,756
1264,376,248
1264,376,1268
1264,376,1776
1264,376,1776
1264,376,1776
1264,376,1776
1392,1396,756
1392,1396,1776
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,252,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
124,376,248
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,1396,2540
632,632,1776
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1144
632,1780,1144
0,1780,1652
0,760,1652
508,760,1652
508,760,1652
508,1268,1652
508,1268,1652
760,1268,2160
760,1268,2672
760,1520,2672
760,1520,2672
760,1520,2924
760,1520,2924
760,2412,1904
1392,1780,3432
1520,760,2412
1520,760,2412
1520,1780,2412
1520,1780,2412
1520,1780,1392
1520,1780,1392
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1392,2800,1780
884,1780,2412
760,2800,2412
760,2800,2412
760,2800,2412
760,2800,2412
760,1780,2412
884,1780,2412
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
248,1260,248
1008,1260,500
1008,1260,500
1008,752,500
1008,752,500
1008,752,1008
1008,752,1008
1008,752,1008
1008,1772,2028
1264,1008,1264
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
632,2156,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1776
632,1136,1776
632,1136,1776
632,1136,1776
632,1136,1776
632,2028,756
1264,1396,2284
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1264,1396,632
756,376,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
756,1396,1264
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,500
1008,752,500
1008,752,500
248,376,248
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,1396,1520
632,632,756
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
0,1780,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,1268
0,760,1268
0,760,1268
0,760,2288
0,760,2288
0,1652,1268
632,1020,2796
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1144
760,0,1144
760,0,1144
760,0,1144
760,0,1144
760,0,1144
632,1020,1144
124,0,1776
0,1020,1776
0,1020,1776
0,1020,1652
0,1020,1652
0,1020,1652
124,1020,1652
884,376,1396
884,376,1396
884,884,1396
884,884,1396
1136,884,1904
1136,884,1904
1136,1136,1904
248,2028,248
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,1260,500
500,2280,1520
756,1516,756
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
124,2664,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,1268
124,1644,1268
124,1644,1268
632,1644,1268
632,1644,1268
632,2028,248
1264,1396,1776
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1264,1396,632
756,376,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
756,1396,1264
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
376,1396,248
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,2416,1520
884,1652,756
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,1652,1776
884,1780,248
884,1780,248
884,1780,248
884,1904,248
884,1904,248
884,1904,248
884,1904,248
252,1904,756
252,884,756
376,884,756
376,884,756
376,760,756
376,760,756
124,760,756
124,760,1268
124,760,1268
124,760,1268
0,760,1268
0,760,1268
0,1652,248
632,1020,1776
760,0,756
760,0,756
760,0,756
760,0,756
760,0,756
760,0,756
760,0,124
760,0,124
760,0,124
760,0,124
760,0,124
760,0,124
632,1020,124
124,0,756
0,1020,756
0,1020,756
0,1020,756
0,1020,756
0,1020,756
124,1020,756
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
248,2028,756
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,3048,2028
756,2284,1264
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,248
756,3432,248
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,1268
124,2412,1268
124,2412,1268
124,2412,1268
124,2412,1268
124,3304,248
756,2672,1776
884,1652,756
884,1652,756
884,884,756
884,884,756
884,884,756
884,884,756
884,884,124
884,884,124
884,884,124
884,884,124
884,884,124
884,884,124
756,1904,124
248,884,756
124,1904,756
124,1904,756
124,1904,756
124,1904,756
124,1904,756
248,1904,756
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
376,1396,248
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,2416,1520
884,1652,756
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
252,2800,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,2672,248
884,2040,1776
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,0,124
1012,0,124
884,1020,124
376,0,756
252,1144,756
252,1144,756
252,1144,756
252,1144,756
252,1144,756
376,1144,756
752,500,500
752,500,500
752,376,500
752,376,500
500,376,500
500,376,500
500,376,500
500,1260,1008
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,2280,1260
752,3300,2280
1008,2536,1516
1008,3556,2536
1008,3556,2536
1008,3556,2536
756,3556,2536
756,3556,2536
756,2284,2536
756,2412,1008
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
124,3432,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1776
124,2412,1776
124,2412,1776
124,2412,1776
124,2412,1776
124,3304,756
756,2672,2284
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,632
884,1652,632
884,1652,632
884,1652,632
884,1652,632
884,1652,632
756,2672,632
248,1652,1264
124,2672,1264
124,2672,1264
124,2672,756
124,2672,756
124,2672,756
248,2672,756
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
376,1396,1776
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,2416,3048
884,1652,2284
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2800,1776
884,2800,756
884,2800,756
884,2800,756
884,2800,756
884,2800,756
884,2800,756
252,2800,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,756
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,2672,248
884,2040,1776
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
884,2040,124
376,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
884,1136,500
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,2156,1772
1516,1392,1008
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2540,500
1516,2540,500
1516,2540,500
1516,2664,500
1516,2664,500
1516,2664,500
1516,2664,500
884,2664,1008
884,1644,1008
376,1644,1008
376,1644,1008
376,1644,1008
376,1644,1008
376,1644,1516
376,1644,2028
376,1644,2028
376,1644,2028
376,1644,2028
376,1644,2028
376,2536,1008
1008,1904,2536
1136,884,1516
1136,884,1516
1136,1904,1516
1136,1904,1516
1136,1904,1516
1136,1904,1516
1136,1904,884
1136,1904,884
884,1904,884
884,1904,884
884,632,884
884,632,884
756,1652,632
248,632,1264
124,1652,1264
124,1652,1264
124,1652,1264
124,1652,1264
124,2672,1264
248,2672,1264
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
756,1652,1904
508,1528,760
884,1528,760
884,1904,760
884,1904,760
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
760,1528,1652
760,1528,1652
760,1780,1652
760,1780,1652
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
884,1780,1904
884,1780,1904
884,1904,1904
884,1904,1904
632,1904,1904
632,1904,1904
632,1652,1904
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,1652,632
632,1652,632
124,1652,632
124,1652,632
124,1144,632
124,1144,632
124,1144,124
124,1144,124
124,1144,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,1144,124
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1144,1144
0,1144,1144
0,1020,1144
0,1020,1144
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
508,508,508
632,508,508
632,508,508
632,632,508
632,632,508
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,1144,124
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,0,0
508,0,0
508,508,0
508,508,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
632,508,508
632,508,508
632,632,508
632,632,508
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
252,252,252
376,252,252
376,252,252
376,376,252
376,376,252
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,376
124,376,376
124,124,376
124,124,376
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,0,0
508,0,0
508,508,0
508,508,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
376,252,252
376,252,252
376,376,252
376,376,252
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,376
124,376,376
124,124,376
124,124,376
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,1272,1272
252,252,1272
252,252,252
252,252,1272
252,1272,252
252,1272,252
252,1272,252
252,1272,1272
252,252,252
252,1272,1272
252,1272,1272
252,1272,252
252,252,1272
252,1272,252
252,252,1272
252,252,252
252,252,252
252,1272,252
252,252,1272
252,1272,1272
252,252,252
252,252,252
252,252,252
252,252,252
252,1272,1272
252,1272,1272
252,252,252
252,1272,1272
252,252,252
252,252,1272
252,252,1272
252,252,1272
252,1272,252
252,1272,252
252,252,1272
252,1272,252
252,1272,252
252,252,1272
252,252,1272
252,1272,252
252,1272,252
252,1272,1272
252,1272,1272
252,1272,252
252,1272,252
252,1272,252
252,1272,252
252,1272,252
252,1272,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
756,1396,248
248,1396,1268
248,1396,1268
248,1396,1268
248,1396,1268
248,1396,1776
248,1396,1776
248,1396,1776
248,1396,1776
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
1136,2924,3556
1136,2924,3556
1136,2924,3556
1136,2924,3556
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
376,1144,756
376,1144,756
376,1144,756
376,1144,756
376,1144,248
376,1144,248
376,1144,248
1008,884,1008
884,884,1008
884,884,1008
884,884,1008
884,884,1008
884,884,500
884,884,500
884,884,500
884,884,500
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
500,1008,500
500,1008,500
500,1008,500
500,1008,500
500,1008,1008
500,1008,1008
500,1008,1008
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
1516,3176,2028
1516,3176,2028
1516,3176,2028
1516,3176,2028
1516,2156,2028
1516,2156,2028
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,3176,3048
1516,3176,3048
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
124,1144,1776
124,1144,1776
124,1144,1776
124,1144,1776
376,1144,1776
376,1144,1776
376,1144,1776
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
884,1780,760
884,1780,760
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2788
1768,3684,2788
1768,3684,2788
1768,3684,2788
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1528,376
760,1528,376
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,508,124
760,508,124
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2536,3556
1516,2536,3556
1516,2536,3432
1516,2536,3432
1516,2536,3432
1516,2536,3432
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
500,884,756
500,884,1776
500,884,1776
500,884,1776
500,884,1776
248,884,1652
248,884,1652
248,632,1652
248,632,1652
124,508,1780
124,508,1780
124,0,1780
124,0,1780
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,2924,3176
1008,2924,3176
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1144,376
124,1144,376
124,1144,376
124,1144,376
124,1144,500
124,1144,500
124,1144,500
756,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
508,632,508
508,632,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
1392,2412,2412
1392,2412,2412
1392,2412,2412
1392,2412,2412
1392,3432,2412
1392,3432,2412
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
632,1776,1652
632,1776,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
884,1904,1396
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,884,376
884,884,376
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,252
760,760,252
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,3684,2156
1644,3684,2156
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,760,252
760,760,252
252,760,1272
252,760,1272
252,252,1272
252,252,1272
252,252,1272
252,252,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,0,1272
252,0,1272
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
756,1776,1776
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
632,1652,632
632,1652,632
632,1652,632
632,1652,632
884,1652,632
884,1652,632
884,1904,632
884,1904,632
884,1904,884
884,1904,884
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
760,1904,884
760,1904,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,500,1520
1008,500,500
1008,500,500
1008,500,500
1008,500,500
1008,500,376
1008,500,376
1008,500,376
1008,500,376
760,376,252
760,376,252
760,760,252
760,760,252
760,760,252
760,760,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
1644,3684,2156
1644,3684,2156
1644,3684,2156
1644,3684,2156
1644,2664,2156
1644,2664,2156
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,3684,3176
1644,3684,3176
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1367.645 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1367.645 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18968 KB (Peak: 18968 KB), Simulation CPU Usage: 12640 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
ERROR: [VRFC 10-2989] 'startup_state' is not declared [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:200]
ERROR: [VRFC 10-8530] module 'tb1_modified' is ignored due to previous errors [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
$finish called at time : 1 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 209
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.645 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,2412,1776
0,2288,1652
632,3308,632
0,3308,632
124,3432,632
124,3432,248
124,3432,248
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
632,1644,756
632,1644,756
632,1136,756
632,1136,756
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1776
376,1144,248
628,1396,500
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
376,2040,756
376,2040,756
376,2040,756
376,1020,756
376,1020,756
376,1020,756
376,1020,756
628,1144,756
628,1144,756
628,500,756
628,500,756
628,500,500
628,500,500
752,500,500
752,500,500
752,376,500
752,376,500
500,376,500
500,376,500
500,376,500
500,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
124,1392,1516
124,1392,1264
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
124,3432,756
124,3432,756
124,3432,248
124,3432,248
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
376,2040,2284
376,2040,1264
1012,1020,632
884,1020,632
884,1020,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
376,2040,632
376,2040,632
376,1020,124
376,1020,124
376,1020,756
376,1020,756
376,1020,756
376,1020,756
252,1020,756
252,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
376,2040,756
376,2040,756
376,2040,756
376,1020,756
1516,2540,500
1516,2540,500
1516,2412,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2664,2536
1008,2664,2536
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
756,3684,1008
756,3684,1008
756,2412,1008
756,2412,1008
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
376,2040,2284
0,2040,2284
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,632
1012,1020,632
884,1020,632
884,1020,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
376,2040,632
376,2040,632
376,1020,124
376,1020,124
376,1020,756
376,1020,756
376,1020,756
376,1020,756
252,1020,756
252,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
1392,2288,500
1392,2540,500
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2664,2536
1008,2664,2536
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
756,3684,1008
756,3684,1008
756,2412,1008
1392,1272,124
1392,1272,1144
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,252,1776
1392,252,1776
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,2284
884,1272,2284
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1020,1652
884,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1392,2412,2412
1516,2412,2412
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,2156,1260
1260,2156,1260
1260,2156,2280
1260,2156,2280
1136,2156,2280
1136,2156,2280
1392,2156,2280
1392,2156,2280
1392,1392,1772
1392,1392,1772
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,2412,1008
1392,2412,1008
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1392,376,124
1392,376,124
1264,1396,1776
1392,1396,1776
1392,1396,1776
1392,376,1776
1392,376,1776
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,252,1776
1392,252,1776
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,2284
884,1272,2284
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1020,1652
1644,2664,3432
1392,2412,3432
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,2156,2156
1136,2156,2156
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,1136,2156
1136,1136,2156
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,2156,1260
1260,2156,1260
1260,2156,2280
1260,2156,2280
1136,2156,2280
1136,2156,2280
1392,2156,2280
1392,2156,2280
1392,1392,1772
1392,1392,1772
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,2412,1008
1392,2412,1008
1392,2412,2028
1140,376,1264
1392,376,1264
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,2156,1776
632,1136,756
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,756
632,2156,756
632,2156,756
632,2156,756
632,2156,756
632,2028,756
632,2028,756
632,2028,756
632,1008,756
632,1008,756
632,1008,756
1264,1008,756
1264,1008,756
1264,376,248
1264,376,1268
1264,376,1776
1264,376,1776
1264,376,1776
1264,376,1776
1392,1396,756
1392,1396,1776
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,252,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
124,376,248
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,1396,2540
632,632,1776
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1144
632,1780,1144
0,1780,1652
0,760,1652
508,760,1652
508,760,1652
508,1268,1652
508,1268,1652
760,1268,2160
760,1268,2672
760,1520,2672
760,1520,2672
760,1520,2924
760,1520,2924
760,2412,1904
1392,1780,3432
1520,760,2412
1520,760,2412
1520,1780,2412
1520,1780,2412
1520,1780,1392
1520,1780,1392
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1392,2800,1780
884,1780,2412
760,2800,2412
760,2800,2412
760,2800,2412
760,2800,2412
760,1780,2412
884,1780,2412
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
248,1260,248
1008,1260,500
1008,1260,500
1008,752,500
1008,752,500
1008,752,1008
1008,752,1008
1008,752,1008
1008,1772,2028
1264,1008,1264
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
632,2156,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1776
632,1136,1776
632,1136,1776
632,1136,1776
632,1136,1776
632,2028,756
1264,1396,2284
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1264,1396,632
756,376,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
756,1396,1264
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,500
1008,752,500
1008,752,500
248,376,248
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,1396,1520
632,632,756
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
0,1780,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,1268
0,760,1268
0,760,1268
0,760,2288
0,760,2288
0,1652,1268
632,1020,2796
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1144
760,0,1144
760,0,1144
760,0,1144
760,0,1144
760,0,1144
632,1020,1144
124,0,1776
0,1020,1776
0,1020,1776
0,1020,1652
0,1020,1652
0,1020,1652
124,1020,1652
884,376,1396
884,376,1396
884,884,1396
884,884,1396
1136,884,1904
1136,884,1904
1136,1136,1904
248,2028,248
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,1260,500
500,2280,1520
756,1516,756
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
124,2664,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,1268
124,1644,1268
124,1644,1268
632,1644,1268
632,1644,1268
632,2028,248
1264,1396,1776
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1264,1396,632
756,376,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
756,1396,1264
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
376,1396,248
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,2416,1520
884,1652,756
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,1652,1776
884,1780,248
884,1780,248
884,1780,248
884,1904,248
884,1904,248
884,1904,248
884,1904,248
252,1904,756
252,884,756
376,884,756
376,884,756
376,760,756
376,760,756
124,760,756
124,760,1268
124,760,1268
124,760,1268
0,760,1268
0,760,1268
0,1652,248
632,1020,1776
760,0,756
760,0,756
760,0,756
760,0,756
760,0,756
760,0,756
760,0,124
760,0,124
760,0,124
760,0,124
760,0,124
760,0,124
632,1020,124
124,0,756
0,1020,756
0,1020,756
0,1020,756
0,1020,756
0,1020,756
124,1020,756
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
248,2028,756
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,3048,2028
756,2284,1264
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,248
756,3432,248
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,1268
124,2412,1268
124,2412,1268
124,2412,1268
124,2412,1268
124,3304,248
756,2672,1776
884,1652,756
884,1652,756
884,884,756
884,884,756
884,884,756
884,884,756
884,884,124
884,884,124
884,884,124
884,884,124
884,884,124
884,884,124
756,1904,124
248,884,756
124,1904,756
124,1904,756
124,1904,756
124,1904,756
124,1904,756
248,1904,756
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
376,1396,248
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,2416,1520
884,1652,756
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
252,2800,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,2672,248
884,2040,1776
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,0,124
1012,0,124
884,1020,124
376,0,756
252,1144,756
252,1144,756
252,1144,756
252,1144,756
252,1144,756
376,1144,756
752,500,500
752,500,500
752,376,500
752,376,500
500,376,500
500,376,500
500,376,500
500,1260,1008
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,2280,1260
752,3300,2280
1008,2536,1516
1008,3556,2536
1008,3556,2536
1008,3556,2536
756,3556,2536
756,3556,2536
756,2284,2536
756,2412,1008
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
124,3432,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1776
124,2412,1776
124,2412,1776
124,2412,1776
124,2412,1776
124,3304,756
756,2672,2284
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,632
884,1652,632
884,1652,632
884,1652,632
884,1652,632
884,1652,632
756,2672,632
248,1652,1264
124,2672,1264
124,2672,1264
124,2672,756
124,2672,756
124,2672,756
248,2672,756
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
376,1396,1776
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,2416,3048
884,1652,2284
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2800,1776
884,2800,756
884,2800,756
884,2800,756
884,2800,756
884,2800,756
884,2800,756
252,2800,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,756
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,2672,248
884,2040,1776
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
884,2040,124
376,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
884,1136,500
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,2156,1772
1516,1392,1008
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2540,500
1516,2540,500
1516,2540,500
1516,2664,500
1516,2664,500
1516,2664,500
1516,2664,500
884,2664,1008
884,1644,1008
376,1644,1008
376,1644,1008
376,1644,1008
376,1644,1008
376,1644,1516
376,1644,2028
376,1644,2028
376,1644,2028
376,1644,2028
376,1644,2028
376,2536,1008
1008,1904,2536
1136,884,1516
1136,884,1516
1136,1904,1516
1136,1904,1516
1136,1904,1516
1136,1904,1516
1136,1904,884
1136,1904,884
884,1904,884
884,1904,884
884,632,884
884,632,884
756,1652,632
248,632,1264
124,1652,1264
124,1652,1264
124,1652,1264
124,1652,1264
124,2672,1264
248,2672,1264
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
756,1652,1904
508,1528,760
884,1528,760
884,1904,760
884,1904,760
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
760,1528,1652
760,1528,1652
760,1780,1652
760,1780,1652
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
884,1780,1904
884,1780,1904
884,1904,1904
884,1904,1904
632,1904,1904
632,1904,1904
632,1652,1904
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,1652,632
632,1652,632
124,1652,632
124,1652,632
124,1144,632
124,1144,632
124,1144,124
124,1144,124
124,1144,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,1144,124
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1144,1144
0,1144,1144
0,1020,1144
0,1020,1144
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
508,508,508
632,508,508
632,508,508
632,632,508
632,632,508
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,1144,124
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,0,0
508,0,0
508,508,0
508,508,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
632,508,508
632,508,508
632,632,508
632,632,508
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
252,252,252
376,252,252
376,252,252
376,376,252
376,376,252
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,376
124,376,376
124,124,376
124,124,376
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,0,0
508,0,0
508,508,0
508,508,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
376,252,252
376,252,252
376,376,252
376,376,252
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,376
124,376,376
124,124,376
124,124,376
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,1272,1272
252,252,1272
252,252,252
252,252,1272
252,1272,252
252,1272,252
252,1272,252
252,1272,1272
252,252,252
252,1272,1272
252,1272,1272
252,1272,252
252,252,1272
252,1272,252
252,252,1272
252,252,252
252,252,252
252,1272,252
252,252,1272
252,1272,1272
252,252,252
252,252,252
252,252,252
252,252,252
252,1272,1272
252,1272,1272
252,252,252
252,1272,1272
252,252,252
252,252,1272
252,252,1272
252,252,1272
252,1272,252
252,1272,252
252,252,1272
252,1272,252
252,1272,252
252,252,1272
252,252,1272
252,1272,252
252,1272,252
252,1272,1272
252,1272,1272
252,1272,252
252,1272,252
252,1272,252
252,1272,252
252,1272,252
252,1272,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
756,1396,248
248,1396,1268
248,1396,1268
248,1396,1268
248,1396,1268
248,1396,1776
248,1396,1776
248,1396,1776
248,1396,1776
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
1136,2924,3556
1136,2924,3556
1136,2924,3556
1136,2924,3556
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
376,1144,756
376,1144,756
376,1144,756
376,1144,756
376,1144,248
376,1144,248
376,1144,248
1008,884,1008
884,884,1008
884,884,1008
884,884,1008
884,884,1008
884,884,500
884,884,500
884,884,500
884,884,500
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
500,1008,500
500,1008,500
500,1008,500
500,1008,500
500,1008,1008
500,1008,1008
500,1008,1008
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
1516,3176,2028
1516,3176,2028
1516,3176,2028
1516,3176,2028
1516,2156,2028
1516,2156,2028
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,3176,3048
1516,3176,3048
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
124,1144,1776
124,1144,1776
124,1144,1776
124,1144,1776
376,1144,1776
376,1144,1776
376,1144,1776
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
884,1780,760
884,1780,760
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2788
1768,3684,2788
1768,3684,2788
1768,3684,2788
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1528,376
760,1528,376
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,508,124
760,508,124
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2536,3556
1516,2536,3556
1516,2536,3432
1516,2536,3432
1516,2536,3432
1516,2536,3432
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
500,884,756
500,884,1776
500,884,1776
500,884,1776
500,884,1776
248,884,1652
248,884,1652
248,632,1652
248,632,1652
124,508,1780
124,508,1780
124,0,1780
124,0,1780
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,2924,3176
1008,2924,3176
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1144,376
124,1144,376
124,1144,376
124,1144,376
124,1144,500
124,1144,500
124,1144,500
756,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
508,632,508
508,632,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
1392,2412,2412
1392,2412,2412
1392,2412,2412
1392,2412,2412
1392,3432,2412
1392,3432,2412
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
632,1776,1652
632,1776,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
884,1904,1396
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,884,376
884,884,376
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,252
760,760,252
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,3684,2156
1644,3684,2156
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,760,252
760,760,252
252,760,1272
252,760,1272
252,252,1272
252,252,1272
252,252,1272
252,252,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,0,1272
252,0,1272
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
756,1776,1776
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
632,1652,632
632,1652,632
632,1652,632
632,1652,632
884,1652,632
884,1652,632
884,1904,632
884,1904,632
884,1904,884
884,1904,884
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
760,1904,884
760,1904,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,500,1520
1008,500,500
1008,500,500
1008,500,500
1008,500,500
1008,500,376
1008,500,376
1008,500,376
1008,500,376
760,376,252
760,376,252
760,760,252
760,760,252
760,760,252
760,760,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
1644,3684,2156
1644,3684,2156
1644,3684,2156
1644,3684,2156
1644,2664,2156
1644,2664,2156
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,3684,3176
1644,3684,3176
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
$finish called at time : 385024 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 209
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1367.645 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.645 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1367.645 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,2412,1776
0,2288,1652
632,3308,632
0,3308,632
124,3432,632
124,3432,248
124,3432,248
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
632,1644,756
632,1644,756
632,1136,756
632,1136,756
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1776
376,1144,248
628,1396,500
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
376,2040,756
376,2040,756
376,2040,756
376,1020,756
376,1020,756
376,1020,756
376,1020,756
628,1144,756
628,1144,756
628,500,756
628,500,756
628,500,500
628,500,500
752,500,500
752,500,500
752,376,500
752,376,500
500,376,500
500,376,500
500,376,500
500,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
124,1392,1516
124,1392,1264
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
124,3432,756
124,3432,756
124,3432,248
124,3432,248
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
376,2040,2284
376,2040,1264
1012,1020,632
884,1020,632
884,1020,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
376,2040,632
376,2040,632
376,1020,124
376,1020,124
376,1020,756
376,1020,756
376,1020,756
376,1020,756
252,1020,756
252,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
376,2040,756
376,2040,756
376,2040,756
376,1020,756
1516,2540,500
1516,2540,500
1516,2412,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2664,2536
1008,2664,2536
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
756,3684,1008
756,3684,1008
756,2412,1008
756,2412,1008
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
376,2040,2284
0,2040,2284
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,632
1012,1020,632
884,1020,632
884,1020,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
884,2040,632
376,2040,632
376,2040,632
376,1020,124
376,1020,124
376,1020,756
376,1020,756
376,1020,756
376,1020,756
252,1020,756
252,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
1392,2288,500
1392,2540,500
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1516,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2536,2028
1008,2664,2536
1008,2664,2536
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,2664,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
1008,3684,1008
756,3684,1008
756,3684,1008
756,2412,1008
1392,1272,124
1392,1272,1144
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,252,1776
1392,252,1776
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,2284
884,1272,2284
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1020,1652
884,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
760,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1012,1020,1652
1392,2412,2412
1516,2412,2412
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,2156,1260
1260,2156,1260
1260,2156,2280
1260,2156,2280
1136,2156,2280
1136,2156,2280
1392,2156,2280
1392,2156,2280
1392,1392,1772
1392,1392,1772
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,2412,1008
1392,2412,1008
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1392,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1392,376,124
1392,376,124
1264,1396,1776
1392,1396,1776
1392,1396,1776
1392,376,1776
1392,376,1776
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,1272,1776
1392,252,1776
1392,252,1776
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,1272,756
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,1776
884,1272,2284
884,1272,2284
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1272,1652
884,1020,1652
1644,2664,3432
1392,2412,3432
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,1136,2156
1136,2156,2156
1136,2156,2156
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,1136
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,2156,2156
1136,1136,2156
1136,1136,2156
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,1136,1136
1260,2156,1260
1260,2156,1260
1260,2156,2280
1260,2156,2280
1136,2156,2280
1136,2156,2280
1392,2156,2280
1392,2156,2280
1392,1392,1772
1392,1392,1772
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,1392,1008
1392,2412,1008
1392,2412,1008
1392,2412,2028
1140,376,1264
1392,376,1264
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,1136,756
632,2156,1776
632,1136,756
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,1776
632,2156,756
632,2156,756
632,2156,756
632,2156,756
632,2156,756
632,2028,756
632,2028,756
632,2028,756
632,1008,756
632,1008,756
632,1008,756
1264,1008,756
1264,1008,756
1264,376,248
1264,376,1268
1264,376,1776
1264,376,1776
1264,376,1776
1264,376,1776
1392,1396,756
1392,1396,1776
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,376,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
1392,252,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,1272,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,252,756
1392,1272,756
124,376,248
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,376,1520
376,1396,2540
632,632,1776
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1652,2796
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1268
632,1780,1144
632,1780,1144
0,1780,1652
0,760,1652
508,760,1652
508,760,1652
508,1268,1652
508,1268,1652
760,1268,2160
760,1268,2672
760,1520,2672
760,1520,2672
760,1520,2924
760,1520,2924
760,2412,1904
1392,1780,3432
1520,760,2412
1520,760,2412
1520,1780,2412
1520,1780,2412
1520,1780,1392
1520,1780,1392
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1520,1780,760
1392,2800,1780
884,1780,2412
760,2800,2412
760,2800,2412
760,2800,2412
760,2800,2412
760,1780,2412
884,1780,2412
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
1136,1136,1136
248,1260,248
1008,1260,500
1008,1260,500
1008,752,500
1008,752,500
1008,752,1008
1008,752,1008
1008,752,1008
1008,1772,2028
1264,1008,1264
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2028,2284
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
1264,2156,756
632,2156,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1264
632,1136,1776
632,1136,1776
632,1136,1776
632,1136,1776
632,1136,1776
632,2028,756
1264,1396,2284
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1264,1396,632
756,376,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
756,1396,1264
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,500
1008,752,500
1008,752,500
248,376,248
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,1396,1520
632,632,756
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1652,1776
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
632,1780,248
0,1780,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,756
0,760,1268
0,760,1268
0,760,1268
0,760,2288
0,760,2288
0,1652,1268
632,1020,2796
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1776
760,0,1144
760,0,1144
760,0,1144
760,0,1144
760,0,1144
760,0,1144
632,1020,1144
124,0,1776
0,1020,1776
0,1020,1776
0,1020,1652
0,1020,1652
0,1020,1652
124,1020,1652
884,376,1396
884,376,1396
884,884,1396
884,884,1396
1136,884,1904
1136,884,1904
1136,1136,1904
248,2028,248
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,1260,500
500,2280,1520
756,1516,756
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2536,1776
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
756,2664,248
124,2664,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,756
124,1644,1268
124,1644,1268
124,1644,1268
632,1644,1268
632,1644,1268
632,2028,248
1264,1396,1776
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,1264
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1392,376,632
1264,1396,632
756,376,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
632,1396,1264
756,1396,1264
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
1008,752,1008
376,1396,248
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,2416,1520
884,1652,756
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,1652,1776
884,1780,248
884,1780,248
884,1780,248
884,1904,248
884,1904,248
884,1904,248
884,1904,248
252,1904,756
252,884,756
376,884,756
376,884,756
376,760,756
376,760,756
124,760,756
124,760,1268
124,760,1268
124,760,1268
0,760,1268
0,760,1268
0,1652,248
632,1020,1776
760,0,756
760,0,756
760,0,756
760,0,756
760,0,756
760,0,756
760,0,124
760,0,124
760,0,124
760,0,124
760,0,124
760,0,124
632,1020,124
124,0,756
0,1020,756
0,1020,756
0,1020,756
0,1020,756
0,1020,756
124,1020,756
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
376,376,500
248,2028,756
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,3048,2028
756,2284,1264
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3304,2284
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,756
756,3432,248
756,3432,248
124,3432,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,756
124,2412,1268
124,2412,1268
124,2412,1268
124,2412,1268
124,2412,1268
124,3304,248
756,2672,1776
884,1652,756
884,1652,756
884,884,756
884,884,756
884,884,756
884,884,756
884,884,124
884,884,124
884,884,124
884,884,124
884,884,124
884,884,124
756,1904,124
248,884,756
124,1904,756
124,1904,756
124,1904,756
124,1904,756
124,1904,756
248,1904,756
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
500,1260,500
376,1396,248
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,2416,1520
884,1652,756
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2672,1776
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
884,2800,248
252,2800,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,756
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,2672,248
884,2040,1776
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,0,124
1012,0,124
884,1020,124
376,0,756
252,1144,756
252,1144,756
252,1144,756
252,1144,756
252,1144,756
376,1144,756
752,500,500
752,500,500
752,376,500
752,376,500
500,376,500
500,376,500
500,376,500
500,1260,1008
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,1260,1260
752,2280,1260
752,3300,2280
1008,2536,1516
1008,3556,2536
1008,3556,2536
1008,3556,2536
756,3556,2536
756,3556,2536
756,2284,2536
756,2412,1008
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
756,2412,756
124,3432,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1264
124,2412,1776
124,2412,1776
124,2412,1776
124,2412,1776
124,2412,1776
124,3304,756
756,2672,2284
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,1264
884,1652,632
884,1652,632
884,1652,632
884,1652,632
884,1652,632
884,1652,632
756,2672,632
248,1652,1264
124,2672,1264
124,2672,1264
124,2672,756
124,2672,756
124,2672,756
248,2672,756
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
500,2028,500
376,1396,1776
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,1396,2028
628,2416,3048
884,1652,2284
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2672,3304
884,2800,1776
884,2800,756
884,2800,756
884,2800,756
884,2800,756
884,2800,756
884,2800,756
252,2800,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,1264
252,1780,756
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,1780,1268
252,2672,248
884,2040,1776
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,756
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
1012,1020,124
884,2040,124
376,1020,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
252,2040,756
376,2040,756
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
628,1396,500
884,1136,500
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,1136,752
1136,2156,1772
1516,1392,1008
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2412,2028
1516,2540,500
1516,2540,500
1516,2540,500
1516,2664,500
1516,2664,500
1516,2664,500
1516,2664,500
884,2664,1008
884,1644,1008
376,1644,1008
376,1644,1008
376,1644,1008
376,1644,1008
376,1644,1516
376,1644,2028
376,1644,2028
376,1644,2028
376,1644,2028
376,1644,2028
376,2536,1008
1008,1904,2536
1136,884,1516
1136,884,1516
1136,1904,1516
1136,1904,1516
1136,1904,1516
1136,1904,1516
1136,1904,884
1136,1904,884
884,1904,884
884,1904,884
884,632,884
884,632,884
756,1652,632
248,632,1264
124,1652,1264
124,1652,1264
124,1652,1264
124,1652,1264
124,2672,1264
248,2672,1264
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
500,2028,1008
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
756,1652,1904
508,1528,760
884,1528,760
884,1904,760
884,1904,760
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,884
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,1904
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,632
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
508,1528,1652
760,1528,1652
760,1528,1652
760,1780,1652
760,1780,1652
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
760,1780,1904
884,1780,1904
884,1780,1904
884,1904,1904
884,1904,1904
632,1904,1904
632,1904,1904
632,1652,1904
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,1652,632
632,1652,632
124,1652,632
124,1652,632
124,1144,632
124,1144,632
124,1144,124
124,1144,124
124,1144,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,1144,124
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1144,1144
0,1144,1144
0,1020,1144
0,1020,1144
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
508,508,508
632,508,508
632,508,508
632,632,508
632,632,508
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,1144,124
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,0,0
508,0,0
508,508,0
508,508,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
632,508,508
632,508,508
632,632,508
632,632,508
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
632,632,632
252,252,252
376,252,252
376,252,252
376,376,252
376,376,252
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,376
124,376,376
124,124,376
124,124,376
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,0,0
508,0,0
508,508,0
508,508,0
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
376,252,252
376,252,252
376,376,252
376,376,252
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,376
124,376,376
124,124,376
124,124,376
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,1272,1272
252,252,252
252,252,252
252,252,252
252,252,252
252,252,252
252,1272,1272
252,252,1272
252,252,252
252,252,1272
252,1272,252
252,1272,252
252,1272,252
252,1272,1272
252,252,252
252,1272,1272
252,1272,1272
252,1272,252
252,252,1272
252,1272,252
252,252,1272
252,252,252
252,252,252
252,1272,252
252,252,1272
252,1272,1272
252,252,252
252,252,252
252,252,252
252,252,252
252,1272,1272
252,1272,1272
252,252,252
252,1272,1272
252,252,252
252,252,1272
252,252,1272
252,252,1272
252,1272,252
252,1272,252
252,252,1272
252,1272,252
252,1272,252
252,252,1272
252,252,1272
252,1272,252
252,1272,252
252,1272,1272
252,1272,1272
252,1272,252
252,1272,252
252,1272,252
252,1272,252
252,1272,252
252,1272,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
756,1396,248
248,1396,1268
248,1396,1268
248,1396,1268
248,1396,1268
248,1396,1776
248,1396,1776
248,1396,1776
248,1396,1776
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
884,2924,3556
1136,2924,3556
1136,2924,3556
1136,2924,3556
1136,2924,3556
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,1652
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
252,1020,632
376,1144,756
376,1144,756
376,1144,756
376,1144,756
376,1144,248
376,1144,248
376,1144,248
1008,884,1008
884,884,1008
884,884,1008
884,884,1008
884,884,1008
884,884,500
884,884,500
884,884,500
884,884,500
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
1644,2664,2280
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
760,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,760,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
884,884,376
500,1008,500
500,1008,500
500,1008,500
500,1008,500
500,1008,1008
500,1008,1008
500,1008,1008
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
756,376,248
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,252,124
632,1272,124
632,1272,124
632,1272,124
632,1272,124
1516,3176,2028
1516,3176,2028
1516,3176,2028
1516,3176,2028
1516,2156,2028
1516,2156,2028
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,2156,3048
1516,3176,3048
1516,3176,3048
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1144
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1272,1652
124,1020,1652
124,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
0,1020,1652
124,1144,1776
124,1144,1776
124,1144,1776
124,1144,1776
376,1144,1776
376,1144,1776
376,1144,1776
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
884,1904,884
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
884,1780,760
884,1780,760
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2664
1768,3684,2788
1768,3684,2788
1768,3684,2788
1768,3684,2788
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1780,376
760,1528,376
760,1528,376
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,1528,124
760,508,124
760,508,124
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
884,632,248
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
756,632,1776
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
632,508,1652
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2412,3556
1516,2536,3556
1516,2536,3556
1516,2536,3432
1516,2536,3432
1516,2536,3432
1516,2536,3432
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,1528
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
632,632,508
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
756,756,632
500,884,756
500,884,1776
500,884,1776
500,884,1776
500,884,1776
248,884,1652
248,884,1652
248,632,1652
248,632,1652
124,508,1780
124,508,1780
124,0,1780
124,0,1780
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
124,0,1272
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,1904,3176
1008,2924,3176
1008,2924,3176
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1020,252
124,1144,376
124,1144,376
124,1144,376
124,1144,376
124,1144,500
124,1144,500
124,1144,500
756,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
632,756,632
508,632,508
508,632,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
508,508,508
1392,2412,2412
1392,2412,2412
1392,2412,2412
1392,2412,2412
1392,3432,2412
1392,3432,2412
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
1392,3432,3432
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1528,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
632,1776,1652
632,1776,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
884,1904,1396
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,1904,376
884,884,376
884,884,376
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,1272
760,760,252
760,760,252
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,2664,2156
1644,3684,2156
1644,3684,2156
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,760,252
760,760,252
252,760,1272
252,760,1272
252,252,1272
252,252,1272
252,252,1272
252,252,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,1020,1272
252,0,1272
252,0,1272
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
376,124,376
756,1776,1776
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
756,1776,756
632,1652,632
632,1652,632
632,1652,632
632,1652,632
884,1652,632
884,1652,632
884,1904,632
884,1904,632
884,1904,884
884,1904,884
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
1768,3808,2788
760,1904,884
760,1904,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
760,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
884,1780,884
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,1904,2028
1008,500,1520
1008,500,500
1008,500,500
1008,500,500
1008,500,500
1008,500,376
1008,500,376
1008,500,376
1008,500,376
760,376,252
760,376,252
760,760,252
760,760,252
760,760,252
760,760,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
1644,3684,2156
1644,3684,2156
1644,3684,2156
1644,3684,2156
1644,2664,2156
1644,2664,2156
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,2664,3176
1644,3684,3176
1644,3684,3176
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,252
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
760,1780,1272
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
884,1904,1396
$finish called at time : 385024 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 209
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,1652,632
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,632,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,1652
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,376
632,632,1652
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
0,1780,1780
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,508
508,508,632
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,1528
632,1652,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,760,252
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,252
124,760,1272
124,760,1272
124,760,1272
124,760,1272
124,632,252
632,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
632,1144,124
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,1144,632
252,1272,508
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
0,1528,508
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,760,760
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,376
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,632,1528
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,632,1528
632,1528,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
508,1528,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,632
252,0,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,884
0,124,252
0,0,252
0,0,252
0,0,252
0,0,252
0,0,252
0,1144,1272
632,632,632
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,1780,760
760,760,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,1652,1780
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,760,1780
632,1780,1780
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
632,632,760
124,1020,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,1272
632,632,1652
760,760,760
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
632,1780,632
632,1780,632
632,1780,632
632,1780,632
632,1780,1652
632,1780,1652
632,760,1652
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
760,760,1652
760,1780,1652
760,1780,1652
760,1780,1652
760,760,1652
760,760,1652
632,632,760
124,0,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1652,1528
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,884,760
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,252
508,1528,1528
508,508,1528
632,508,1652
632,1652,632
632,1652,632
632,1652,1652
632,1652,1652
632,1652,1652
632,632,1652
632,632,1652
632,1652,1652
632,1652,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
632,1652,632
632,632,632
632,1652,1652
632,632,632
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
376,1020,1780
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
632,1652,1144
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
124,0,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
252,252,252
252,252,1272
252,252,252
376,376,376
376,376,376
376,1396,376
376,1396,1396
508,508,508
508,508,1528
508,508,1528
508,508,1528
508,1528,508
508,508,508
632,632,1652
632,632,632
632,1652,1652
632,1652,1652
632,1652,632
632,1652,1652
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,1780,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,760
760,1780,1780
760,760,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,760,1780
760,1780,760
760,1780,760
760,760,760
760,1020,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
252,1020,1396
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,1396
124,124,1144
124,124,124
124,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,632,632
632,632,632
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,1780
760,760,1780
760,760,1904
760,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
$finish called at time : 454592 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 211
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:66]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:95]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,1652,632
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,632,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,1652
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,376
632,632,1652
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
0,1780,1780
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,508
508,508,632
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,1528
632,1652,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,760,252
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,252
124,760,1272
124,760,1272
124,760,1272
124,760,1272
124,632,252
632,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
632,1144,124
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,1144,632
252,1272,508
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
0,1528,508
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,760,760
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,376
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,632,1528
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,632,1528
632,1528,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
508,1528,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,632
252,0,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,884
0,124,252
0,0,252
0,0,252
0,0,252
0,0,252
0,0,252
0,1144,1272
632,632,632
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,1780,760
760,760,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,1652,1780
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,760,1780
632,1780,1780
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
632,632,760
124,1020,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,1272
632,632,1652
760,760,760
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
632,1780,632
632,1780,632
632,1780,632
632,1780,632
632,1780,1652
632,1780,1652
632,760,1652
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
760,760,1652
760,1780,1652
760,1780,1652
760,1780,1652
760,760,1652
760,760,1652
632,632,760
124,0,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1652,1528
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,884,760
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,252
508,1528,1528
508,508,1528
632,508,1652
632,1652,632
632,1652,632
632,1652,1652
632,1652,1652
632,1652,1652
632,632,1652
632,632,1652
632,1652,1652
632,1652,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
632,1652,632
632,632,632
632,1652,1652
632,632,632
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
376,1020,1780
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
632,1652,1144
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
124,0,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
252,252,252
252,252,1272
252,252,252
376,376,376
376,376,376
376,1396,376
376,1396,1396
508,508,508
508,508,1528
508,508,1528
508,508,1528
508,1528,508
508,508,508
632,632,1652
632,632,632
632,1652,1652
632,1652,1652
632,1652,632
632,1652,1652
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,1780,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,760
760,1780,1780
760,760,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,760,1780
760,1780,760
760,1780,760
760,760,760
760,1020,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
252,1020,1396
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,1396
124,124,1144
124,124,124
124,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,632,632
632,632,632
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,1780
760,760,1780
760,760,1904
760,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
$finish called at time : 454592 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 211
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1389.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,1144,1144
0,1020,1020
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,508,508
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
760,760,760
1144,1144,1396
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
508,508,508
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
1396,1144,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,1396,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1528,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
0,1396,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,508,252
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
252,0,884
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
376,0,1272
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1904,0,252
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
1020,376,252
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,760,252
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,1020,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,376,252
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,632,1528
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
252,760,1396
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,1020,508
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
252,252,1396
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
124,124,1528
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
508,884,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
1020,760,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,884,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
252,508,0
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
124,1020,0
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
760,0,1144
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1652,0,1652
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,0,1652
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,252,1528
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,1144,1144
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
124,884,632
0,884,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
124,1396,1144
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
1528,1528,1528
760,760,760
1144,1144,1396
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,1528,1528
0,760,760
0,632,632
0,252,1780
1528,124,1904
1780,0,1904
1904,0,1904
1904,0,1904
1904,0,884
760,0,1396
376,0,632
124,1020,252
0,1528,124
0,760,0
0,1396,0
0,632,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1396
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,884,1528
0,884,1396
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1780,0,0
1652,0,0
760,0,0
376,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
376,376,1020
1144,1144,1020
508,508,508
760,760,760
376,376,376
1144,1144,1144
1528,1528,1528
760,760,760
376,376,376
124,124,124
0,0,1020
0,1020,508
0,508,252
0,1272,1144
0,1652,1528
0,760,760
0,632,1652
0,376,1396
508,124,632
252,0,252
124,0,124
0,0,0
0,0,1020
884,0,1396
376,0,632
124,1020,252
0,508,124
0,252,0
0,1144,0
0,508,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1272
0,0,1396
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,124,1528
0,884,1020
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
1020,0,0
1272,0,0
632,0,0
252,0,1020
124,0,1528
0,0,632
0,0,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,884,0
0,1396,0
1904,124,0
1652,124,0
1780,0,1020
884,1020,508
376,508,252
1144,1272,1144
1528,1652,1528
760,760,760
376,376,376
124,124,1144
0,0,508
0,1020,252
0,508,124
0,1272,1020
0,1652,1528
0,760,760
0,632,632
0,376,1904
1020,124,884
508,0,376
252,0,124
124,0,0
0,0,1020
884,0,1396
376,0,632
124,0,252
0,0,124
0,0,0
0,1020,0
0,508,0
0,1528,0
1020,760,0
1528,1396,0
760,632,0
376,252,1020
124,124,1528
0,0,1780
0,0,1272
0,0,1272
0,1020,508
0,1528,252
0,760,1144
0,376,508
0,1904,1528
0,884,760
0,124,0
0,0,0
0,1020,0
0,1528,0
0,760,0
0,376,1020
1020,124,0
760,0,0
1144,0,0
508,0,0
252,0,1020
124,0,1528
0,0,632
0,1020,0
252,508,0
124,760,0
0,1396,0
0,1652,0
0,1780,0
0,1396,0
0,1396,0
1396,376,1020
1652,124,1528
1780,0,760
884,1020,376
376,508,124
1144,1272,1020
1528,1652,1528
760,760,760
252,1528,1528
124,760,1780
0,1396,884
0,1652,1396
0,760,632
0,376,252
0,1144,124
0,632,1020
0,508,508
0,252,1272
1528,124,632
760,0,252
376,0,1144
124,0,508
1020,0,252
376,0,1396
632,0,632
252,1020,252
124,1528,124
0,1780,0
0,1904,0
0,884,0
0,632,0
1020,884,0
1528,1396,0
760,632,0
1396,252,1020
1652,124,1528
1780,0,1780
884,0,1528
1396,0,508
632,1020,1144
252,1528,508
124,760,1272
0,1396,632
0,1652,0
0,1144,760
0,0,884
0,0,1396
0,1020,632
0,1528,252
0,760,1144
1020,376,508
508,124,0
1780,0,0
1020,0,0
1528,0,0
1780,0,1020
884,0,1528
376,0,632
124,1020,124
1272,508,0
1652,1020,0
1780,1528,0
1396,1652,0
1396,1904,0
632,884,0
376,1396,0
1272,508,1020
124,760,1020
0,1396,508
1020,1652,1272
1528,760,632
760,376,252
1396,1144,124
632,508,1020
0,1780,760
0,884,1396
0,376,632
0,1144,1272
0,1528,1652
0,760,760
0,376,1396
0,124,1652
0,124,252
1020,0,1144
1528,0,508
1780,0,252
884,0,1144
376,0,1528
1144,0,884
1652,0,1396
1144,0,632
1528,1020,252
1780,1528,124
1904,760,0
1904,1396,0
1904,1652,0
1904,884,0
884,884,0
1396,1396,0
1652,1652,1020
760,1780,1528
376,1904,1780
124,1904,1904
1020,1904,1780
508,1904,884
252,884,376
1144,1396,1144
508,1652,1528
252,760,1780
124,1144,1396
0,1652,376
0,0,1020
0,0,508
0,1020,252
0,1528,1144
0,760,508
0,376,252
0,124,1904
1528,0,1904
508,0,1904
1272,0,1904
632,0,884
252,0,1396
1144,0,632
1528,0,252
760,0,124
376,1528,0
124,1780,0
1020,1904,0
508,1904,0
252,884,0
1020,1396,0
0,1780,1020
1528,884,1020
760,376,1528
1396,1144,760
1652,1528,1396
1780,760,632
884,376,1272
376,124,1652
0,884,1904
0,376,1904
0,124,1904
0,0,1904
0,0,1904
0,0,1904
0,0,1904
0,0,1904
0,0,124
0,0,0
0,0,0
0,0,0
1020,0,0
508,0,0
252,0,124
1144,0,1396
1396,0,760
1780,1020,376
884,0,124
376,1020,0
124,508,0
0,252,0
0,124,0
1020,1020,0
1528,1528,0
760,760,0
376,376,0
1144,124,0
508,0,0
252,0,0
124,1904,0
1020,884,1020
1528,1396,1528
760,632,1780
376,252,1904
124,884,1904
0,1904,376
0,1904,124
0,1904,0
0,884,1020
0,1396,1528
0,632,1780
1020,252,1904
1528,124,1904
760,0,1904
376,0,1904
124,0,1904
0,0,884
1020,0,1396
1528,0,632
1780,1528,376
1780,1528,124
884,1780,0
376,1904,0
124,1904,0
0,1904,0
1020,884,0
1396,1528,0
1020,1904,1020
508,376,1528
252,124,1780
1144,0,1904
508,0,1904
1272,0,1904
632,0,1904
252,0,1904
0,884,1904
0,376,1904
0,124,1904
0,0,1904
0,0,1904
0,0,1904
0,0,1904
0,0,1904
0,0,1144
1020,0,508
508,0,252
252,0,124
1144,0,0
508,0,0
252,0,124
1272,0,1396
1396,0,760
760,0,376
1396,0,124
632,1020,0
252,508,0
0,252,0
0,0,0
1020,1020,0
1528,1528,0
1780,1780,1020
1904,376,0
884,124,0
376,0,0
124,0,0
0,0,0
1020,1020,1020
1528,1396,1528
760,632,1780
376,1272,1904
124,632,1904
0,1904,252
0,1904,124
0,1904,0
0,884,1020
0,1396,1528
0,632,1780
1020,252,1396
1528,124,1652
252,0,1780
124,0,1904
0,0,1904
0,0,884
1780,0,632
1528,0,632
1780,1020,376
760,1020,124
376,1528,0
124,1780,0
0,1904,0
0,1904,0
1020,884,0
1396,1528,0
0,1904,0
1528,376,1528
1780,124,1780
884,0,1904
376,0,1904
1144,0,1904
508,0,1904
252,0,1904
124,1904,1780
0,884,1904
0,1396,1904
0,1652,1904
0,1780,1904
0,1904,1904
0,884,1904
0,376,1904
0,0,1144
1020,0,508
1020,0,252
508,0,124
252,0,1020
1144,0,508
508,0,376
1272,0,1144
1144,0,508
1528,1020,252
1780,0,124
632,508,0
508,632,0
376,376,0
1272,1272,0
632,632,0
1272,1272,0
632,1652,1020
760,760,508
884,884,760
632,508,632
1396,1396,1396
1780,1780,1780
884,884,884
1396,1396,1396
632,632,632
252,760,760
124,1652,1652
0,1904,1904
0,0,0
0,0,0
0,1020,1020
0,1528,1528
0,760,760
0,376,376
508,124,1396
1272,0,632
760,0,376
124,0,1272
124,0,1020
1020,0,1528
1528,0,760
1780,0,376
376,0,124
124,0,0
1020,1020,0
508,508,0
252,252,0
1144,1144,0
1396,1528,0
1020,1780,1020
0,376,1528
0,124,760
0,0,376
0,0,124
1020,0,0
1528,0,1020
760,0,1528
632,1904,1396
252,1904,1652
124,1904,1780
0,1904,1904
0,1904,1904
0,1904,1904
0,884,1904
0,1396,1904
0,124,0
0,0,508
508,0,252
252,0,1144
124,0,508
0,0,1272
1020,0,632
1528,0,508
508,0,252
1272,0,124
124,0,0
1020,1272,0
1528,1528,0
1144,1144,0
1780,1780,0
0,0,0
1020,1020,0
508,1528,0
252,1780,0
376,124,252
1780,1780,1780
252,124,252
1272,1272,1272
632,632,632
1396,1396,1396
632,1652,632
252,760,760
124,1396,1396
0,0,0
0,124,124
0,124,124
0,1144,1144
0,1528,1528
0,760,1780
0,376,1904
0,124,376
760,0,1272
508,0,1272
1396,0,632
632,0,1272
1396,0,1652
1652,0,760
760,0,376
1396,1528,124
632,760,0
1396,1528,0
1652,1780,0
884,884,0
1396,1396,0
1652,1652,0
1020,252,0
0,124,0
1020,0,1020
1528,0,1528
760,0,760
376,0,376
1144,0,1144
1528,0,508
884,1904,1144
376,1904,1528
124,1904,1780
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,252,1020
0,0,1020
508,0,1528
252,0,760
1144,0,1396
508,0,1652
1272,0,760
1528,0,252
252,0,124
124,1020,0
508,1020,0
1020,1272,0
1780,1904,0
1528,1528,0
1020,1020,0
1652,1652,0
884,884,0
1396,1396,0
760,252,508
1144,884,1020
376,252,376
1652,1528,1652
1020,1020,1020
508,508,508
1272,1272,1272
632,632,1652
252,1780,1780
124,1144,1144
0,0,0
0,252,252
0,252,252
0,1144,1144
0,1528,1528
0,760,760
1020,124,124
1020,124,124
252,0,1272
1528,0,1780
1904,0,884
1020,0,1396
1528,0,1780
1780,0,884
1904,0,376
376,508,124
1144,1272,0
632,760,0
252,376,0
1144,1144,0
1528,1528,0
1652,1652,0
1020,1020,0
1528,0,0
1780,0,0
1904,0,0
1904,0,1020
1904,0,508
1904,0,252
1904,0,124
884,1904,1144
376,1904,1528
124,1904,1780
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,252,1020
0,0,1020
0,0,1528
0,0,760
1020,0,1396
508,0,1652
1272,0,760
1528,0,252
252,0,124
1144,0,0
1020,1528,0
1272,1528,0
1904,0,0
1528,1652,0
1020,1020,0
1652,1652,0
884,884,0
376,376,1020
760,252,508
1144,884,1020
376,252,376
1652,1528,1652
1020,1020,1020
508,508,632
1272,1272,1272
632,632,1652
252,1780,1780
124,1144,1144
0,0,0
0,252,252
0,252,252
0,1144,1144
0,760,760
0,760,760
1020,376,376
1020,124,1904
0,0,1144
1396,0,1652
1780,0,884
884,0,1396
1528,0,1780
1780,0,884
1904,0,376
1904,0,124
1144,1272,0
508,760,0
252,376,0
1144,1144,0
1528,1528,0
1652,1652,0
1020,1020,1020
1528,0,1020
1780,0,508
1904,0,252
1904,0,1144
1904,0,508
1904,0,252
1904,0,124
884,1904,1144
376,1904,1528
124,1904,1780
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,252,1020
1020,0,1020
1020,0,1528
508,0,760
1272,0,1396
632,0,1652
1272,0,760
1528,0,252
252,0,124
124,1020,124
508,1020,0
1020,1272,0
1780,1904,0
1528,1528,0
1020,1020,0
1652,1652,0
884,884,0
1396,1396,0
252,1780,0
884,632,760
252,124,252
1528,1528,1652
1020,1020,1020
508,508,508
1272,1272,1272
632,632,1652
252,1272,1272
124,1904,1904
0,376,376
0,376,376
0,1396,1396
0,1144,1144
0,1652,1652
0,760,1780
0,376,1904
508,124,632
760,0,1528
1780,0,1904
0,0,1020
1020,0,1528
1528,0,1780
1780,0,884
1904,0,376
1396,1528,124
1652,1780,0
884,1020,0
376,508,0
1272,1272,0
1652,1652,0
1652,1652,0
1020,124,1020
1528,0,508
1780,0,1272
1904,0,632
1904,0,1272
1904,0,632
1904,0,252
1904,0,124
884,1904,1144
376,1904,1528
124,1904,1780
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,1904,1904
0,252,0
0,0,1020
1020,0,1528
508,0,760
1272,0,1396
632,0,1652
1272,0,760
1528,0,252
252,0,124
124,1020,124
508,1020,0
760,1020,0
1652,1780,0
1396,1396,0
884,1020,0
1652,1652,0
884,884,0
376,376,1020
1780,1272,1528
632,376,508
124,0,124
1528,1528,1528
884,884,1020
508,508,508
1272,1272,1272
632,632,1652
252,1780,1780
124,124,124
0,508,760
0,508,508
0,376,376
0,1272,1272
0,1652,1652
0,760,1780
0,376,884
1528,124,1144
1272,0,1780
0,0,0
124,0,1020
1144,0,1528
1528,0,1780
1780,0,884
1904,0,376
376,508,124
124,252,0
1144,1272,0
508,632,0
1272,1272,0
1652,1652,0
1652,1652,0
1020,124,1020
1528,0,508
1780,0,1272
1904,0,632
1904,0,1272
1904,0,632
1904,0,252
1904,0,124
760,760,1144
376,376,1528
124,124,760
0,1020,1396
0,508,632
0,252,252
0,1144,1144
0,1396,1396
0,124,1020
0,0,0
1528,0,0
1780,0,1020
1904,0,508
884,0,1272
376,0,632
1144,0,252
252,0,124
1144,0,0
508,1020,0
0,252,0
1396,1528,0
124,124,0
252,252,0
124,252,0
1144,1144,0
508,508,1020
1780,1272,1528
376,124,252
1780,1652,1780
1144,1144,1144
1780,1780,1780
884,884,884
1396,1396,1396
508,508,508
124,1652,1652
124,1904,1904
0,252,252
0,1272,1272
0,760,760
0,376,376
0,1144,1144
0,508,1528
0,252,760
1020,124,884
1020,0,632
760,0,376
508,0,1272
1272,0,632
632,0,1272
1272,0,632
1652,0,252
252,508,124
1144,1272,0
1652,1780,0
760,884,0
1396,1396,0
632,632,0
1272,1272,0
1020,124,1020
1528,508,508
760,252,252
1396,1144,1144
632,508,1528
252,252,760
1144,124,376
1528,0,124
252,252,124
124,1144,1020
0,508,508
0,1272,1272
0,1652,1652
0,760,760
0,1396,1396
0,632,632
0,0,1020
0,0,508
508,0,1272
252,0,1652
1144,0,760
1528,0,376
760,0,124
376,0,0
0,0,0
0,0,0
508,508,124
124,0,0
632,632,0
1396,1396,0
760,760,0
1396,1396,0
1652,1652,0
884,884,0
1396,1396,1020
884,884,760
632,632,632
376,376,376
1272,1272,1272
1652,1652,1652
124,124,1396
124,124,1144
0,0,0
0,1272,1272
0,1780,1780
0,884,884
0,1528,1528
0,760,760
0,376,376
0,124,1144
1020,0,1528
0,0,1020
1020,0,508
632,0,1272
1272,0,1652
1652,0,760
760,0,376
376,0,124
1144,1020,0
1528,1528,0
1780,1780,0
884,884,0
1396,1396,0
1652,1652,0
760,884,0
376,376,0
0,124,1020
1020,508,1020
508,1272,508
1272,1652,252
1652,1780,124
760,884,1020
1396,376,508
632,124,252
124,1144,1144
0,508,508
0,252,252
0,124,124
0,0,0
0,1020,1020
0,508,508
0,124,124
0,0,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,124
1396,1272,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1652,1652,1652
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1144,124,0
508,1528,1020
252,1780,1528
124,884,760
0,376,376
1020,1144,1144
508,508,508
252,252,252
124,1144,1144
0,1528,1528
0,760,760
0,376,376
0,124,124
0,1020,1020
0,508,508
0,252,252
0,0,1020
1020,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
508,508,124
884,760,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1144,124,0
1528,1528,1020
760,1780,1528
376,884,760
124,376,376
1020,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1652,1652,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1652,1652,1020
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1652,1652,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1652,1652,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,0,0
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,508,508
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
0,376,376
0,1144,1144
0,0,0
0,252,252
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
1020,1020,124
376,252,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,0
1904,1904,1020
1904,1904,1528
1904,1904,1780
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
1904,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,0
1020,1020,1020
1528,1528,1528
760,760,760
376,376,376
1144,1144,1144
508,508,508
252,252,252
124,124,124
0,1020,1020
0,1528,1528
0,760,760
$finish called at time : 462784 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 214
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.875 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1390.875 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.875 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:50]
ERROR: [VRFC 10-3818] variable 'write_en' is driven by invalid combination of procedural drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:29]
WARNING: [VRFC 10-2921] 'write_en' driven by this always_ff block should not be driven by any other process [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:68]
ERROR: [VRFC 10-3818] variable 'write_pixel_count' is driven by invalid combination of procedural drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:40]
ERROR: [VRFC 10-3818] variable 'done' is driven by invalid combination of procedural drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:50]
ERROR: [VRFC 10-3818] variable 'buffer_toggle' is driven by invalid combination of procedural drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:30]
WARNING: [VRFC 10-2921] 'buffer_toggle' driven by this always_ff block should not be driven by any other process [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:107]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:107]
ERROR: [VRFC 10-8530] module 'memory_initialization' is ignored due to previous errors [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:50]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18856 KB (Peak: 18856 KB), Simulation CPU Usage: 24906 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:50]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18832 KB (Peak: 18832 KB), Simulation CPU Usage: 16265 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:50]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1390.875 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18928 KB (Peak: 18928 KB), Simulation CPU Usage: 18671 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:50]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18996 KB (Peak: 18996 KB), Simulation CPU Usage: 10233 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:50]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.875 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:94]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:53]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
0,1020,1020
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,376,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,632,632
252,760,252
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,884,760
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,252,1020
252,1528,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,1020,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,1780
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,376,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,632,124
252,1272,760
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,1396,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1272
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,760,1528
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,252
252,1272,252
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,760,1780
252,1780,1144
252,884,124
252,884,124
252,884,124
252,884,124
252,884,124
252,1396,124
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,124
0,1396,632
0,1396,632
0,1396,632
0,1396,632
0,1272,124
252,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
252,508,1020
124,0,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1528,252
124,1652,252
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
252,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,1396,1396
0,124,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1144
252,1780,760
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,252,1780
252,1780,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,252,760
252,760,1780
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,760,760
252,1780,760
252,252,760
252,252,760
252,252,760
252,252,760
252,252,760
252,1780,1272
124,0,1904
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1396
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,1528,1652
252,1272,252
376,884,884
376,884,884
376,884,884
376,884,884
376,376,376
376,884,376
376,376,376
376,884,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,1780,1904
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1396,1904
252,1904,1904
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
252,1272,376
0,508,884
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,884
0,508,124
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,0,632
252,252,760
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,884,884
376,884,884
376,376,884
376,376,884
376,1904,884
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1396,376
376,1272,1904
376,1272,1904
376,1272,1904
376,1272,1904
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,760
252,1904,760
252,1396,760
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
376,376,760
376,884,760
376,884,760
376,884,760
376,376,760
376,376,760
252,252,1396
0,0,884
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
252,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1396,1396
0,1528,1144
0,508,632
0,508,632
0,508,632
0,508,632
0,508,632
0,0,124
252,1780,1780
252,1272,760
252,252,1780
252,1780,1272
252,760,252
252,1780,1780
252,760,760
252,1780,1780
252,1272,760
252,252,1780
252,760,760
252,1780,1780
252,760,252
252,1272,1272
252,252,252
252,760,760
252,1780,1272
252,252,252
252,760,760
252,1272,1272
252,1780,1780
376,376,376
376,884,884
376,1396,1396
376,1904,1904
376,376,376
376,376,376
376,884,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1904,1904
376,1904,1904
376,1904,376
376,1904,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1272,884
124,508,1904
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
252,1904,1904
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,632
0,1020,1144
0,508,124
0,508,124
0,508,124
0,508,124
0,508,124
0,1528,124
124,124,124
124,1144,1652
124,1144,124
124,1144,124
124,1144,124
124,632,1144
124,1652,632
252,1272,252
252,252,1780
252,1272,760
252,252,1780
252,760,252
252,1272,1272
252,252,1780
252,252,252
252,760,760
252,760,760
252,760,252
252,760,760
252,760,760
376,376,376
376,1904,1904
376,1396,1396
376,376,376
376,1904,1904
376,884,884
376,1904,376
376,884,884
376,1904,1904
376,376,884
376,1396,1396
376,1904,1904
376,376,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,1396,376
376,508,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,508
124,508,632
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,632
0,0,508
0,1020,1020
0,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,252,252
252,1272,1272
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,884,884
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,508
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,508,1020
0,1528,1528
0,508,1020
124,124,632
124,1144,1652
124,1652,632
124,124,1144
124,632,1652
124,1144,124
124,1144,124
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,1780,1780
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,376,884
376,1904,1904
376,884,1396
376,1904,376
376,884,1396
376,1904,376
376,376,884
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,1396
376,884,1396
376,1396,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,0
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,0,508
0,1020,1020
124,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,252,252
252,1272,1272
252,252,1780
252,252,1780
252,1272,1272
252,1780,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
376,1396,1396
376,884,884
376,1904,376
376,1396,1396
376,376,884
376,1396,1904
376,376,884
376,884,1396
376,1904,376
376,376,884
376,884,1396
376,884,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,884,1904
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1396,1020
124,1020,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,1144
0,0,508
0,1020,1020
124,0,508
124,1144,1652
124,124,632
124,632,1144
124,632,1652
124,1652,632
124,124,1144
124,124,1144
252,1780,1272
252,1272,760
252,760,252
252,760,252
252,1780,1780
252,760,760
252,1780,1272
252,1272,760
252,1780,1780
376,376,376
376,884,884
376,884,884
376,884,884
376,376,376
376,376,376
376,1904,1904
376,884,1396
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,376,1780
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
252,1780,1528
0,508,1652
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,1144
0,508,0
0,0,508
0,1528,508
124,1144,124
124,632,1652
252,252,1272
252,1272,760
252,760,1780
252,252,1272
252,1272,252
252,1780,1272
252,760,252
252,1272,760
252,1780,1272
252,252,252
252,252,252
252,760,760
252,1272,1272
252,1780,1780
252,1780,1780
252,1272,1272
252,760,760
252,252,252
252,1272,1272
252,760,760
252,1780,1780
252,760,1272
252,1780,1780
252,760,760
252,1272,1780
252,252,252
252,252,760
252,1272,1780
252,1780,1780
252,1780,252
252,252,252
252,252,760
252,252,760
252,760,1272
252,760,1272
252,1780,760
376,508,1020
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,632,508
0,508,508
0,508,0
0,508,0
0,508,0
0,508,0
0,508,0
0,508,508
0,1020,508
0,508,0
0,1020,508
376,884,376
376,1396,884
376,376,1904
376,1396,884
376,376,376
376,1396,1396
376,376,376
376,1396,1396
376,1904,1904
376,884,884
376,1904,1904
376,376,376
376,1396,1396
376,376,376
0,1020,508
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,1528,1528
0,0,0
0,0,508
0,508,508
0,508,1020
0,1020,1020
0,1020,1020
0,1020,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,1020
124,0,1020
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,1528,1528
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1528,0
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,508
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,0
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
$finish called at time : 454664 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 210
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.145 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.145 ; gain = 0.402
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1506.145 ; gain = 0.402
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:94]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:53]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
0,1020,1020
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,376,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,632,632
252,760,252
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,884,760
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,252,1020
252,1528,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,1020,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,1780
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,376,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,632,124
252,1272,760
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,1396,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1272
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,760,1528
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,252
252,1272,252
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,760,1780
252,1780,1144
252,884,124
252,884,124
252,884,124
252,884,124
252,884,124
252,1396,124
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,124
0,1396,632
0,1396,632
0,1396,632
0,1396,632
0,1272,124
252,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
252,508,1020
124,0,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1528,252
124,1652,252
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
252,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,1396,1396
0,124,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1144
252,1780,760
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,252,1780
252,1780,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,252,760
252,760,1780
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,760,760
252,1780,760
252,252,760
252,252,760
252,252,760
252,252,760
252,252,760
252,1780,1272
124,0,1904
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1396
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,1528,1652
252,1272,252
376,884,884
376,884,884
376,884,884
376,884,884
376,376,376
376,884,376
376,376,376
376,884,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,1780,1904
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1396,1904
252,1904,1904
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
252,1272,376
0,508,884
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,884
0,508,124
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,0,632
252,252,760
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,884,884
376,884,884
376,376,884
376,376,884
376,1904,884
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1396,376
376,1272,1904
376,1272,1904
376,1272,1904
376,1272,1904
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,760
252,1904,760
252,1396,760
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
376,376,760
376,884,760
376,884,760
376,884,760
376,376,760
376,376,760
252,252,1396
0,0,884
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
252,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1396,1396
0,1528,1144
0,508,632
0,508,632
0,508,632
0,508,632
0,508,632
0,0,124
252,1780,1780
252,1272,760
252,252,1780
252,1780,1272
252,760,252
252,1780,1780
252,760,760
252,1780,1780
252,1272,760
252,252,1780
252,760,760
252,1780,1780
252,760,252
252,1272,1272
252,252,252
252,760,760
252,1780,1272
252,252,252
252,760,760
252,1272,1272
252,1780,1780
376,376,376
376,884,884
376,1396,1396
376,1904,1904
376,376,376
376,376,376
376,884,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1904,1904
376,1904,1904
376,1904,376
376,1904,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1272,884
124,508,1904
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
252,1904,1904
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,632
0,1020,1144
0,508,124
0,508,124
0,508,124
0,508,124
0,508,124
0,1528,124
124,124,124
124,1144,1652
124,1144,124
124,1144,124
124,1144,124
124,632,1144
124,1652,632
252,1272,252
252,252,1780
252,1272,760
252,252,1780
252,760,252
252,1272,1272
252,252,1780
252,252,252
252,760,760
252,760,760
252,760,252
252,760,760
252,760,760
376,376,376
376,1904,1904
376,1396,1396
376,376,376
376,1904,1904
376,884,884
376,1904,376
376,884,884
376,1904,1904
376,376,884
376,1396,1396
376,1904,1904
376,376,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,1396,376
376,508,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,508
124,508,632
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,632
0,0,508
0,1020,1020
0,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,252,252
252,1272,1272
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,884,884
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,508
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,508,1020
0,1528,1528
0,508,1020
124,124,632
124,1144,1652
124,1652,632
124,124,1144
124,632,1652
124,1144,124
124,1144,124
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,1780,1780
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,376,884
376,1904,1904
376,884,1396
376,1904,376
376,884,1396
376,1904,376
376,376,884
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,1396
376,884,1396
376,1396,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,0
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,0,508
0,1020,1020
124,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,252,252
252,1272,1272
252,252,1780
252,252,1780
252,1272,1272
252,1780,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
376,1396,1396
376,884,884
376,1904,376
376,1396,1396
376,376,884
376,1396,1904
376,376,884
376,884,1396
376,1904,376
376,376,884
376,884,1396
376,884,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,884,1904
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1396,1020
124,1020,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,1144
0,0,508
0,1020,1020
124,0,508
124,1144,1652
124,124,632
124,632,1144
124,632,1652
124,1652,632
124,124,1144
124,124,1144
252,1780,1272
252,1272,760
252,760,252
252,760,252
252,1780,1780
252,760,760
252,1780,1272
252,1272,760
252,1780,1780
376,376,376
376,884,884
376,884,884
376,884,884
376,376,376
376,376,376
376,1904,1904
376,884,1396
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,376,1780
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
252,1780,1528
0,508,1652
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,1144
0,508,0
0,0,508
0,1528,508
124,1144,124
124,632,1652
252,252,1272
252,1272,760
252,760,1780
252,252,1272
252,1272,252
252,1780,1272
252,760,252
252,1272,760
252,1780,1272
252,252,252
252,252,252
252,760,760
252,1272,1272
252,1780,1780
252,1780,1780
252,1272,1272
252,760,760
252,252,252
252,1272,1272
252,760,760
252,1780,1780
252,760,1272
252,1780,1780
252,760,760
252,1272,1780
252,252,252
252,252,760
252,1272,1780
252,1780,1780
252,1780,252
252,252,252
252,252,760
252,252,760
252,760,1272
252,760,1272
252,1780,760
376,508,1020
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,632,508
0,508,508
0,508,0
0,508,0
0,508,0
0,508,0
0,508,0
0,508,508
0,1020,508
0,508,0
0,1020,508
376,884,376
376,1396,884
376,376,1904
376,1396,884
376,376,376
376,1396,1396
376,376,376
376,1396,1396
376,1904,1904
376,884,884
376,1904,1904
376,376,376
376,1396,1396
376,376,376
0,1020,508
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,1528,1528
0,0,0
0,0,508
0,508,508
0,508,1020
0,1020,1020
0,1020,1020
0,1020,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,1020
124,0,1020
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,1528,1528
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1528,0
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,508
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,0
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
$finish called at time : 454664 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 210
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.191 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1506.191 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1506.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_modified' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:94]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:53]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_modified_behav -key {Behavioral:sim_1:Functional:tb1_modified} -tclbatch {tb1_modified.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb1_modified.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
0,1020,1020
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,376,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,632,632
252,760,252
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,884,760
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,252,1020
252,1528,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,1020,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,1780
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,376,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,632,124
252,1272,760
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,1396,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1272
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,760,1528
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,252
252,1272,252
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,760,1780
252,1780,1144
252,884,124
252,884,124
252,884,124
252,884,124
252,884,124
252,1396,124
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,124
0,1396,632
0,1396,632
0,1396,632
0,1396,632
0,1272,124
252,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
252,508,1020
124,0,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1528,252
124,1652,252
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
252,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,1396,1396
0,124,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1144
252,1780,760
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,252,1780
252,1780,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,252,760
252,760,1780
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,760,760
252,1780,760
252,252,760
252,252,760
252,252,760
252,252,760
252,252,760
252,1780,1272
124,0,1904
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1396
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,1528,1652
252,1272,252
376,884,884
376,884,884
376,884,884
376,884,884
376,376,376
376,884,376
376,376,376
376,884,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,1780,1904
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1396,1904
252,1904,1904
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
252,1272,376
0,508,884
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,884
0,508,124
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,0,632
252,252,760
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,884,884
376,884,884
376,376,884
376,376,884
376,1904,884
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1396,376
376,1272,1904
376,1272,1904
376,1272,1904
376,1272,1904
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,760
252,1904,760
252,1396,760
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
376,376,760
376,884,760
376,884,760
376,884,760
376,376,760
376,376,760
252,252,1396
0,0,884
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
252,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1396,1396
0,1528,1144
0,508,632
0,508,632
0,508,632
0,508,632
0,508,632
0,0,124
252,1780,1780
252,1272,760
252,252,1780
252,1780,1272
252,760,252
252,1780,1780
252,760,760
252,1780,1780
252,1272,760
252,252,1780
252,760,760
252,1780,1780
252,760,252
252,1272,1272
252,252,252
252,760,760
252,1780,1272
252,252,252
252,760,760
252,1272,1272
252,1780,1780
376,376,376
376,884,884
376,1396,1396
376,1904,1904
376,376,376
376,376,376
376,884,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1904,1904
376,1904,1904
376,1904,376
376,1904,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1272,884
124,508,1904
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
252,1904,1904
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,632
0,1020,1144
0,508,124
0,508,124
0,508,124
0,508,124
0,508,124
0,1528,124
124,124,124
124,1144,1652
124,1144,124
124,1144,124
124,1144,124
124,632,1144
124,1652,632
252,1272,252
252,252,1780
252,1272,760
252,252,1780
252,760,252
252,1272,1272
252,252,1780
252,252,252
252,760,760
252,760,760
252,760,252
252,760,760
252,760,760
376,376,376
376,1904,1904
376,1396,1396
376,376,376
376,1904,1904
376,884,884
376,1904,376
376,884,884
376,1904,1904
376,376,884
376,1396,1396
376,1904,1904
376,376,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,1396,376
376,508,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,508
124,508,632
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,632
0,0,508
0,1020,1020
0,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,252,252
252,1272,1272
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,884,884
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,508
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,508,1020
0,1528,1528
0,508,1020
124,124,632
124,1144,1652
124,1652,632
124,124,1144
124,632,1652
124,1144,124
124,1144,124
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,1780,1780
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,376,884
376,1904,1904
376,884,1396
376,1904,376
376,884,1396
376,1904,376
376,376,884
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,1396
376,884,1396
376,1396,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,0
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,0,508
0,1020,1020
124,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,252,252
252,1272,1272
252,252,1780
252,252,1780
252,1272,1272
252,1780,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
376,1396,1396
376,884,884
376,1904,376
376,1396,1396
376,376,884
376,1396,1904
376,376,884
376,884,1396
376,1904,376
376,376,884
376,884,1396
376,884,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,884,1904
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1396,1020
124,1020,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,1144
0,0,508
0,1020,1020
124,0,508
124,1144,1652
124,124,632
124,632,1144
124,632,1652
124,1652,632
124,124,1144
124,124,1144
252,1780,1272
252,1272,760
252,760,252
252,760,252
252,1780,1780
252,760,760
252,1780,1272
252,1272,760
252,1780,1780
376,376,376
376,884,884
376,884,884
376,884,884
376,376,376
376,376,376
376,1904,1904
376,884,1396
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,376,1780
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
252,1780,1528
0,508,1652
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,1144
0,508,0
0,0,508
0,1528,508
124,1144,124
124,632,1652
252,252,1272
252,1272,760
252,760,1780
252,252,1272
252,1272,252
252,1780,1272
252,760,252
252,1272,760
252,1780,1272
252,252,252
252,252,252
252,760,760
252,1272,1272
252,1780,1780
252,1780,1780
252,1272,1272
252,760,760
252,252,252
252,1272,1272
252,760,760
252,1780,1780
252,760,1272
252,1780,1780
252,760,760
252,1272,1780
252,252,252
252,252,760
252,1272,1780
252,1780,1780
252,1780,252
252,252,252
252,252,760
252,252,760
252,760,1272
252,760,1272
252,1780,760
376,508,1020
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,632,508
0,508,508
0,508,0
0,508,0
0,508,0
0,508,0
0,508,0
0,508,508
0,1020,508
0,508,0
0,1020,508
376,884,376
376,1396,884
376,376,1904
376,1396,884
376,376,376
376,1396,1396
376,376,376
376,1396,1396
376,1904,1904
376,884,884
376,1904,1904
376,376,376
376,1396,1396
376,376,376
0,1020,508
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,1528,1528
0,0,0
0,0,508
0,508,508
0,508,1020
0,1020,1020
0,1020,1020
0,1020,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,1020
124,0,1020
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,1528,1528
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1528,0
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,508
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,0
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
$finish called at time : 454664 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 210
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.430 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1506.430 ; gain = 0.238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_modified_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.430 ; gain = 0.238
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:94]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1508.859 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1508.859 ; gain = 2.430
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1508.934 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18896 KB (Peak: 18896 KB), Simulation CPU Usage: 27843 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:94]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.934 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.934 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18928 KB (Peak: 18928 KB), Simulation CPU Usage: 17687 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:05:52 . Memory (MB): peak = 1509.062 ; gain = 0.129
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:05:53 . Memory (MB): peak = 1509.062 ; gain = 0.129
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18880 KB (Peak: 18880 KB), Simulation CPU Usage: 11421 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1509.762 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.762 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
