$version Generated by VerilatedVcd $end
$date Sat Oct 29 20:35:28 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 12 ' bcd [11:0] $end
  $var wire  1 # clk $end
  $var wire  1 % en $end
  $var wire  1 $ rst $end
  $var wire  8 & v [7:0] $end
  $scope module topLayer $end
   $var wire 32 * WIDTH [31:0] $end
   $var wire 12 ' bcd [11:0] $end
   $var wire  1 # clk $end
   $var wire  8 ( count [7:0] $end
   $var wire  1 % en $end
   $var wire  1 $ rst $end
   $var wire  8 & v [7:0] $end
   $scope module myCounter $end
    $var wire 32 * WIDTH [31:0] $end
    $var wire  1 # clk $end
    $var wire  8 ( count [7:0] $end
    $var wire  1 % en $end
    $var wire  1 $ rst $end
   $upscope $end
   $scope module myDecoder $end
    $var wire 12 ' BCD [11:0] $end
    $var wire 32 + i [31:0] $end
    $var wire 20 ) result [19:0] $end
    $var wire  8 & x [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000 &
b000000000000 '
b00000000 (
b00000000000000000000 )
b00000000000000000000000000001000 *
b00000000000000000000000000001000 +
#1
1#
#2
0#
b11110011 &
#3
1#
b001001000011 '
b00100100001100000000 )
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0#
#47
1#
#48
0#
#49
1#
#50
0#
#51
1#
#52
0#
#53
1#
#54
0#
#55
1#
#56
0#
#57
1#
#58
0#
#59
1#
#60
0#
#61
1#
#62
0#
#63
1#
#64
0#
#65
1#
#66
0#
#67
1#
#68
0#
#69
1#
#70
0#
#71
1#
#72
0#
#73
1#
#74
0#
#75
1#
#76
0#
#77
1#
#78
0#
#79
1#
#80
0#
#81
1#
#82
0#
#83
1#
#84
0#
#85
1#
#86
0#
#87
1#
#88
0#
#89
1#
#90
0#
#91
1#
#92
0#
#93
1#
#94
0#
#95
1#
#96
0#
#97
1#
#98
0#
#99
1#
