<p><br/></p><h2 id="WeeklyHW/DV/SWSyncup-"><time datetime="2021-04-21" class="date-past">21 Apr 2021</time> </h2><p><br/></p><ol><li>Bring up with new networks<ol><li>CCE bring up <ol><li>Reads are up, full CL reads</li><li>Adding logic to handle write data to DMI</li><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a>  to provide SN to MN mapping for attributes </li><li>working on getting multiple reads and writes stimulus in</li></ol></li><li>CHI AIU <ol><li>Bring up of Atomics new flow in progress </li><li>Debugging snoop failure with new flow </li></ol></li><li>DII<ol><li>nothing much to report </li></ol></li><li>IOAIU <ol><li>New flow pending as working on 3.0.1 fixes</li></ol></li><li>DMI<ol><li>Working on resolving compile issues</li></ol></li><li>Full system <ol><li>Boot region test is working from CHI AIU</li><li>DII access test is working. </li><li>will try full CL coherent reads </li></ol></li></ol></li><li>CCP integration IOAIU <ol><li>Progress blocked due to 3.0.1 work on IOAIU </li><li>Working on tag part of the replay</li><li>Stand alone TB<ol><li>cache model is up, working on checks in SB</li><li>30 transactions mixed traffic.  </li></ol></li></ol></li><li>CHI E <ol><li>New atomic flow is in </li><li>updated the CPR file for CHI AIU </li><li>TB is able to compile locally, test fails, need to debug. </li></ol></li><li>DMI <ol><li>Working on resolving compile issues</li></ol></li><li>Tempo  No progress, working on 3.0  </li></ol><p><br/></p><h2 id="WeeklyHW/DV/SWSyncup-.1"><time datetime="2021-04-14" class="date-past">14 Apr 2021</time> </h2><p><br/></p><ol><li>Bring up with new networks <ol><li>CCE bring up <ol><li>Reads are up debugging the ID failure caught by scoreboard </li><li>Writes have stimulus need to debug this.</li><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a>  to provide SN to MN mapping for attributes </li><li>working on getting multiple reads and writes stimulus in</li></ol></li><li>CHI AIU <ol><li>Mixed reads and writes working</li><li>Seeing failures with atomics </li><li>Debugging snoop failure with new flow </li></ol></li><li>DII<ol><li>nothing much to report </li></ol></li><li>IOAIU <ol><li>New flow pending as working on 3.0.1 fixes</li></ol></li><li>DMI <ol><li>working on bringing up CHI DMI configuration</li><li>DII instatation as AXI DMI issues are resolved </li></ol></li><li>Full sys with DII boot<ol><li>Failing with a hang on first access under debug. </li></ol></li></ol></li><li>CCP integration IOAIU <ol><li>Progress blocked due to 3.0.1 work on IOAIU </li><li>Stand alone TB <ol><li>working on TB side to bring up cache model </li><li>reads, writes and evictions are working </li></ol></li><li>Working on tag part of the error handling</li><li>DV to provide functional coverage doc  </li></ol></li><li>CHI -E <ol><li>All command types have been implemented </li><li>CHI-E TB updates in progress lower priority<ol><li>working on resolving compilation issues </li></ol></li><li>CAIU tachl CPR has been updated</li></ol></li><li>DMI <ol><li>Checked in the stub</li><li>Will check in rest of the files ass soon as it is compile clean  </li></ol></li><li>Tempo  No progresss, workign on 3.0  </li></ol><h2 id="WeeklyHW/DV/SWSyncup-.2"><time datetime="2021-04-07" class="date-past">07 Apr 2021</time> </h2><p><br/></p><ol><li>Bring up with new networks <ol><li>CCE bring up<ol><li>Need to still debug X propagation on reads </li><li>Scoreboard is now enabled, Write test is failing on a time out waiting for CmdReq to Dmi </li></ol></li><li>CHI AIU <ol><li>pending data mismatch with snoop old flow </li><li>was able to get about 1K reads, looking into a possible Scoreboard issue with different seed.</li><li>Next will work on mixed reads and writes </li></ol></li><li>DII <ol><li>new flow is up and running with updates assertions </li></ol></li><li>IOAIU<ol><li>New flow pending as working on 3.0.1 fixes</li></ol></li><li> DMI<ol><li>DV needs to resolve AXI DMI as DII to make forward progress </li><li>Need to add a parameter fnType in DII to distinguish DMi and DII </li></ol></li><li>DVE<ol><li>no issues all test are passing </li></ol></li><li>Full system compile still passing  </li><li>Will work on<ol><li>Chip Boot process bring up which include CSR accesses . </li><li>NC DII read write access on external AXI bus</li></ol></li></ol></li><li>CCP integration IOAIU <ol><li>Adding checks on the DV side CPP </li><li>Progress blocked due to 3.0.1 work on IOAIU </li><li>CCP stand alone TB <ol><li>Miss allocate Read working </li><li>Hit read write working </li><li>seeing issues with evictions </li></ol></li><li>Error detection and decoding is done on the data side. </li><li>Working on the tag part, need to validate the reads </li></ol></li><li> CHI-E <ol><li>CHI-E TB updates in progress lower priority </li></ol></li><li>DMI <ol><li>pending checkin </li></ol></li><li>Tempo reviving existing code.  Nothing to report will work on it once full system is up <ol><li>updated transaction type for CHI E </li></ol></li></ol><h2 id="WeeklyHW/DV/SWSyncup-.3"><time datetime="2021-03-31" class="date-past">31 Mar 2021</time> </h2><p><br/></p><ol><li>Bring up with new networks <ol><li>CCE bring up → <ol><li>For reads seeing X on the data channel DtrReq (possible SPB issue?)</li><li>For writes not seeing any activity on MDN. seeing transactions on SDN</li><li>Workin on updating the scoreboard</li></ol></li><li>CHI AIU <ol><li>working on resolving data mismatch with snoop old flow </li><li>New flow hangs after 30 read transactions, under debug </li></ol></li><li>DII<ol><li>Simple read write test passes with the new flow </li></ol></li><li>IOAIU <ol><li>New flow pending as working on 3.0.1 fixes </li></ol></li><li>DMI<ol><li>waiting for RTL check in </li><li>SW should be able to get the CHI changes in today </li></ol></li><li>DVE <ol><li>need to look at RTL assert issue. </li></ol></li><li>Comiple <ol><li>are able to compile HW cfg 2 </li></ol></li></ol></li><li>CCP integration IOAIU <ol><li>Adding checks on the DC side</li><li>Progress blocked due to 3.0.1 work on IOAIU </li><li>Data path is done, need to work on replay </li><li>working on the tag part, need to validate the reads </li><li>working on miss allocate flow, need to debug RTL </li><li>CCP parameter cleanup and RTL update to use them </li></ol></li><li> CHI-E <ol><li>system coherency interface in verification </li><li>CHI-E TB updates in progress lower priority </li></ol></li><li>DMI <ol><li>90% done with initial RTL. </li></ol></li><li>Tempo reviving existing code.  Nothing to report  ETA 04/01</li></ol><p><br/></p><h2 id="WeeklyHW/DV/SWSyncup-.4"><time datetime="2021-03-24" class="date-past">24 Mar 2021</time> </h2><ol><li>Bring up with new networks<ol><li>CCE bring up → <ol><li>Reads are up </li><li>working on write data path bring up, somes stimulus and RTL fixes in progress</li><li>score board is not up yet this is just visual verification </li></ol></li><li>CHI AIU <ol><li>still debugging stashing snoops on older flow </li><li>BFM updated to support new read format, working on scoreboard updates </li><li>RTL will be ready for new read flow this week. </li></ol></li><li>DII <ol><li>normal read write passed, </li><li>RTL: need to work on updating the RTL will work on this after CHI AIU </li></ol></li><li>IOAIU <ol><li>new flow pending as working on 3.0.1 fixes </li></ol></li><li>DMI <ol><li>waiting for RTL check in</li></ol></li></ol></li><li>CCP integration into IOAIU <ol><li>One read test passes </li><li>working on read hit on hold till IOAIU 3.0 work is done</li><li>adding ECC for CCP, pending update path and replay </li><li>TB passing initial stimulus to CCP. needs debug with initialization step. </li></ol></li><li>CHI-E<ol><li>system coherency interface in verification </li><li>CHI-E TB updates in progress lower priority </li></ol></li><li>DMI <ol><li>90% done with initial RTL. </li><li>CHI interface on DMI SW support needed. <a class="confluence-userlink user-mention" data-account-id="624b36c9f813eb00692cb16c" href="https://arterisip.atlassian.net/wiki/people/624b36c9f813eb00692cb16c?ref=confluence" target="_blank" data-linked-resource-id="753840" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Dan Takyrbashev</a>  to check with <a class="confluence-userlink user-mention" data-account-id="624b37ccf407980070592366" href="https://arterisip.atlassian.net/wiki/people/624b37ccf407980070592366?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bhavya Kattapuni (Deactivated)</a></li></ol></li><li>Tempo reviving existing code.  Nothing to report  ETA 04/01</li></ol><h2 id="WeeklyHW/DV/SWSyncup-.5"><time datetime="2021-03-17" class="date-past">17 Mar 2021</time> </h2><p><br/></p><ol><li>Bring up with new networks <ol><li>CCE bring up → working on the SMI sequence at the DMI side, Spent time on ncore 3.0.1 stuff ETA  3/24</li><li>CCE → DV to provide basic write stimulus </li><li>CHI AIU other than stashing snoops everything else works.</li><li>DII write flow looks okay need to debug data mismatches. read flow needs to be debugged. seems like TB issues  </li><li>IOAIU TB BFM has been modified to support new read flow and <a class="confluence-userlink user-mention" data-account-id="624b37dc247a4b00691febd8" href="https://arterisip.atlassian.net/wiki/people/624b37dc247a4b00691febd8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Nabil Masri (Deactivated)</a> needs to look at it. </li></ol></li><li>CCP integration into IOAIU <ol><li>single first read is being flagged for eviction at tag lookup, in debug now.</li><li>ECC protection being added   </li><li><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a> working on stand alone TB, it is compile clean. working on providing stimulus</li></ol></li><li>CHI-E<ol><li>Maestro RTL generation is passing TB compile fails, need to clean up the TB </li></ol></li><li>DMI<ol><li>halfway through the data buffer. Need to checkin stub </li><li>SW work needed to add CHI interface in JSON </li></ol></li><li>Tempo reviving existing code.  Nothing to report  ETA 04/01</li></ol><h2 id="WeeklyHW/DV/SWSyncup-.6"><time datetime="2021-03-10" class="date-past">10 Mar 2021</time> </h2><p><br/></p><ol><li>Bring up with new networks <ol><li>Working on single read transaction for CCE. need to increase TB timeout</li><li>CCE TB working on DMI slave sequence ETA 03/17</li><li>CHI AIU running few transactions with old transaction flow, started failing after CFG update </li><li>DII dies after few transactions with old transaction flow. will try to get the new flow up by next week </li><li>IOAIU with ACE-Lite with old transaction flow works</li><li><a class="confluence-userlink user-mention" data-account-id="624b36e37a3f9e006ab52f4b" href="https://arterisip.atlassian.net/wiki/people/624b36e37a3f9e006ab52f4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bing Ji (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a>  to work on updating the system BFM.  hopefully have it done by 03/17</li></ol></li><li>CCP integration into IOAIU <ol><li><a class="confluence-userlink user-mention" data-account-id="624b3818258562006fa69311" href="https://arterisip.atlassian.net/wiki/people/624b3818258562006fa69311?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Clarino (Deactivated)</a> working on the TB updates ETA 03/17</li><li>memory wrapper update should be done by EOD</li></ol></li><li>CHI -E MTE logic is implemented <ol><li>ready for DV bring up (MTE)</li><li>Data check in ready for bring up </li><li>Protocol activity is ready for DV bring up </li><li>System coherency interface  in bringup </li><li>interleaving simulations working </li></ol></li><li>DMI will have RTL ready next week<ol><li>DV cleaned up CCP stuff in TB and have CHI interfaces </li></ol></li><li>CCP TB <ol><li><a class="confluence-userlink user-mention" data-account-id="624b36c9f813eb00692cb16c" href="https://arterisip.atlassian.net/wiki/people/624b36c9f813eb00692cb16c?ref=confluence" target="_blank" data-linked-resource-id="753840" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Dan Takyrbashev</a> to create a flist for this</li><li> <a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a> to work on getting the TB up. </li></ol></li><li>Tempo reviving existing code.  Nothing to report  ETA 04/01</li></ol><h2 id="WeeklyHW/DV/SWSyncup-.7"><time datetime="2021-03-03" class="date-past">03 Mar 2021</time> </h2><p><br/></p><ol><li>RTL generation with new networks<ol><li>CCE RTL and DV comiples, test simulates and fails</li><li>CHI AIU RTL compile needs SW update with DtrRsp change </li><li>IOAIU RTL compile needs to be tested</li><li>DII RTL compile needs to be tested</li></ol></li><li>CCP integration into IOAIU<ol><li>Able to deassert reset, have X propagation issue 10 cycles later, debugging <ol><li>ETA for this end of the week to get DV involved </li></ol></li></ol></li><li> CHI AIU CHI-E Interfaces are all done with dummy internal logic <ol><li>were able to run 2, 4 interleaved transaction. working on resolving BFM issue with 8 interleave (3.0.1 branch)</li><li>basic simulation on system coherency started on it </li></ol></li><li>DMI working on transaction control block.  </li><li>Tempo reviving existing code.  Nothing to report </li></ol><p><br/></p><h2 id="WeeklyHW/DV/SWSyncup-.8"><time datetime="2021-02-24" class="date-past">24 Feb 2021</time> </h2><p><br/></p><ol><li> RTL generation with new networks<ol><li>CCE - tACHL compile is clean for all units, RTL compile pending</li><li>Chein to update the HW-CFG 2 to use new template </li><li>Tso-Wei, Boon &amp; Nabil to make sure RTL is lint and vlog clean </li><li>Hema to work on Compile clean DV TB </li></ol></li><li>CCP conversion to tACHL<ol><li>working on getting the first test through. (errors and major warnings cleaned up) ETA 02/26</li><li>DV changes will come in after RTL changes are provided.</li></ol></li><li>CHI interface changes are in, need to work with SW to verify changes</li><li>CHI interface retry pending(used time to work on interleaving)</li><li>working on transaction control block, done with CHI interface part</li><li>DII will make updates to remove StrReq for reads </li><li>Tempo reviving existing code.    </li></ol><h2 id="WeeklyHW/DV/SWSyncup-.9"><time datetime="2021-02-17" class="date-past">17 Feb 2021</time> </h2><p><br/></p><ol><li>RTL generation with new network <ol><li>CCE - working on getting RTL compile clean</li><li>CCE TB compile command ETA - 02/19</li><li>DII, CHI-AIU, IO-AIU will work on getting RTL generated and comipel clean ETA 02/19 </li><li>DV clean up and compile clean ETA -02/23</li></ol></li><li>CCP conversion to tACHL done and the code compiles <ol><li>Working on converting multi ported macros ETA -02/17</li><li>release to IO AIU ETA -02/18</li><li>Need DV support next week ETA 02/21</li><li>working on integrating the CCP monitors, basic feature ETA 02/21</li></ol></li><li>CHI interface cpr is updated for protocol activity and sys coherency signals<ol><li>system coherency interface ready for bring up<ol><li>working on TB changes basic bring up ETA 02/19 </li></ol></li><li>retry protocol initial version ready for bring up<ol><li>Need changes at CHI BFM, need to quantify the changes</li></ol></li><li>Working on CHI-E interface support - ETA 02/23</li></ol></li><li>DMI tACHL coding in progress. </li><li>DII will make updates to remove StrReq for reads </li><li>Tempo reviving existing code. </li></ol><h2 id="WeeklyHW/DV/SWSyncup-.10"><time datetime="2021-02-10" class="date-past">10 Feb 2021</time> </h2><p><br/></p><ol><li>Generated SMI ports, working on connectivity by adding exception rules.<ul><li>Working with Tso-Wei to resolve CCE port issues</li><li>CCE tachl CPR needs to be updated </li><li>using modified version of HW cfg 2 </li><li>RTL generation ETA: 02/16 Tuesday</li><li>Lint clean up ETA: 02/19 Friday</li><li>DV compile clean up ETA: 02/19 Friday</li></ul></li><li>Working on tACHL conversion to CCP  ETA: 02/16 Tuesday</li><li>CCP top file is connected and integrated into IOAIU, should handle reads and writes once CCP is in. <ul><li>Need DV support next week ETA 02/18 Thursday.</li><li>Nabil to provide changes to DV (Vinod and David) Today </li><li>David can use Monitors built by Krishna </li></ul></li><li>CCE RTL generation for DV ETA 02/16 Tuesday</li><li>CHI AIU - Update CHI Interface CPR to support CHI-E and SYS signals ETA: 02/16 Tuesday<ul><li>SysCo signal bring up </li><li>Retry bring up</li><li>Data check bring up  </li><li>Another week or 2 for CHI-E bring up </li></ul></li><li>DMI tACHL code review 02/11 <ul><li>DV resource availability First week of March  </li></ul></li><li>DII will make updates to remove StrReq for reads </li><li>Tempo reviving existing code. </li></ol><p><br/></p><h2 id="WeeklyHW/DV/SWSyncup-.11"><time datetime="2021-02-03" class="date-past">03 Feb 2021</time> </h2><p><br/></p><p>SW deliverable/AIs<br/> </p><ol><li>Coherent network template this includes change in SMI parameters for all port and update DMI to support CHI master port Dan Takyrbashev<ol><li>SW delivery by 02/12, initial delivery by early next week</li><li>Compile clean by 02/19</li><li>@Khaleel add row names to the networks</li></ol></li><li>Updating unit level parameters - TCL update included  <ol><li>IOAIU </li><li>CHI AIU</li><li>CCE</li><li>DMI, DII  </li></ol></li></ol><p><br/> <br/>DV RTL AIs <br/> <br/>IOAIU - David working with Nabil</p>