Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Jan 27 16:37:41 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                            Instance                           |                                              Module                                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                  |                                                                                           (top) |      23634 |      23494 |       0 |  140 | 13435 |      8 |      8 |    0 |        324 |
|   bd_0_i                                                      |                                                                                            bd_0 |      23634 |      23494 |       0 |  140 | 13435 |      8 |      8 |    0 |        324 |
|     hls_inst                                                  |                                                                                 bd_0_hls_inst_0 |      23634 |      23494 |       0 |  140 | 13435 |      8 |      8 |    0 |        324 |
|       inst                                                    |                                                                      bd_0_hls_inst_0_top_kernel |      23634 |      23494 |       0 |  140 | 13435 |      8 |      8 |    0 |        324 |
|         (inst)                                                |                                                                      bd_0_hls_inst_0_top_kernel |          9 |          9 |       0 |    0 |  2667 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_phase1_norm_fu_490            |                                      bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase1_norm |       4801 |       4661 |       0 |  140 |  5064 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_phase1_norm_fu_490)        |                                      bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase1_norm |         22 |         18 |       0 |    4 |    66 |      0 |      0 |    0 |          0 |
|           sdiv_40ns_24s_40_44_1_U4                            |                                                bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_1 |       2410 |       2342 |       0 |   68 |  2530 |      0 |      0 |    0 |          0 |
|             (sdiv_40ns_24s_40_44_1_U4)                        |                                                bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_1 |       1016 |       1016 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_40ns_24s_40_44_1_divider_u        |                                     bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_1_divider_75 |       1395 |       1327 |       0 |   68 |  2442 |      0 |      0 |    0 |          0 |
|           sdiv_40ns_24s_40_44_1_U5                            |                                             bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_1_74 |       2342 |       2274 |       0 |   68 |  2466 |      0 |      0 |    0 |          0 |
|             (sdiv_40ns_24s_40_44_1_U5)                        |                                             bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_1_74 |        983 |        983 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_40ns_24s_40_44_1_divider_u        |                                        bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_1_divider |       1360 |       1292 |       0 |   68 |  2402 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_phase1_sum_fu_398             |                                       bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase1_sum |        109 |        109 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_phase1_sum_fu_398)         |                                       bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase1_sum |         63 |         63 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_phase2_accum_row_fu_406       |                                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase2_accum_row |        283 |        283 |       0 |    0 |  1567 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_phase2_accum_row_fu_406)   |                                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase2_accum_row |        164 |        164 |       0 |    0 |  1560 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |                            bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init_71 |        119 |        119 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_phase2_write_row_fu_515       |                                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase2_write_row |       2298 |       2298 |       0 |    0 |  4103 |      0 |      0 |    0 |          4 |
|           (grp_top_kernel_Pipeline_phase2_write_row_fu_515)   |                                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_phase2_write_row |        882 |        882 |       0 |    0 |  4101 |      0 |      0 |    0 |          0 |
|           mul_24s_24s_48_1_1_U97                              |                                                   bd_0_hls_inst_0_top_kernel_mul_24s_24s_48_1_1 |        675 |        675 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_24s_24s_48_1_1_U98                              |                                                bd_0_hls_inst_0_top_kernel_mul_24s_24s_48_1_1_70 |        701 |        701 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         mul_40s_42ns_81_1_1_U173                              |                                                  bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U174                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_0 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U175                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_1 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U176                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_2 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U177                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_3 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U178                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_4 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U179                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_5 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U180                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_6 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U181                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_7 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U182                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_8 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U183                              |                                                bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_9 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U184                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_10 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U185                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_11 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U186                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_12 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U187                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_13 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U188                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_14 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U189                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_15 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U190                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_16 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U191                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_17 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U192                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_18 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U193                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_19 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U194                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_20 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U195                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_21 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U196                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_22 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U197                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_23 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U198                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_24 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U199                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_25 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U200                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_26 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U201                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_27 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U202                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_28 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U203                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_29 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U204                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_30 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U205                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_31 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U206                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_32 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U207                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_33 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U208                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_34 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U209                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_35 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U210                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_36 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U211                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_37 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U212                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_38 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U213                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_39 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U214                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_40 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U215                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_41 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U216                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_42 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U217                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_43 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U218                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_44 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U219                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_45 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U220                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_46 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U221                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_47 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U222                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_48 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U223                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_49 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U224                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_50 |        185 |        185 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U225                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_51 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U226                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_52 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U227                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_53 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U228                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_54 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U229                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_55 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U230                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_56 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U231                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_57 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U232                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_58 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U233                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_59 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U234                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_60 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U235                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_61 |        203 |        203 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         mul_40s_42ns_81_1_1_U236                              |                                               bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1_62 |        200 |        200 |       0 |    0 |     0 |      0 |      0 |    0 |          5 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U |    bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W |        499 |        499 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U | bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W_63 |        535 |        535 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U | bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W_64 |        517 |        517 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U | bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W_65 |        490 |        490 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U | bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W_66 |        508 |        508 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U | bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W_67 |        526 |        526 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U | bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W_68 |        508 |        508 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
|         top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U   | bd_0_hls_inst_0_top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W_69 |        499 |        499 |       0 |    0 |     0 |      1 |      1 |    0 |          0 |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


