# Synopsys Constraint Checker, version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Aug  6 16:39:43 2018


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                            Ending                                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              System                                              |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                              top|PIXCLK                                          |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                              pll_pix2byte_RGB888_1lane|CLKOS2_inferred_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
oDDRx4|sclk_inferred_clock                          System                                              |     1000.000         |     No paths         |     No paths         |     No paths                         
oDDRx4|sclk_inferred_clock                          oDDRx4|sclk_inferred_clock                          |     1000.000         |     No paths         |     No paths         |     No paths                         
top|PIXCLK                                          System                                              |     1000.000         |     No paths         |     No paths         |     No paths                         
top|PIXCLK                                          top|PIXCLK                                          |     1000.000         |     No paths         |     No paths         |     No paths                         
top|PIXCLK                                          pll_pix2byte_RGB888_1lane|CLKOS2_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_pix2byte_RGB888_1lane|CLKOS2_inferred_clock     System                                              |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_pix2byte_RGB888_1lane|CLKOS2_inferred_clock     top|PIXCLK                                          |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_pix2byte_RGB888_1lane|CLKOS2_inferred_clock     pll_pix2byte_RGB888_1lane|CLKOS2_inferred_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

(none)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
