module sr_ff (
    input  wire s,       // Set
    input  wire r,       // Reset
    input  wire clk,     // Clock
    output reg  q,       // Output
    output wire qbar     // Complement
);

    assign qbar = ~q;

    always @(posedge clk) begin
        case ({s,r})
            2'b00: q <= q;       // No change
            2'b01: q <= 0;       // Reset
            2'b10: q <= 1;       // Set
            2'b11: q <= 1'bx;    // Invalid condition
        endcase
    end
endmodule
