Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 14 17:59:58 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lan_control_sets_placed.rpt
| Design       : lan
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    68 |
|    Minimum number of control sets                        |    68 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   225 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    68 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     4 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             154 |           48 |
| No           | No                    | Yes                    |              21 |            8 |
| No           | Yes                   | No                     |             222 |           95 |
| Yes          | No                    | No                     |             376 |          100 |
| Yes          | No                    | Yes                    |              71 |           24 |
| Yes          | Yes                   | No                     |             403 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                   Enable Signal                                                                                  |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                             | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0        |                1 |              1 |         1.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                          |                                                                                                                                                             |                1 |              2 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                2 |              3 |         1.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                          |                1 |              4 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |              4 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                           | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0        |                1 |              4 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                              |                2 |              4 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                  |                3 |              5 |         1.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                   | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |         2.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                  | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |         2.50 |
|  clk_125_BUFG                                  |                                                                                                                                                                                  |                                                                                                                                                             |                3 |              6 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                        | bd_base_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |         6.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                               | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                1 |              6 |         6.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                4 |              8 |         2.00 |
|  clk_125_BUFG                                  | i_eth_frm_tx/dat_tready_reg_0[0]                                                                                                                                                 |                                                                                                                                                             |                3 |              8 |         2.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                             |                1 |              8 |         8.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                   |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                             |                4 |              8 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                          |                                                                                                                                                             |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                             |                4 |              8 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0                                                                                                         | i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg                                                                                                    |                3 |              9 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_2_n_0                                                                                                              | i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg                                                                                                    |                4 |              9 |         2.25 |
|  clk_125_BUFG                                  | i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg                                                                                                | i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0                                                                |                5 |              9 |         1.80 |
|  clk_125_BUFG                                  | i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                   | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                  |                2 |              9 |         4.50 |
|  clk_125_BUFG                                  | i_eth_frm_tx/txdata[7]_i_1_n_0                                                                                                                                                   | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                  |                3 |              9 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                4 |             10 |         2.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                          |                5 |             10 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                             |                4 |             13 |         3.25 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             14 |         2.33 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                 |                                                                                                                                                             |                4 |             14 |         3.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                             |                4 |             14 |         3.50 |
|  clk_125_BUFG                                  | i_pwm/sel                                                                                                                                                                        | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                  |                4 |             14 |         3.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                           |                                                                                                                                                             |                3 |             16 |         5.33 |
|  clk_125_BUFG                                  | i_eth_frm_tx/cnt_bytes[15]_i_1_n_0                                                                                                                                               | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                  |                4 |             16 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                7 |             17 |         2.43 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                           |                                                                                                                                                             |                7 |             17 |         2.43 |
|  clk_125_BUFG                                  | i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0                                                                                                                | i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2                                                                                                    |                6 |             17 |         2.83 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg                                                                                                                                | i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg                                                                                                    |                5 |             17 |         3.40 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             19 |         3.17 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             19 |         3.17 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                             |                                                                                                                                                             |               10 |             20 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             20 |         5.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                8 |             21 |         2.62 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                  |                9 |             22 |         2.44 |
|  clk_125_BUFG                                  | i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg                                                                                                |                                                                                                                                                             |                8 |             26 |         3.25 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               13 |             27 |         2.08 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                             |                5 |             28 |         5.60 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                             |                6 |             28 |         4.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                8 |             28 |         3.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                             |                6 |             28 |         4.67 |
|  clk_125_BUFG                                  |                                                                                                                                                                                  | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                  |               13 |             28 |         2.15 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                             |                5 |             28 |         5.60 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg[0]                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               10 |             32 |         3.20 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  clk_125_BUFG                                  | i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/E[0]                                                                                                                     | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                  |               13 |             32 |         2.46 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                          |               10 |             32 |         3.20 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                             |                9 |             33 |         3.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                6 |             33 |         5.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               14 |             36 |         2.57 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                   |               15 |             36 |         2.40 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               14 |             40 |         2.86 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               |                                                                                                                                                             |               15 |             41 |         2.73 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                             |                7 |             46 |         6.57 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                             |                9 |             46 |         5.11 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                  |                                                                                                                                                             |               60 |            205 |         3.42 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


