\hypertarget{structLTDC__TypeDef}{}\doxysection{LTDC\+\_\+\+Type\+Def Struct Reference}
\label{structLTDC__TypeDef}\index{LTDC\_TypeDef@{LTDC\_TypeDef}}


LCD-\/\+TFT Display Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga1a43b1a297bbe2126e6697a09d21612d}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaa5bb98a48470eaf50559e916bce23278}{SSCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaefc3daf9db06d441115572be02bb49bd}{BPCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga20602a2e34b3e4e97e07474e5ad9c22b}{AWCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga7a7b8762321bdcdc8def7a6ace94a455}{TWCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga154e0514cfca7449156dd5a9133631ac}{GCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaadd4b8262474fe610f5414e1ff2fbcbe}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga502dd9d2d17025a90bdf968eb29827f2}{SRCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gae3e85d4ed370a42e7fd46d059dffaaa8}{RESERVED2}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gacf20a59c07d3e013d0207b1719b973b6}{BCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gafffbe3c266a4f2bd842eb96103b65dac}{RESERVED3}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga0ab6c92574cc246707aa1371e3c5cb85}{IER}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga2e3f3fba908b85d2fcf1eaab6b5600bf}{ISR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga7c7225eb9029a81f17b60cf4104eaffb}{ICR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga74a5f74bb4f174bbda1e2dc3cce9f536}{LIPCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaf019d85ce2b876ee99d994a09de12ec3}{CPSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga6d6675f23322e241122468935ee60ed1}{CDSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LCD-\/\+TFT Display Controller. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
