# FPGA-Workshop

## Problem Statements

### Verilog Basics:
- [ ] [XNOR Gate](https://hdlbits.01xz.net/wiki/Xnorgate)
- [ ] [Vector concatenation](https://hdlbits.01xz.net/wiki/Vector3)
- [ ] [Carry-Select adder](https://hdlbits.01xz.net/wiki/Module_cseladd)
- [ ] [Always (Combinational)](https://hdlbits.01xz.net/wiki/Alwaysblock1)
- [ ] [Case statement](https://hdlbits.01xz.net/wiki/Always_case)
- [ ] [Conditional ternary operator](https://hdlbits.01xz.net/wiki/Conditional)

### Combinational circuits:
- [ ] [7420 IC](https://hdlbits.01xz.net/wiki/7420)
- [ ] [Thermostat](https://hdlbits.01xz.net/wiki/Thermostat)
- [ ] MUX (4 to 1) (From project)
- [ ] [Signed addition overflow](https://hdlbits.01xz.net/wiki/Exams/ece241_2014_q1c)

### Sequential circuits:
- [ ] [DFF with reset](https://hdlbits.01xz.net/wiki/dff8r)
- [ ] [DFF + Gate](https://hdlbits.01xz.net/wiki/exams/m2014_q4d)
- [ ] [MUX + DFFs](https://hdlbits.01xz.net/wiki/mt2015_muxdff) 
- [ ] 2-bit counter
- [ ] [Counter 1-12](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q7a)
- [ ] [4-bit Asynchronous Shift register](https://hdlbits.01xz.net/wiki/shift4)

### Miscellaneous:
- [ ] [FSM: Graph to Verilog](https://hdlbits.01xz.net/wiki/Fsm2s)
- [ ] [Finding bugs](https://hdlbits.01xz.net/wiki/bugs_mux2)
- [ ] [Writing testbench 1](https://hdlbits.01xz.net/wiki/Tb/clock)
- [ ] [Writing testbench 2](https://hdlbits.01xz.net/wiki/Tb/tb1)
