============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:41:48 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[1]/CLK                                0             0 R 
  out_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs319/A                                      +0     115   
  drc_bufs319/Y     BUFX2             3 16.6   22   +48     162 F 
  g243/A                                             +0     162   
  g243/YC           HAX1              1  3.4   20   +54     217 F 
  g239/B                                             +0     217   
  g239/YC           HAX1              1  3.4   20   +50     267 F 
  g235/B                                             +0     267   
  g235/YC           HAX1              1  3.4   20   +50     317 F 
  g231/B                                             +0     317   
  g231/YC           HAX1              1  3.4   20   +50     368 F 
  g227/B                                             +0     368   
  g227/YC           HAX1              1  3.4   20   +50     418 F 
  g223/B                                             +0     418   
  g223/YC           HAX1              1  3.4   20   +50     468 F 
  g219/B                                             +0     468   
  g219/YC           HAX1              1  3.4   20   +50     518 F 
  g215/B                                             +0     518   
  g215/YC           HAX1              1  3.4   20   +50     568 F 
  g211/B                                             +0     568   
  g211/YC           HAX1              1  3.4   20   +50     618 F 
  g207/B                                             +0     618   
  g207/YC           HAX1              1  1.8   15   +47     666 F 
  g3/B                                               +0     666   
  g3/Y              AND2X1            1  5.0   25   +50     715 F 
  g341/A                                             +0     715   
  g341/Y            XOR2X1            1  2.0   42   +34     749 R 
  out_reg[11]/D     DFFSR                            +0     749   
  out_reg[11]/CLK   setup                       0   +84     834 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4116ps 
Start-point  : stoch2bin_out/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[11]/D

path   2:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g2/A                                                  +0     667   
  g2/Y                 XOR2X1            1  2.0   41   +64     731 R 
  out_reg[0]/D         DFFSR                            +0     731   
  out_reg[0]/CLK       setup                       0   +84     816 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4134ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[0]/D

path   3:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g241/S                                                +0     667   
  g241/Y               MUX2X1            1  1.5   23   +71     738 F 
  g240/A                                                +0     738   
  g240/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[1]/D         DFFSR                            +0     743   
  out_reg[1]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   4:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g237/S                                                +0     667   
  g237/Y               MUX2X1            1  1.5   23   +71     738 F 
  g236/A                                                +0     738   
  g236/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[2]/D         DFFSR                            +0     743   
  out_reg[2]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   5:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g233/S                                                +0     667   
  g233/Y               MUX2X1            1  1.5   23   +71     738 F 
  g232/A                                                +0     738   
  g232/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[3]/D         DFFSR                            +0     743   
  out_reg[3]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   6:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g229/S                                                +0     667   
  g229/Y               MUX2X1            1  1.5   23   +71     738 F 
  g228/A                                                +0     738   
  g228/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[4]/D         DFFSR                            +0     743   
  out_reg[4]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   7:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g225/S                                                +0     667   
  g225/Y               MUX2X1            1  1.5   23   +71     738 F 
  g224/A                                                +0     738   
  g224/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[5]/D         DFFSR                            +0     743   
  out_reg[5]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   8:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g221/S                                                +0     667   
  g221/Y               MUX2X1            1  1.5   23   +71     738 F 
  g220/A                                                +0     738   
  g220/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[6]/D         DFFSR                            +0     743   
  out_reg[6]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   9:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g217/S                                                +0     667   
  g217/Y               MUX2X1            1  1.5   23   +71     738 F 
  g216/A                                                +0     738   
  g216/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[7]/D         DFFSR                            +0     743   
  out_reg[7]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path  10:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g74/B                                             +0     230   
      g74/Y            AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs76/A                                      +0     255   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     288 F 
      g73/A                                             +0     288   
      g73/Y            INVX1             1  2.7    0    -0     288 R 
      g72/B                                             +0     288   
      g72/Y            AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs/A                                        +0     308   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     343 F 
      g71/B                                             +0     343   
      g71/Y            OAI21X1           1  2.8   45   +40     383 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     383   
  g21/Y                NAND3X1           1  1.5   14   +20     403 F 
  drc_bufs/A                                            +0     403   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     436 F 
  g20/A                                                 +0     436   
  g20/Y                INVX1             2  3.9    0    +3     439 R 
prg_c/sn_out 
g25/B                                                   +0     439   
g25/Y                  AND2X1            1  2.3   35   +44     483 R 
g23/B                                                   +0     483   
g23/Y                  AND2X1           12 48.7  252  +184     667 R 
stoch2bin_out/en 
  g213/S                                                +0     667   
  g213/Y               MUX2X1            1  1.5   23   +71     738 F 
  g212/A                                                +0     738   
  g212/Y               INVX1             1  2.0    0    +5     743 R 
  out_reg[8]/D         DFFSR                            +0     743   
  out_reg[8]/CLK       setup                       0   +70     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[8]/D
