{
  "app": "Tiny Tapeout tt10 8f10bc8c",
  "repo": "https://github.com/fromafl/TT10_Verilog",
  "commit": "51c8eef60a2a4a9a94c5cd6e33fc7ef0ba08a4d9",
  "workflow_url": "https://github.com/fromafl/TT10_Verilog/actions/runs/13598720185",
  "sort_id": 1740817051874,
  "openlane_version": "OpenLane2 2.2.9",
  "pdk_version": "open_pdks 0fe599b2afb6708d281543108caf8310912f54af"
}