{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616418725632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616418725632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 18:42:05 2021 " "Processing started: Mon Mar 22 18:42:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616418725632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418725632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418725633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616418725988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616418725988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Register.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735076 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Control_Unit.v(66) " "Verilog HDL Expression warning at Control_Unit.v(66): truncated literal to match 16 bits" {  } { { "Control_Unit.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Control_Unit.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1616418735077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Control_Unit.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR Processor_datapath.v(11) " "Verilog HDL Declaration information at Processor_datapath.v(11): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu ALU Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Processor_datapath.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/state_machine.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file top_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_layer " "Found entity 1: top_layer" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616418735081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_layer " "Elaborating entity \"top_layer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616418735106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock " "Elaborating entity \"clock\" for hierarchy \"clock:clock\"" {  } { { "top_layer.v" "clock" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:state_machine " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:state_machine\"" {  } { { "top_layer.v" "state_machine" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:Processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:Processor\"" {  } { { "top_layer.v" "Processor" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit Processor:Processor\|control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"Processor:Processor\|control_unit:control_unit\"" {  } { { "Processor.v" "control_unit" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Processor:Processor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"Processor:Processor\|datapath:datapath\"" {  } { { "Processor.v" "datapath" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS Processor:Processor\|datapath:datapath\|BUS:BUS " "Elaborating entity \"BUS\" for hierarchy \"Processor:Processor\|datapath:datapath\|BUS:BUS\"" {  } { { "Processor_datapath.v" "BUS" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Processor:Processor\|datapath:datapath\|register:R " "Elaborating entity \"register\" for hierarchy \"Processor:Processor\|datapath:datapath\|register:R\"" {  } { { "Processor_datapath.v" "R" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC Processor:Processor\|datapath:datapath\|AC:AC " "Elaborating entity \"AC\" for hierarchy \"Processor:Processor\|datapath:datapath\|AC:AC\"" {  } { { "Processor_datapath.v" "AC" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:Processor\|datapath:datapath\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"Processor:Processor\|datapath:datapath\|PC:PC\"" {  } { { "Processor_datapath.v" "PC" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:Processor\|datapath:datapath\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"Processor:Processor\|datapath:datapath\|IR:IR\"" {  } { { "Processor_datapath.v" "IR" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:Processor\|datapath:datapath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Processor:Processor\|datapath:datapath\|ALU:ALU\"" {  } { { "Processor_datapath.v" "ALU" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735297 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALU.v(14) " "Verilog HDL Case Statement information at ALU.v(14): all case item expressions in this case statement are onehot" {  } { { "ALU.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/ALU.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616418735302 "|top_layer|Processor:Processor|datapath:datapath|ALU:ALU"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616418735628 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[0\] GND " "Pin \"addr_out\[0\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[1\] GND " "Pin \"addr_out\[1\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[2\] GND " "Pin \"addr_out\[2\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[3\] GND " "Pin \"addr_out\[3\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[4\] GND " "Pin \"addr_out\[4\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[5\] GND " "Pin \"addr_out\[5\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[6\] GND " "Pin \"addr_out\[6\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[7\] GND " "Pin \"addr_out\[7\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[8\] GND " "Pin \"addr_out\[8\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[9\] GND " "Pin \"addr_out\[9\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[10\] GND " "Pin \"addr_out\[10\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[11\] GND " "Pin \"addr_out\[11\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[12\] GND " "Pin \"addr_out\[12\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[13\] GND " "Pin \"addr_out\[13\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[14\] GND " "Pin \"addr_out\[14\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_out\[15\] GND " "Pin \"addr_out\[15\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|addr_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write\[0\] GND " "Pin \"mem_write\[0\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|mem_write[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write\[1\] GND " "Pin \"mem_write\[1\]\" is stuck at GND" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616418735650 "|top_layer|mem_write[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616418735650 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616418735656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/output_files/Processor.map.smsg " "Generated suppressed messages file D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616418735764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616418735764 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[0\] " "No output dependent on input pin \"dram_in\[0\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[1\] " "No output dependent on input pin \"dram_in\[1\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[2\] " "No output dependent on input pin \"dram_in\[2\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[3\] " "No output dependent on input pin \"dram_in\[3\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[4\] " "No output dependent on input pin \"dram_in\[4\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[5\] " "No output dependent on input pin \"dram_in\[5\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[6\] " "No output dependent on input pin \"dram_in\[6\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[7\] " "No output dependent on input pin \"dram_in\[7\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[8\] " "No output dependent on input pin \"dram_in\[8\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[9\] " "No output dependent on input pin \"dram_in\[9\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[10\] " "No output dependent on input pin \"dram_in\[10\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[11\] " "No output dependent on input pin \"dram_in\[11\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[12\] " "No output dependent on input pin \"dram_in\[12\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[13\] " "No output dependent on input pin \"dram_in\[13\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[14\] " "No output dependent on input pin \"dram_in\[14\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dram_in\[15\] " "No output dependent on input pin \"dram_in\[15\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|dram_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[0\] " "No output dependent on input pin \"iram_in\[0\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[1\] " "No output dependent on input pin \"iram_in\[1\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[2\] " "No output dependent on input pin \"iram_in\[2\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[3\] " "No output dependent on input pin \"iram_in\[3\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[4\] " "No output dependent on input pin \"iram_in\[4\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[5\] " "No output dependent on input pin \"iram_in\[5\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[6\] " "No output dependent on input pin \"iram_in\[6\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[7\] " "No output dependent on input pin \"iram_in\[7\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[8\] " "No output dependent on input pin \"iram_in\[8\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[9\] " "No output dependent on input pin \"iram_in\[9\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[10\] " "No output dependent on input pin \"iram_in\[10\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[11\] " "No output dependent on input pin \"iram_in\[11\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[12\] " "No output dependent on input pin \"iram_in\[12\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[13\] " "No output dependent on input pin \"iram_in\[13\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[14\] " "No output dependent on input pin \"iram_in\[14\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iram_in\[15\] " "No output dependent on input pin \"iram_in\[15\]\"" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616418735789 "|top_layer|iram_in[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616418735789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616418735790 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616418735790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616418735790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616418735802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 18:42:15 2021 " "Processing ended: Mon Mar 22 18:42:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616418735802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616418735802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616418735802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616418735802 ""}
