Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 21:36:28 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_30/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.091        0.000                      0                 2481        0.011        0.000                      0                 2481        2.043        0.000                       0                  2482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.318}        4.636           215.703         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.091        0.000                      0                 2481        0.011        0.000                      0                 2481        2.043        0.000                       0                  2482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.318ns period=4.636ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.318ns period=4.636ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.636ns  (vclock rise@4.636ns - vclock rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 2.096ns (47.080%)  route 2.356ns (52.920%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 6.398 - 4.636 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.245ns (routing 0.171ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2481, routed)        1.245     2.206    demux/CLK
    SLICE_X125Y466       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y466       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.284 r  demux/sel_reg[1]/Q
                         net (fo=49, routed)          0.190     2.474    demux/sel[1]
    SLICE_X125Y467       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     2.714 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.374     3.088    demux/sel_reg[0]_0[5]
    SLICE_X126Y461       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.184 r  demux/sel[8]_i_234/O
                         net (fo=1, routed)           0.010     3.194    demux/sel[8]_i_234_n_0
    SLICE_X126Y461       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.349 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.375    demux/sel_reg[8]_i_196_n_0
    SLICE_X126Y462       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.452 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.234     3.686    demux_n_10
    SLICE_X125Y463       LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.163     3.849 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.156     4.005    sel[8]_i_135_n_0
    SLICE_X125Y463       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.106 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     4.121    demux/sel[8]_i_73_0[6]
    SLICE_X125Y463       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.238 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.264    demux/sel_reg[8]_i_81_n_0
    SLICE_X125Y464       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.340 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.208     4.548    demux_n_89
    SLICE_X123Y464       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     4.687 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.159     4.846    sel[8]_i_32_n_0
    SLICE_X123Y464       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.897 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     4.919    demux/sel[8]_i_25_0[5]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.078 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.104    demux/sel_reg[8]_i_19_n_0
    SLICE_X123Y465       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.160 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.319     5.479    demux_n_104
    SLICE_X123Y466       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.685 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.172     5.857    sel_reg[8]_i_18_n_11
    SLICE_X124Y467       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.908 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     5.918    demux/sel_reg[5]_0[6]
    SLICE_X124Y467       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.033 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.059    demux/sel_reg[8]_i_4_n_0
    SLICE_X124Y468       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.135 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, routed)          0.186     6.321    demux/sel_reg[8]_i_5_n_14
    SLICE_X124Y466       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     6.371 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.141     6.512    demux/sel[3]_i_2_n_0
    SLICE_X123Y467       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.602 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.056     6.658    demux/sel20_in[0]
    SLICE_X123Y467       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.636     4.636 r  
    AR14                                              0.000     4.636 r  clk (IN)
                         net (fo=0)                   0.000     4.636    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.995 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.995    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.995 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.282    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.306 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2481, routed)        1.092     6.398    demux/CLK
    SLICE_X123Y467       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.362     6.760    
                         clock uncertainty           -0.035     6.724    
    SLICE_X123Y467       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.749    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.749    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[117].z_reg[117][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.318ns period=4.636ns})
  Destination:            genblk1[117].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.318ns period=4.636ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.200%)  route 0.066ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.094ns (routing 0.155ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.171ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2481, routed)        1.094     1.764    demux/CLK
    SLICE_X132Y493       FDRE                                         r  demux/genblk1[117].z_reg[117][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y493       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.823 r  demux/genblk1[117].z_reg[117][7]/Q
                         net (fo=1, routed)           0.066     1.889    genblk1[117].reg_in/D[7]
    SLICE_X132Y494       FDRE                                         r  genblk1[117].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2481, routed)        1.272     2.233    genblk1[117].reg_in/CLK
    SLICE_X132Y494       FDRE                                         r  genblk1[117].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.417     1.816    
    SLICE_X132Y494       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.878    genblk1[117].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.318 }
Period(ns):         4.636
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.636       3.346      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.318       2.043      SLICE_X128Y457  demux/genblk1[357].z_reg[357][2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.318       2.043      SLICE_X130Y459  demux/genblk1[357].z_reg[357][3]/C



