Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 17 20:55:33 2024
| Host         : LAPTOP-F3FG5CEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_mini_top_timing_summary_routed.rpt -pb soc_mini_top_timing_summary_routed.pb -rpx soc_mini_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_mini_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.495        0.000                      0                  914        0.122        0.000                      0                  914        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk_clk_pll         7.495        0.000                      0                  914        0.122        0.000                      0                  914        8.750        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.458ns  (logic 3.912ns (31.402%)  route 8.546ns (68.598%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.796     4.965    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X52Y134        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     5.313 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.052     6.365    cpu/u_regfile/rdata20[24]
    SLICE_X53Y135        LUT6 (Prop_lut6_I0_O)        0.328     6.693 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.445     7.138    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X53Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.262    cpu/u_regfile_n_5
    SLICE_X53Y133        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.798 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.557     8.355    cpu/rj_eq_rd
    SLICE_X53Y129        LUT6 (Prop_lut6_I3_O)        0.313     8.668 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.470     9.138    cpu/br_taken__0
    SLICE_X54Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.262 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000     9.262    cpu/pc[1]_i_4_n_0
    SLICE_X54Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  cpu/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    cpu/pc_reg[1]_i_1_n_0
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.146 r  cpu/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.146    cpu/pc_reg[5]_i_1_n_6
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.538    18.068    cpu/cpu_clk
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[6]/C
                         clock pessimism             -0.402    17.666    
                         clock uncertainty           -0.087    17.579    
    SLICE_X54Y129        FDRE (Setup_fdre_C_D)        0.062    17.641    cpu/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         17.641    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.347ns  (logic 3.801ns (30.785%)  route 8.546ns (69.215%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.796     4.965    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X52Y134        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     5.313 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.052     6.365    cpu/u_regfile/rdata20[24]
    SLICE_X53Y135        LUT6 (Prop_lut6_I0_O)        0.328     6.693 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.445     7.138    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X53Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.262    cpu/u_regfile_n_5
    SLICE_X53Y133        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.798 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.557     8.355    cpu/rj_eq_rd
    SLICE_X53Y129        LUT6 (Prop_lut6_I3_O)        0.313     8.668 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.470     9.138    cpu/br_taken__0
    SLICE_X54Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.262 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000     9.262    cpu/pc[1]_i_4_n_0
    SLICE_X54Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  cpu/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    cpu/pc_reg[1]_i_1_n_0
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.035 r  cpu/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.035    cpu/pc_reg[5]_i_1_n_7
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.538    18.068    cpu/cpu_clk
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[5]/C
                         clock pessimism             -0.402    17.666    
                         clock uncertainty           -0.087    17.579    
    SLICE_X54Y129        FDRE (Setup_fdre_C_D)        0.062    17.641    cpu/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         17.641    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.734ns  (logic 3.612ns (30.782%)  route 8.122ns (69.218%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.171     4.340    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRB1
    SLICE_X56Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     4.694 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           1.259     5.953    cpu/u_regfile/rdata20[8]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.348     6.301 r  cpu/u_regfile/alu_result_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.301    cpu/u_regfile_n_77
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.833 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu/alu_result_carry__1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    cpu/alu_result_carry__2_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.061    cpu/alu_result_carry__3_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.175    cpu/alu_result_carry__4_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.289    cpu/alu_result_carry__5_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.623 r  cpu/alu_result_carry__6/O[1]
                         net (fo=1, routed)           0.793     8.416    cpu/u_regfile/alu_result[29]
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.333     8.749 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.673     9.422    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X52Y135        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.545    18.075    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y135        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.418    17.657    
                         clock uncertainty           -0.087    17.570    
    SLICE_X52Y135        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452    17.118    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 3.668ns (30.031%)  route 8.546ns (69.969%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.796     4.965    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X52Y134        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     5.313 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.052     6.365    cpu/u_regfile/rdata20[24]
    SLICE_X53Y135        LUT6 (Prop_lut6_I0_O)        0.328     6.693 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.445     7.138    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X53Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.262    cpu/u_regfile_n_5
    SLICE_X53Y133        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.798 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.557     8.355    cpu/rj_eq_rd
    SLICE_X53Y129        LUT6 (Prop_lut6_I3_O)        0.313     8.668 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.470     9.138    cpu/br_taken__0
    SLICE_X54Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.262 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000     9.262    cpu/pc[1]_i_4_n_0
    SLICE_X54Y128        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.902 r  cpu/pc_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.902    cpu/pc_reg[1]_i_1_n_4
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.537    18.067    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[4]/C
                         clock pessimism             -0.379    17.688    
                         clock uncertainty           -0.087    17.601    
    SLICE_X54Y128        FDRE (Setup_fdre_C_D)        0.062    17.663    cpu/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         17.663    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.154ns  (logic 3.608ns (29.686%)  route 8.546ns (70.314%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.796     4.965    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X52Y134        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     5.313 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.052     6.365    cpu/u_regfile/rdata20[24]
    SLICE_X53Y135        LUT6 (Prop_lut6_I0_O)        0.328     6.693 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.445     7.138    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X53Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.262    cpu/u_regfile_n_5
    SLICE_X53Y133        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.798 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.557     8.355    cpu/rj_eq_rd
    SLICE_X53Y129        LUT6 (Prop_lut6_I3_O)        0.313     8.668 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.470     9.138    cpu/br_taken__0
    SLICE_X54Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.262 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000     9.262    cpu/pc[1]_i_4_n_0
    SLICE_X54Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.842 r  cpu/pc_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.842    cpu/pc_reg[1]_i_1_n_5
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.537    18.067    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
                         clock pessimism             -0.379    17.688    
                         clock uncertainty           -0.087    17.601    
    SLICE_X54Y128        FDRE (Setup_fdre_C_D)        0.062    17.663    cpu/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         17.663    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 3.590ns (31.103%)  route 7.952ns (68.897%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 18.072 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.171     4.340    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRB1
    SLICE_X56Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     4.694 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           1.259     5.953    cpu/u_regfile/rdata20[8]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.348     6.301 r  cpu/u_regfile/alu_result_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.301    cpu/u_regfile_n_77
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.833 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu/alu_result_carry__1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    cpu/alu_result_carry__2_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.061    cpu/alu_result_carry__3_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.175    cpu/alu_result_carry__4_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.289    cpu/alu_result_carry__5_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.602 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.794     8.395    cpu/u_regfile/alu_result[31]
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.332     8.727 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.503     9.230    cpu/u_regfile/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X56Y133        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.542    18.072    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X56Y133        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.402    17.670    
                         clock uncertainty           -0.087    17.583    
    SLICE_X56Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.466    17.117    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.117    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 3.590ns (31.139%)  route 7.939ns (68.861%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 18.073 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.171     4.340    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRB1
    SLICE_X56Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     4.694 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           1.259     5.953    cpu/u_regfile/rdata20[8]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.348     6.301 r  cpu/u_regfile/alu_result_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.301    cpu/u_regfile_n_77
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.833 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu/alu_result_carry__1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    cpu/alu_result_carry__2_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.061    cpu/alu_result_carry__3_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.175    cpu/alu_result_carry__4_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.289    cpu/alu_result_carry__5_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.602 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.794     8.395    cpu/u_regfile/alu_result[31]
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.332     8.727 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.490     9.217    cpu/u_regfile/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X56Y134        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.543    18.073    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y134        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.402    17.671    
                         clock uncertainty           -0.087    17.584    
    SLICE_X56Y134        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.466    17.118    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 3.478ns (30.306%)  route 7.998ns (69.694%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.171     4.340    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRB1
    SLICE_X56Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     4.694 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           1.259     5.953    cpu/u_regfile/rdata20[8]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.348     6.301 r  cpu/u_regfile/alu_result_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.301    cpu/u_regfile_n_77
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.833 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu/alu_result_carry__1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    cpu/alu_result_carry__2_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.061    cpu/alu_result_carry__3_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.175    cpu/alu_result_carry__4_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.488 r  cpu/alu_result_carry__5/O[3]
                         net (fo=1, routed)           0.803     8.290    cpu/u_regfile/alu_result[27]
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.334     8.624 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.540     9.164    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X52Y135        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.545    18.075    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y135        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.418    17.657    
                         clock uncertainty           -0.087    17.570    
    SLICE_X52Y135        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.436    17.134    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.134    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.405ns  (logic 3.612ns (31.671%)  route 7.793ns (68.329%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 18.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.171     4.340    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRB1
    SLICE_X56Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     4.694 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           1.259     5.953    cpu/u_regfile/rdata20[8]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.348     6.301 r  cpu/u_regfile/alu_result_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.301    cpu/u_regfile_n_77
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.833 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu/alu_result_carry__1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    cpu/alu_result_carry__2_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.061    cpu/alu_result_carry__3_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.175    cpu/alu_result_carry__4_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.289    cpu/alu_result_carry__5_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.623 r  cpu/alu_result_carry__6/O[1]
                         net (fo=1, routed)           0.793     8.416    cpu/u_regfile/alu_result[29]
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.333     8.749 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.344     9.093    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X52Y134        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.544    18.074    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y134        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.418    17.656    
                         clock uncertainty           -0.087    17.569    
    SLICE_X52Y134        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452    17.117    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.117    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.375ns  (logic 3.269ns (28.739%)  route 8.106ns (71.261%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.656    -2.312    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.856 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          1.573    -0.283    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A1
    SLICE_X48Y127        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     0.026 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=3, routed)           0.983     1.009    cpu/u_regfile/spo[26]
    SLICE_X53Y129        LUT4 (Prop_lut4_I0_O)        0.124     1.133 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.433     1.566    u_confreg/led_data_reg[15]_1
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.124     1.690 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.599     2.289    cpu/u_regfile/E[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           0.637     3.051    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.118     3.169 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.171     4.340    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRB1
    SLICE_X56Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     4.694 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           1.259     5.953    cpu/u_regfile/rdata20[8]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.348     6.301 r  cpu/u_regfile/alu_result_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.301    cpu/u_regfile_n_77
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.833 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu/alu_result_carry__1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    cpu/alu_result_carry__2_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.281 r  cpu/alu_result_carry__3/O[1]
                         net (fo=1, routed)           0.650     7.931    cpu/u_regfile/alu_result[17]
    SLICE_X54Y131        LUT2 (Prop_lut2_I0_O)        0.332     8.263 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.800     9.063    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X56Y131        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.539    18.069    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X56Y131        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.402    17.667    
                         clock uncertainty           -0.087    17.580    
    SLICE_X56Y131        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452    17.128    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.128    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  8.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.760%)  route 0.303ns (68.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.575    -0.545    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.303    -0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/A1
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.843    -0.308    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/WCLK
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.224    -0.532    
    SLICE_X56Y127        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.223    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.760%)  route 0.303ns (68.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.575    -0.545    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.303    -0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/A1
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.843    -0.308    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/WCLK
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.224    -0.532    
    SLICE_X56Y127        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.223    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.760%)  route 0.303ns (68.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.575    -0.545    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.303    -0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/A1
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.843    -0.308    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/WCLK
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.224    -0.532    
    SLICE_X56Y127        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.223    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.760%)  route 0.303ns (68.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.575    -0.545    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.303    -0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/A1
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.843    -0.308    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/WCLK
    SLICE_X56Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.224    -0.532    
    SLICE_X56Y127        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.223    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.624%)  route 0.206ns (59.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.576    -0.544    cpu/cpu_clk
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.206    -0.197    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/A4
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.844    -0.307    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/WCLK
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/CLK
                         clock pessimism             -0.224    -0.531    
    SLICE_X56Y128        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.331    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.624%)  route 0.206ns (59.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.576    -0.544    cpu/cpu_clk
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.206    -0.197    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/A4
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.844    -0.307    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/WCLK
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.224    -0.531    
    SLICE_X56Y128        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.331    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.624%)  route 0.206ns (59.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.576    -0.544    cpu/cpu_clk
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.206    -0.197    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/A4
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.844    -0.307    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/WCLK
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.224    -0.531    
    SLICE_X56Y128        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.331    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.624%)  route 0.206ns (59.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.576    -0.544    cpu/cpu_clk
    SLICE_X54Y129        FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.206    -0.197    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/A4
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.844    -0.307    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/WCLK
    SLICE_X56Y128        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.224    -0.531    
    SLICE_X56Y128        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.331    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.268%)  route 0.341ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.575    -0.545    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.341    -0.063    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/A1
    SLICE_X52Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.843    -0.308    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X52Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.203    -0.511    
    SLICE_X52Y127        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.202    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.268%)  route 0.341ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.575    -0.545    cpu/cpu_clk
    SLICE_X54Y128        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.341    -0.063    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/A1
    SLICE_X52Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.843    -0.308    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/WCLK
    SLICE_X52Y127        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.203    -0.511    
    SLICE_X52Y127        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.202    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X54Y128   cpu/pc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X54Y128   cpu/pc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X54Y128   cpu/pc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X54Y128   cpu/pc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X60Y123   cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X59Y131   u_confreg/led_data_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X59Y133   u_confreg/led_data_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X59Y131   u_confreg/led_data_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y133   cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y133   cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y133   cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y135   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y135   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y135   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y135   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y134   cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y134   cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y134   cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y131   cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y131   cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y131   cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y130   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y130   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y130   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y130   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y129   cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y129   cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y129   cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/CLK



