// Seed: 2569399705
module module_0;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1
);
  always id_1 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7
);
  logic id_9;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri1  id_0,
    input  wire  id_1,
    input  uwire id_2
);
  assign id_0 = ~-1;
  supply1 id_4 = -1'b0;
  module_0 modCall_1 ();
endmodule
