// Seed: 1320370037
module module_0;
  assign #("") id_1 = 1 - 1;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    output wand  id_2,
    input  logic id_3
);
  assign id_0 = 1;
  logic id_5;
  assign (supply1, highz0) id_5 = id_3;
  wire id_6;
  module_0(); id_7(
      .id_0(1),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_1),
      .id_4(id_3),
      .id_5(),
      .id_6(),
      .id_7(1),
      .id_8(1'h0 ^ 1),
      .id_9()
  );
  always @(posedge id_6 or 1) begin
    id_1 <= 1;
    $display(id_6);
    id_5 <= 1;
  end
endmodule
