{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "64a1e21b",
   "metadata": {},
   "source": [
    "## Simple Allo -> DSLX flow (stateless dataflow)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "4f094ffa",
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext autoreload\n",
    "%autoreload 2\n",
    "import allo\n",
    "from allo.ir.types import int32, uint32"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "b1176390",
   "metadata": {},
   "outputs": [],
   "source": [
    "def add(a: uint32, b: uint32) -> uint32:\n",
    "  return a + b\n",
    "\n",
    "s = allo.customize(add)\n",
    "code = s.build(target='xls')\n",
    "# print(code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "35a510ea",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate add proc\n",
    "for lhs, rhs, expected in [(0, 0, 0), (1, 2, 3), (123, 456, 579), (2**16, 2**16, 2**17)]:\n",
    "  code.test(lhs, rhs, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "8e831d56",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/add.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "code.interpret()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "ecc5b7bc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "package add\n",
      "\n",
      "file_number 0 \"abax/add.x\"\n",
      "\n",
      "chan add__in0(bits[32], id=0, kind=streaming, ops=receive_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)\n",
      "chan add__in1(bits[32], id=1, kind=streaming, ops=receive_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)\n",
      "chan add__out0(bits[32], id=2, kind=streaming, ops=send_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)\n",
      "\n",
      "top proc __add__add_0_next(__state: (), init={()}) {\n",
      "  after_all.4: token = after_all(id=4)\n",
      "  literal.3: bits[1] = literal(value=1, id=3)\n",
      "  after_all.9: token = after_all(id=9)\n",
      "  receive.5: (token, bits[32]) = receive(after_all.4, predicate=literal.3, channel=add__in0, id=5)\n",
      "  receive.10: (token, bits[32]) = receive(after_all.9, predicate=literal.3, channel=add__in1, id=10)\n",
      "  tmp0: bits[32] = tuple_index(receive.5, index=1, id=8, pos=[(0,10,15)])\n",
      "  tmp1: bits[32] = tuple_index(receive.10, index=1, id=13, pos=[(0,11,15)])\n",
      "  tmp2: bits[33] = zero_ext(tmp0, new_bit_count=33, id=14)\n",
      "  tmp3: bits[33] = zero_ext(tmp1, new_bit_count=33, id=15)\n",
      "  tok0: token = tuple_index(receive.5, index=0, id=7, pos=[(0,10,9)])\n",
      "  tok1: token = tuple_index(receive.10, index=0, id=12, pos=[(0,11,9)])\n",
      "  tmp4: bits[33] = add(tmp2, tmp3, id=16, pos=[(0,14,16)])\n",
      "  tok: token = after_all(tok0, tok1, id=18)\n",
      "  tmp5: bits[32] = bit_slice(tmp4, start=0, width=32, id=17)\n",
      "  __state: () = state_read(state_element=__state, id=2)\n",
      "  tuple.20: () = tuple(id=20, pos=[(0,9,17)])\n",
      "  __token: token = literal(value=token, id=1)\n",
      "  tuple_index.6: token = tuple_index(receive.5, index=0, id=6)\n",
      "  tuple_index.11: token = tuple_index(receive.10, index=0, id=11)\n",
      "  send.19: token = send(tok, tmp5, predicate=literal.3, channel=add__out0, id=19)\n",
      "  next_value.21: () = next_value(param=__state, value=tuple.20, id=21)\n",
      "}\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "code.to_ir()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "cc4164c8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "package add\n",
      "\n",
      "file_number 0 \"abax/add.x\"\n",
      "\n",
      "chan add__in0(bits[32], id=0, kind=streaming, ops=receive_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)\n",
      "chan add__in1(bits[32], id=1, kind=streaming, ops=receive_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)\n",
      "chan add__out0(bits[32], id=2, kind=streaming, ops=send_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)\n",
      "\n",
      "top proc __add__add_0_next() {\n",
      "  after_all.4: token = after_all(id=4)\n",
      "  receive.37: (token, bits[32]) = receive(after_all.4, channel=add__in0, id=37)\n",
      "  receive.38: (token, bits[32]) = receive(after_all.4, channel=add__in1, id=38)\n",
      "  tok0: token = tuple_index(receive.37, index=0, id=7, pos=[(0,10,9)])\n",
      "  tok1: token = tuple_index(receive.38, index=0, id=12, pos=[(0,11,9)])\n",
      "  tmp0: bits[32] = tuple_index(receive.37, index=1, id=8, pos=[(0,10,15)])\n",
      "  tmp1: bits[32] = tuple_index(receive.38, index=1, id=13, pos=[(0,11,15)])\n",
      "  tok: token = after_all(tok0, tok1, id=18)\n",
      "  tmp4__1: bits[32] = add(tmp0, tmp1, id=34, pos=[(0,14,16)])\n",
      "  send.39: token = send(tok, tmp4__1, channel=add__out0, id=39)\n",
      "}\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "code.opt()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "48892a7e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "codegen_main --delay_model=sky130 --reset=rst --pipeline_stages=1 abax/add.opt.ir\n",
      "\n",
      "module __add__add_0_next(\n",
      "  input wire clk,\n",
      "  input wire rst,\n",
      "  input wire [31:0] add__in0,\n",
      "  input wire add__in0_vld,\n",
      "  input wire [31:0] add__in1,\n",
      "  input wire add__in1_vld,\n",
      "  input wire add__out0_rdy,\n",
      "  output wire add__in0_rdy,\n",
      "  output wire add__in1_rdy,\n",
      "  output wire [31:0] add__out0,\n",
      "  output wire add__out0_vld\n",
      ");\n",
      "  reg [31:0] __add__in0_reg;\n",
      "  reg __add__in0_valid_reg;\n",
      "  reg [31:0] __add__in1_reg;\n",
      "  reg __add__in1_valid_reg;\n",
      "  reg [31:0] __add__out0_reg;\n",
      "  reg __add__out0_valid_reg;\n",
      "  wire add__out0_valid_inv;\n",
      "  wire p0_all_active_inputs_valid;\n",
      "  wire add__out0_valid_load_en;\n",
      "  wire add__out0_load_en;\n",
      "  wire p0_stage_done;\n",
      "  wire add__in0_valid_inv;\n",
      "  wire add__in1_valid_inv;\n",
      "  wire add__in0_valid_load_en;\n",
      "  wire add__in1_valid_load_en;\n",
      "  wire add__in0_load_en;\n",
      "  wire add__in1_load_en;\n",
      "  wire [31:0] tmp4__1;\n",
      "  assign add__out0_valid_inv = ~__add__out0_valid_reg;\n",
      "  assign p0_all_active_inputs_valid = __add__in0_valid_reg & __add__in1_valid_reg;\n",
      "  assign add__out0_valid_load_en = add__out0_rdy | add__out0_valid_inv;\n",
      "  assign add__out0_load_en = p0_all_active_inputs_valid & add__out0_valid_load_en;\n",
      "  assign p0_stage_done = p0_all_active_inputs_valid & add__out0_load_en;\n",
      "  assign add__in0_valid_inv = ~__add__in0_valid_reg;\n",
      "  assign add__in1_valid_inv = ~__add__in1_valid_reg;\n",
      "  assign add__in0_valid_load_en = p0_stage_done | add__in0_valid_inv;\n",
      "  assign add__in1_valid_load_en = p0_stage_done | add__in1_valid_inv;\n",
      "  assign add__in0_load_en = add__in0_vld & add__in0_valid_load_en;\n",
      "  assign add__in1_load_en = add__in1_vld & add__in1_valid_load_en;\n",
      "  assign tmp4__1 = __add__in0_reg + __add__in1_reg;\n",
      "  always_ff @ (posedge clk) begin\n",
      "    if (rst) begin\n",
      "      __add__in0_reg <= 32'h0000_0000;\n",
      "      __add__in0_valid_reg <= 1'h0;\n",
      "      __add__in1_reg <= 32'h0000_0000;\n",
      "      __add__in1_valid_reg <= 1'h0;\n",
      "      __add__out0_reg <= 32'h0000_0000;\n",
      "      __add__out0_valid_reg <= 1'h0;\n",
      "    end else begin\n",
      "      __add__in0_reg <= add__in0_load_en ? add__in0 : __add__in0_reg;\n",
      "      __add__in0_valid_reg <= add__in0_valid_load_en ? add__in0_vld : __add__in0_valid_reg;\n",
      "      __add__in1_reg <= add__in1_load_en ? add__in1 : __add__in1_reg;\n",
      "      __add__in1_valid_reg <= add__in1_valid_load_en ? add__in1_vld : __add__in1_valid_reg;\n",
      "      __add__out0_reg <= add__out0_load_en ? tmp4__1 : __add__out0_reg;\n",
      "      __add__out0_valid_reg <= add__out0_valid_load_en ? p0_all_active_inputs_valid : __add__out0_valid_reg;\n",
      "    end\n",
      "  end\n",
      "  assign add__in0_rdy = add__in0_load_en;\n",
      "  assign add__in1_rdy = add__in1_load_en;\n",
      "  assign add__out0 = __add__out0_reg;\n",
      "  assign add__out0_vld = __add__out0_valid_reg;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "code.to_vlog()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "b99c827f",
   "metadata": {},
   "outputs": [],
   "source": [
    "code.flow()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "624f45d9",
   "metadata": {},
   "source": [
    "## Some other examples"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "62b7a046",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module {\n",
      "  func.func @mac(%arg0: i32, %arg1: i32, %arg2: i32) -> i32 attributes {itypes = \"sss\", otypes = \"s\"} {\n",
      "    %0 = arith.extsi %arg0 : i32 to i64\n",
      "    %1 = arith.extsi %arg1 : i32 to i64\n",
      "    %2 = arith.muli %0, %1 : i64\n",
      "    %3 = arith.extsi %2 : i64 to i65\n",
      "    %4 = arith.extsi %arg2 : i32 to i65\n",
      "    %5 = arith.addi %3, %4 : i65\n",
      "    %6 = arith.trunci %5 : i65 to i32\n",
      "    return %6 : i32\n",
      "  }\n",
      "}\n",
      "\n",
      "pub proc mac {\n",
      "  in0: chan<s32> in;\n",
      "  in1: chan<s32> in;\n",
      "  in2: chan<s32> in;\n",
      "  out0: chan<s32> out;\n",
      "\n",
      "  config(in0: chan<s32> in, in1: chan<s32> in, in2: chan<s32> in, out0: chan<s32> out) { (in0, in1, in2, out0) }\n",
      "\n",
      "  init { () }\n",
      "\n",
      "  next(state: ()) {\n",
      "    let (tok0, tmp0) = recv(join(), in0);\n",
      "    let (tok1, tmp1) = recv(join(), in1);\n",
      "    let (tok2, tmp2) = recv(join(), in2);\n",
      "    let tmp3 = (tmp0 as s64);\n",
      "    let tmp4 = (tmp1 as s64);\n",
      "    let tmp5 = (tmp3 * tmp4);\n",
      "    let tmp6 = (tmp5 as sN[65]);\n",
      "    let tmp7 = (tmp2 as sN[65]);\n",
      "    let tmp8 = (tmp6 + tmp7);\n",
      "    let tmp9 = (tmp8 as s32);\n",
      "    let tok = join(tok0, tok1, tok2);\n",
      "    send(tok, out0, tmp9);\n",
      "  }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "# supports both unsigned and signed integers\n",
    "def mac(a: int32, b: int32, c: int32) -> int32:\n",
    "  return (a * b) + c\n",
    "\n",
    "s = allo.customize(mac)\n",
    "print(s.module)\n",
    "code = s.build(target='xls')\n",
    "print(code)\n",
    "# print(code)\n",
    "# code.flow()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "4c39024d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] mac_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] mac_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] mac_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate mac proc\n",
    "for a, b, c, expected in [(2, 3, 4, 10), (5, -1, 7, 2), (-4, 5, 6, -14)]:\n",
    "  code.test(a, b, c, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "eb55fc82",
   "metadata": {},
   "outputs": [],
   "source": [
    "# supports multiple outputs\n",
    "def wsa(a: int32, b: int32) -> (int32, int32, int32):\n",
    "  return a | b, a & b, a ^ b\n",
    "\n",
    "s = allo.customize(wsa)\n",
    "code = s.build(target='xls')\n",
    "# print(code)\n",
    "code.flow()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "3877a768",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] wsa_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] wsa_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] wsa_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate wsa proc\n",
    "for a, b in [(0, 0), (5, 3), (-1, 7)]:\n",
    "  code.test(a, b, a | b, a & b, a ^ b)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "8da34fbf",
   "metadata": {},
   "outputs": [],
   "source": [
    "# supports (basic) conditional statements\n",
    "def max(a: int32, b: int32) -> int32:\n",
    "  return a if (a > b) else b\n",
    "\n",
    "s = allo.customize(max)\n",
    "code = s.build(target='xls')\n",
    "# print(code)\n",
    "# code.flow()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "87789faa",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] max_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] max_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] max_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate max proc\n",
    "for lhs, rhs, expected in [(-3, -7, -3), (10, 4, 10), (5, 9, 9)]:\n",
    "  code.test(lhs, rhs, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "2e28f8d3",
   "metadata": {},
   "outputs": [],
   "source": [
    "# supports (basic) conditional statements\n",
    "def incr(a: int32) -> int32:\n",
    "  return a + 1\n",
    "\n",
    "s = allo.customize(incr)\n",
    "code = s.build(target='xls')\n",
    "# print(code)\n",
    "# code.flow()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "dd2807b7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] incr_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] incr_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] incr_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] incr_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate incr proc\n",
    "for value, expected in [(-1, 0), (0, 1), (41, 42), (2**10, 2**10 + 1)]:\n",
    "  code.test(value, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "9b367262",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/fact.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Generate XLS/DSLX code for fact function\n",
    "def fact(a: int32) -> int32:\n",
    "  acc: int32 = 1\n",
    "  for i in range(a):\n",
    "    acc *= (i + 1)\n",
    "  return acc\n",
    "\n",
    "s = allo.customize(fact)\n",
    "# print(s.module)\n",
    "code = s.build(target='xls')\n",
    "# print(code)\n",
    "code.interpret()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "689a5fdf",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] fact_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] fact_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] fact_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] fact_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] fact_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate fact proc\n",
    "for value, expected in [(0, 1), (1, 1), (5, 120), (7, 5040), (10, 3628800)]:\n",
    "  code.test(value, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "fb4e6e6e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/fib.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Generate XLS/DSLX code for fibonacci function\n",
    "# This tests multiple accumulators (prev, curr)\n",
    "def fib(n: int32) -> int32:\n",
    "  prev: int32 = 0\n",
    "  curr: int32 = 1\n",
    "  for i in range(n):\n",
    "    next_val: int32 = prev + curr\n",
    "    prev = curr\n",
    "    curr = next_val\n",
    "  return curr\n",
    "\n",
    "s = allo.customize(fib)\n",
    "# print(s.module)\n",
    "code = s.build(target='xls')\n",
    "# print(code)\n",
    "code.interpret()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "334077c7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] fib_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] fib_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] fib_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] fib_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate fib proc\n",
    "for n, expected in [(0, 1), (1, 1), (5, 8), (10, 89)]:\n",
    "  code.test(n, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "ab73a7f1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pub proc count_steps {\n",
      "  in0: chan<s32> in;\n",
      "  out0: chan<s32> out;\n",
      "\n",
      "  config(in0: chan<s32> in, out0: chan<s32> out) { (in0, out0) }\n",
      "\n",
      "  init { (0, 0, true, false) }\n",
      "\n",
      "  next(state: (s32, s32, bool, bool)) {\n",
      "    let (acc0, acc1, index0, busy) = state;\n",
      "    let (tok0, tmp0) = recv_if(join(), in0, !busy, acc0);\n",
      "    let tmp1 = if (!busy) { tmp0 } else { acc1 };\n",
      "    let tmp2 = (tmp1 > s32:1);\n",
      "    let tmp3 = tmp2;\n",
      "    let tmp4 = (tmp1 % s32:2);\n",
      "    let tmp5 = (tmp4 == s32:0);\n",
      "    let tmp6 = (tmp1 / s32:2);\n",
      "    let tmp7 = tmp6;\n",
      "    let tmp8 = (tmp1 as s33);\n",
      "    let tmp9 = (tmp8 - s33:1);\n",
      "    let tmp10 = (tmp9 as s32);\n",
      "    let tmp11 = tmp10;\n",
      "    let tmp12 = if (tmp5) { tmp7 } else { tmp11 };\n",
      "    let tmp13 = (acc0 as s33);\n",
      "    let tmp14 = (tmp13 + s33:1);\n",
      "    let tmp15 = (tmp14 as s32);\n",
      "    let tmp16 = tmp15;\n",
      "    let tmp17 = if (tmp3) { tmp16 } else { acc0 };\n",
      "    let tmp18 = if (tmp3) { tmp12 } else { tmp1 };\n",
      "    let tmp19 = !tmp3;\n",
      "    let tok1 = send_if(tok0, out0, tmp19, tmp17);\n",
      "    let tmp20 = if (tmp19) { 0 } else { tmp17 };\n",
      "    let tmp21 = if (tmp19) { tmp0 } else { tmp18 };\n",
      "    let tmp22 = if (tmp19) { false } else { tmp3 };\n",
      "    let tmp23 = !tmp19;\n",
      "    (tmp20, tmp21, tmp22, tmp23)\n",
      "  }\n",
      "}\n",
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/count_steps.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# WHILE loop example: Count steps until n becomes 1 (Collatz-like)\n",
    "# Simplified: divide by 2 if even, subtract 1 if odd, count steps\n",
    "def count_steps(n: int32) -> int32:\n",
    "  steps: int32 = 0\n",
    "  val: int32 = n\n",
    "  while val > 1:\n",
    "    if val % 2 == 0:\n",
    "      val = val // 2\n",
    "    else:\n",
    "      val = val - 1\n",
    "    steps = steps + 1\n",
    "  return steps\n",
    "\n",
    "s = allo.customize(count_steps)\n",
    "# print(\"=== MLIR for count_steps (WHILE loop) ===\")\n",
    "# print(s.module)\n",
    "# print(\"\\n=== Building DSLX ===\")\n",
    "code = s.build(target='xls')\n",
    "print(code)\n",
    "code.interpret()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "92eec4cf",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] count_steps_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] count_steps_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] count_steps_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] count_steps_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] count_steps_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate count_steps proc\n",
    "for value, expected in [(1, 0), (2, 1), (4, 2), (7, 4), (16, 4)]:\n",
    "  code.test(value, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "1c03d949",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/gcd.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# GCD using WHILE loop (Euclidean algorithm)\n",
    "def gcd(a: int32, b: int32) -> int32:\n",
    "  x: int32 = a\n",
    "  y: int32 = b\n",
    "  while y > 0:\n",
    "    temp: int32 = y\n",
    "    y = x % y\n",
    "    x = temp\n",
    "  return x\n",
    "\n",
    "s = allo.customize(gcd)\n",
    "# print(\"=== MLIR for gcd (WHILE loop with two state vars) ===\")\n",
    "# print(s.module)\n",
    "# print(\"\\n=== Building DSLX ===\")\n",
    "code = s.build(target='xls')\n",
    "# print(code)\n",
    "code.interpret()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "3e393b0e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] gcd_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] gcd_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] gcd_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] gcd_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] gcd_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate gcd proc using XLSModule.test()\n",
    "for a, b, expected in [(12, 8, 4), (48, 18, 6), (17, 13, 1), (100, 25, 25), (7, 7, 7)]:\n",
    "  # print(f\"gcd({a}, {b}) -> expecting {expected}\")\n",
    "  code.test(a, b, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "b99bb5f1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module {\n",
      "  func.func @vvadd(%arg0: memref<32xi32>, %arg1: memref<32xi32>) -> memref<32xi32> attributes {itypes = \"ss\", otypes = \"s\"} {\n",
      "    %c0_i32 = arith.constant 0 : i32\n",
      "    %c0_i32_0 = arith.constant 0 : i32\n",
      "    %alloc = memref.alloc() {name = \"c\"} : memref<32xi32>\n",
      "    linalg.fill ins(%c0_i32_0 : i32) outs(%alloc : memref<32xi32>)\n",
      "    affine.for %arg2 = 0 to 32 {\n",
      "      %0 = affine.load %arg0[%arg2] {from = \"a\"} : memref<32xi32>\n",
      "      %1 = affine.load %arg1[%arg2] {from = \"b\"} : memref<32xi32>\n",
      "      %2 = arith.extsi %0 : i32 to i33\n",
      "      %3 = arith.extsi %1 : i32 to i33\n",
      "      %4 = arith.addi %2, %3 : i33\n",
      "      %5 = arith.trunci %4 : i33 to i32\n",
      "      affine.store %5, %alloc[%arg2] {to = \"c\"} : memref<32xi32>\n",
      "    } {loop_name = \"i\", op_name = \"S_i_0\"}\n",
      "    return %alloc : memref<32xi32>\n",
      "  }\n",
      "}\n",
      "\n",
      "// Simple dual-port RAM model with independent read and write ports.\n",
      "// Parameterized on address width, data width, and depth.\n",
      "// Reads observe the state before a concurrent write (read-before-write).\n",
      "// Writes always update a full word.\n",
      "\n",
      "pub struct SimpleReadReq<ADDR_WIDTH: u32> {\n",
      "  addr: uN[ADDR_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleReadResp<DATA_WIDTH: u32> {\n",
      "  data: uN[DATA_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleWriteReq<ADDR_WIDTH: u32, DATA_WIDTH: u32> {\n",
      "  addr: uN[ADDR_WIDTH],\n",
      "  data: uN[DATA_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleWriteResp {}\n",
      "\n",
      "pub proc Simple1R1WRam<ADDR_WIDTH: u32, DATA_WIDTH: u32, SIZE: u32> {\n",
      "  read_req: chan<SimpleReadReq<ADDR_WIDTH>> in;\n",
      "  read_resp: chan<SimpleReadResp<DATA_WIDTH>> out;\n",
      "  write_req: chan<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>> in;\n",
      "  write_resp: chan<SimpleWriteResp> out;\n",
      "\n",
      "  config(read_req: chan<SimpleReadReq<ADDR_WIDTH>> in,\n",
      "         read_resp: chan<SimpleReadResp<DATA_WIDTH>> out,\n",
      "         write_req: chan<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>> in,\n",
      "         write_resp: chan<SimpleWriteResp> out) {\n",
      "    (read_req, read_resp, write_req, write_resp)\n",
      "  }\n",
      "\n",
      "  init { uN[DATA_WIDTH][SIZE]:[uN[DATA_WIDTH]:0, ...] }\n",
      "\n",
      "  next(state: uN[DATA_WIDTH][SIZE]) {\n",
      "    let (tok_r, r_req, r_valid) =\n",
      "        recv_non_blocking(join(), read_req, zero!<SimpleReadReq<ADDR_WIDTH>>());\n",
      "    let (tok_w, w_req, w_valid) =\n",
      "        recv_non_blocking(join(), write_req, zero!<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>>());\n",
      "\n",
      "    let addr_r = r_req.addr as u32;\n",
      "    let addr_w = w_req.addr as u32;\n",
      "\n",
      "    let state_before_write = state;\n",
      "    let state =\n",
      "        if w_valid { update(state, addr_w, w_req.data) } else { state };\n",
      "\n",
      "    let read_data = state_before_write[addr_r];\n",
      "    send_if(\n",
      "        tok_r, read_resp, r_valid,\n",
      "        SimpleReadResp<DATA_WIDTH> { data: read_data });\n",
      "\n",
      "    send_if(\n",
      "        tok_w, write_resp, w_valid,\n",
      "        SimpleWriteResp {});\n",
      "\n",
      "    state\n",
      "  }\n",
      "}\n",
      "\n",
      "\n",
      "pub proc vvadd {\n",
      "  mem0__read_req: chan<SimpleReadReq<u32:5>> out;\n",
      "  mem0__read_resp: chan<SimpleReadResp<u32:32>> in;\n",
      "  mem1__read_req: chan<SimpleReadReq<u32:5>> out;\n",
      "  mem1__read_resp: chan<SimpleReadResp<u32:32>> in;\n",
      "  mem2__write_req: chan<SimpleWriteReq<u32:5, u32:32>> out;\n",
      "  mem2__write_resp: chan<SimpleWriteResp> in;\n",
      "  go: chan<bool> in;\n",
      "  done: chan<bool> out;\n",
      "\n",
      "  config(mem0__read_req: chan<SimpleReadReq<u32:5>> out, mem0__read_resp: chan<SimpleReadResp<u32:32>> in, mem1__read_req: chan<SimpleReadReq<u32:5>> out, mem1__read_resp: chan<SimpleReadResp<u32:32>> in, mem2__write_req: chan<SimpleWriteReq<u32:5, u32:32>> out, mem2__write_resp: chan<SimpleWriteResp> in, go: chan<bool> in, done: chan<bool> out) { (mem0__read_req, mem0__read_resp, mem1__read_req, mem1__read_resp, mem2__write_req, mem2__write_resp, go, done) }\n",
      "\n",
      "  init { (0, false) }\n",
      "\n",
      "  next(state: (s32, bool)) {\n",
      "    let (index0, busy) = state;\n",
      "    let (tok0, tmp0) = recv_if(join(), go, !busy, bool:0);\n",
      "    let tmp1 = !busy && (tmp0 == bool:1);\n",
      "    let tmp2 = ((index0 as s32) as uN[5]);\n",
      "    let tmp3 = SimpleReadReq<u32:5> { addr: tmp2 };\n",
      "    let tok1 = send(join(), mem0__read_req, tmp3);\n",
      "    let (tok2, tmp4) = recv(tok1, mem0__read_resp);\n",
      "    let tmp5 = (tmp4.data as s32);\n",
      "    let tmp6 = ((index0 as s32) as uN[5]);\n",
      "    let tmp7 = SimpleReadReq<u32:5> { addr: tmp6 };\n",
      "    let tok3 = send(join(), mem1__read_req, tmp7);\n",
      "    let (tok4, tmp8) = recv(tok3, mem1__read_resp);\n",
      "    let tmp9 = (tmp8.data as s32);\n",
      "    let tmp10 = (tmp5 as s33);\n",
      "    let tmp11 = (tmp9 as s33);\n",
      "    let tmp12 = (tmp10 + tmp11);\n",
      "    let tmp13 = (tmp12 as s32);\n",
      "    let tmp14 = ((index0 as s32) as uN[5]);\n",
      "    let tmp15 = (tmp13 as uN[32]);\n",
      "    let tmp16 = SimpleWriteReq<u32:5, u32:32> { addr: tmp14, data: tmp15 };\n",
      "    let tok5 = join(tok0, tok2, tok4);\n",
      "    let tok6 = send(tok5, mem2__write_req, tmp16);\n",
      "    let (tok7, _) = recv(tok6, mem2__write_resp);\n",
      "    let tmp17 = if (index0 + 1 >= s32:32) { s32:0 } else { index0 + 1 };\n",
      "    let tmp18 = index0 + 1 >= s32:32;\n",
      "    let tok8 = send_if(tok7, done, tmp18, bool:1);\n",
      "    let tmp19 = if (tmp18) { s32:0 } else { tmp17 };\n",
      "    let tmp20 = (tmp1) || (busy && !tmp18);\n",
      "    (tmp19, tmp20)\n",
      "  }\n",
      "}\n",
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/vvadd.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 44,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# vector-vector add\n",
    "\n",
    "def vvadd(a: int32[32], b: int32[32]) -> int32[32]:\n",
    "  c: int32[32] = 0\n",
    "  for i in range(32):\n",
    "    c[i] = a[i] + b[i]\n",
    "  return c\n",
    "\n",
    "s = allo.customize(vvadd)\n",
    "print(s.module)\n",
    "code = s.build(target='xls')\n",
    "print(code)\n",
    "code.interpret()\n",
    "# code.to_ir(False)\n",
    "# code.opt()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "b46bcb4d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] vvadd_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/vvadd.x'], returncode=0, stdout='', stderr='[ RUN UNITTEST  ] vvadd_test\\n[            OK ]\\n[===============] 1 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import numpy as np\n",
    "\n",
    "# Validate vvadd memory-based proc\n",
    "vec_len = 32\n",
    "vec_a = np.arange(vec_len, dtype=np.int32)\n",
    "vec_b = np.arange(vec_len, dtype=np.int32) * 2\n",
    "expected = vec_a + vec_b\n",
    "code.test(vec_a, vec_b, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "1ebe38f5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/mv.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def mv[N](A: int32[N, N], x: int32[N]) -> int32[N]:\n",
    "  C: int32[N] = 0\n",
    "  for i in range(N):\n",
    "    acc: int32 = 0\n",
    "    for j in range(N):\n",
    "      acc += A[i, j] * x[j]\n",
    "    C[i] = acc\n",
    "  return C\n",
    "\n",
    "mv_sched = allo.customize(mv, instantiate=[4])\n",
    "mv_code = mv_sched.build(target='xls')\n",
    "mv_code.interpret()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "b7007f18",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] mv_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/mv.x'], returncode=0, stdout='', stderr='[ RUN UNITTEST  ] mv_test\\n[            OK ]\\n[===============] 1 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 29,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Validate mv matvec\n",
    "mat4 = (np.arange(16, dtype=np.int32).reshape(4, 4) - 3)\n",
    "vec4 = np.array([1, -2, 3, -4], dtype=np.int32)\n",
    "expected_vec = mat4 @ vec4\n",
    "mv_code.test(mat4, vec4, expected_vec)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "bffcc4b3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "// Simple dual-port RAM model with independent read and write ports.\n",
      "// Parameterized on address width, data width, and depth.\n",
      "// Reads observe the state before a concurrent write (read-before-write).\n",
      "// Writes always update a full word.\n",
      "\n",
      "pub struct SimpleReadReq<ADDR_WIDTH: u32> {\n",
      "  addr: uN[ADDR_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleReadResp<DATA_WIDTH: u32> {\n",
      "  data: uN[DATA_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleWriteReq<ADDR_WIDTH: u32, DATA_WIDTH: u32> {\n",
      "  addr: uN[ADDR_WIDTH],\n",
      "  data: uN[DATA_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleWriteResp {}\n",
      "\n",
      "pub proc Simple1R1WRam<ADDR_WIDTH: u32, DATA_WIDTH: u32, SIZE: u32> {\n",
      "  read_req: chan<SimpleReadReq<ADDR_WIDTH>> in;\n",
      "  read_resp: chan<SimpleReadResp<DATA_WIDTH>> out;\n",
      "  write_req: chan<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>> in;\n",
      "  write_resp: chan<SimpleWriteResp> out;\n",
      "\n",
      "  config(read_req: chan<SimpleReadReq<ADDR_WIDTH>> in,\n",
      "         read_resp: chan<SimpleReadResp<DATA_WIDTH>> out,\n",
      "         write_req: chan<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>> in,\n",
      "         write_resp: chan<SimpleWriteResp> out) {\n",
      "    (read_req, read_resp, write_req, write_resp)\n",
      "  }\n",
      "\n",
      "  init { uN[DATA_WIDTH][SIZE]:[uN[DATA_WIDTH]:0, ...] }\n",
      "\n",
      "  next(state: uN[DATA_WIDTH][SIZE]) {\n",
      "    let (tok_r, r_req, r_valid) =\n",
      "        recv_non_blocking(join(), read_req, zero!<SimpleReadReq<ADDR_WIDTH>>());\n",
      "    let (tok_w, w_req, w_valid) =\n",
      "        recv_non_blocking(join(), write_req, zero!<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>>());\n",
      "\n",
      "    let addr_r = r_req.addr as u32;\n",
      "    let addr_w = w_req.addr as u32;\n",
      "\n",
      "    let state_before_write = state;\n",
      "    let state =\n",
      "        if w_valid { update(state, addr_w, w_req.data) } else { state };\n",
      "\n",
      "    let read_data = state_before_write[addr_r];\n",
      "    send_if(\n",
      "        tok_r, read_resp, r_valid,\n",
      "        SimpleReadResp<DATA_WIDTH> { data: read_data });\n",
      "\n",
      "    send_if(\n",
      "        tok_w, write_resp, w_valid,\n",
      "        SimpleWriteResp {});\n",
      "\n",
      "    state\n",
      "  }\n",
      "}\n",
      "\n",
      "\n",
      "pub proc mm {\n",
      "  mem0__read_req: chan<SimpleReadReq<u32:4>> out;\n",
      "  mem0__read_resp: chan<SimpleReadResp<u32:32>> in;\n",
      "  mem1__read_req: chan<SimpleReadReq<u32:4>> out;\n",
      "  mem1__read_resp: chan<SimpleReadResp<u32:32>> in;\n",
      "  mem2__write_req: chan<SimpleWriteReq<u32:4, u32:32>> out;\n",
      "  mem2__write_resp: chan<SimpleWriteResp> in;\n",
      "  go: chan<bool> in;\n",
      "  done: chan<bool> out;\n",
      "\n",
      "  config(mem0__read_req: chan<SimpleReadReq<u32:4>> out, mem0__read_resp: chan<SimpleReadResp<u32:32>> in, mem1__read_req: chan<SimpleReadReq<u32:4>> out, mem1__read_resp: chan<SimpleReadResp<u32:32>> in, mem2__write_req: chan<SimpleWriteReq<u32:4, u32:32>> out, mem2__write_resp: chan<SimpleWriteResp> in, go: chan<bool> in, done: chan<bool> out) { (mem0__read_req, mem0__read_resp, mem1__read_req, mem1__read_resp, mem2__write_req, mem2__write_resp, go, done) }\n",
      "\n",
      "  init { (0, 0, 0, 0, false) }\n",
      "\n",
      "  next(state: (s32, s32, s32, s32, bool)) {\n",
      "    let (acc0, index0, index1, index2, busy) = state;\n",
      "    let (tok0, tmp0) = recv_if(join(), go, !busy, bool:0);\n",
      "    let tmp1 = !busy && (tmp0 == bool:1);\n",
      "    let tmp2 = s32:0;\n",
      "    let tmp3 = if (index1 < s32:4 && index2 == s32:0) { tmp2 } else { acc0 };\n",
      "    let tmp4 = ((((index0 as s32) * s32:4) + (index2 as s32)) as uN[4]);\n",
      "    let tmp5 = SimpleReadReq<u32:4> { addr: tmp4 };\n",
      "    let tok1 = send(join(), mem0__read_req, tmp5);\n",
      "    let (tok2, tmp6) = recv(tok1, mem0__read_resp);\n",
      "    let tmp7 = (tmp6.data as s32);\n",
      "    let tmp8 = ((((index2 as s32) * s32:4) + (index1 as s32)) as uN[4]);\n",
      "    let tmp9 = SimpleReadReq<u32:4> { addr: tmp8 };\n",
      "    let tok3 = send(join(), mem1__read_req, tmp9);\n",
      "    let (tok4, tmp10) = recv(tok3, mem1__read_resp);\n",
      "    let tmp11 = (tmp10.data as s32);\n",
      "    let tmp12 = (tmp7 as s64);\n",
      "    let tmp13 = (tmp11 as s64);\n",
      "    let tmp14 = (tmp12 * tmp13);\n",
      "    let tmp15 = (tmp14 as s32);\n",
      "    let tmp16 = (tmp3 + tmp15);\n",
      "    let tmp17 = tmp16;\n",
      "    let tmp18 = if (index0 < s32:4 && index1 < s32:4 && index2 < s32:4) { tmp17 } else { tmp3 };\n",
      "    let tmp19 = if (index2 + 1 >= s32:4) { s32:0 } else { index2 + 1 };\n",
      "    let tmp20 = index2 + 1 >= s32:4;\n",
      "    let tmp21 = ((((index0 as s32) * s32:4) + (index1 as s32)) as uN[4]);\n",
      "    let tmp22 = (tmp18 as uN[32]);\n",
      "    let tmp23 = SimpleWriteReq<u32:4, u32:32> { addr: tmp21, data: tmp22 };\n",
      "    let tok5 = join(tok0, tok2, tok4);\n",
      "    let tok6 = send_if(tok5, mem2__write_req, tmp20 && (index1 < s32:4), tmp23);\n",
      "    let (tok7, _) = recv_if(tok6, mem2__write_resp, tmp20 && (index1 < s32:4), zero!<SimpleWriteResp>());\n",
      "    let tmp24 = if (tmp20 && index1 + 1 >= s32:4) { s32:0 } else if (tmp20) { index1 + 1 } else { index1 };\n",
      "    let tmp25 = tmp20 && (index1 + 1 >= s32:4);\n",
      "    let tmp26 = if (tmp25 && index0 + 1 >= s32:4) { s32:0 } else if (tmp25) { index0 + 1 } else { index0 };\n",
      "    let tmp27 = tmp25 && (index0 + 1 >= s32:4);\n",
      "    let tok8 = send_if(tok7, done, tmp27, bool:1);\n",
      "    let tmp28 = if (tmp27) { 0 } else { tmp18 };\n",
      "    let tmp29 = if (tmp27) { s32:0 } else { tmp26 };\n",
      "    let tmp30 = if (tmp27) { s32:0 } else { tmp24 };\n",
      "    let tmp31 = if (tmp27) { s32:0 } else { tmp19 };\n",
      "    let tmp32 = (tmp1) || (busy && !tmp27);\n",
      "    (tmp28, tmp29, tmp30, tmp31, tmp32)\n",
      "  }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "def mm[N](A: int32[N, N], B: int32[N, N]) -> int32[N, N]:\n",
    "  C: int32[N, N] = 0\n",
    "  for i, j in allo.grid(N, N):\n",
    "    acc: int32 = 0\n",
    "    for k in range(N):\n",
    "      acc += A[i, k] * B[k, j]\n",
    "    C[i, j] = acc\n",
    "  return C\n",
    "\n",
    "mm_sched = allo.customize(mm, instantiate=[4])\n",
    "mm_code = mm_sched.build(target='xls')\n",
    "mm_code.interpret()\n",
    "print(mm_code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "d58e651e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] mm_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/mm.x'], returncode=0, stdout='', stderr='[ RUN UNITTEST  ] mm_test\\n[            OK ]\\n[===============] 1 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Validate mm matrix multiply\n",
    "mat_a = (np.arange(16, dtype=np.int32).reshape(4, 4) - 1)\n",
    "mat_b = (np.arange(16, dtype=np.int32).reshape(4, 4) + 2)\n",
    "expected_mat = mat_a @ mat_b\n",
    "mm_code.test(mat_a, mat_b, expected_mat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "908808cc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "codegen_main --delay_model=sky130 --reset=rst --pipeline_stages=9 --io_constraints=mm__mem0__read_req:send:mm__mem0__read_resp:recv:4:4,mm__mem1__read_req:send:mm__mem1__read_resp:recv:4:4,mm__mem2__write_req:send:mm__mem2__write_resp:recv:4:4 abax/mm.opt.ir\n",
      "\n",
      "module __mm__mm_0_next(\n",
      "  input wire clk,\n",
      "  input wire rst,\n",
      "  input wire mm__done_rdy,\n",
      "  input wire mm__go,\n",
      "  input wire mm__go_vld,\n",
      "  input wire mm__mem0__read_req_rdy,\n",
      "  input wire [31:0] mm__mem0__read_resp,\n",
      "  input wire mm__mem0__read_resp_vld,\n",
      "  input wire mm__mem1__read_req_rdy,\n",
      "  input wire [31:0] mm__mem1__read_resp,\n",
      "  input wire mm__mem1__read_resp_vld,\n",
      "  input wire mm__mem2__write_req_rdy,\n",
      "  input wire mm__mem2__write_resp_vld,\n",
      "  output wire mm__done,\n",
      "  output wire mm__done_vld,\n",
      "  output wire mm__go_rdy,\n",
      "  output wire [3:0] mm__mem0__read_req,\n",
      "  output wire mm__mem0__read_req_vld,\n",
      "  output wire mm__mem0__read_resp_rdy,\n",
      "  output wire [3:0] mm__mem1__read_req,\n",
      "  output wire mm__mem1__read_req_vld,\n",
      "  output wire mm__mem1__read_resp_rdy,\n",
      "  output wire [35:0] mm__mem2__write_req,\n",
      "  output wire mm__mem2__write_req_vld,\n",
      "  output wire mm__mem2__write_resp_rdy\n",
      ");\n",
      "  // lint_off SIGNED_TYPE\n",
      "  // lint_off MULTIPLY\n",
      "  function automatic [31:0] smul32b_32b_x_32b (input reg [31:0] lhs, input reg [31:0] rhs);\n",
      "    reg signed [31:0] signed_lhs;\n",
      "    reg signed [31:0] signed_rhs;\n",
      "    reg signed [31:0] signed_result;\n",
      "    begin\n",
      "      signed_lhs = $signed(lhs);\n",
      "      signed_rhs = $signed(rhs);\n",
      "      signed_result = signed_lhs * signed_rhs;\n",
      "      smul32b_32b_x_32b = $unsigned(signed_result);\n",
      "    end\n",
      "  endfunction\n",
      "  // lint_on MULTIPLY\n",
      "  // lint_on SIGNED_TYPE\n",
      "  wire [31:0] __mm__mem0__read_resp_reg_init = 32'h0000_0000;\n",
      "  wire [31:0] __mm__mem1__read_resp_reg_init = 32'h0000_0000;\n",
      "  wire [3:0] __mm__mem0__read_req_reg_init = 4'h0;\n",
      "  wire [3:0] __mm__mem1__read_req_reg_init = 4'h0;\n",
      "  wire [35:0] __mm__mem2__write_req_reg_init = {4'h0, 32'h0000_0000};\n",
      "  reg [31:0] ____state_2;\n",
      "  reg [31:0] ____state_1;\n",
      "  reg [1:0] ____state_3;\n",
      "  reg ____state_4;\n",
      "  reg p0_or_679;\n",
      "  reg p0_slt_687;\n",
      "  reg [3:0] p0_tmp21;\n",
      "  reg p0_and_712;\n",
      "  reg p0_tmp27;\n",
      "  reg p0_and_701;\n",
      "  reg p0_and_702;\n",
      "  reg p1_or_679;\n",
      "  reg p1_slt_687;\n",
      "  reg [3:0] p1_tmp21;\n",
      "  reg p1_and_712;\n",
      "  reg p1_tmp27;\n",
      "  reg p1_and_701;\n",
      "  reg p1_and_702;\n",
      "  reg p2_or_679;\n",
      "  reg p2_slt_687;\n",
      "  reg [3:0] p2_tmp21;\n",
      "  reg p2_and_712;\n",
      "  reg p2_tmp27;\n",
      "  reg p2_and_701;\n",
      "  reg p2_and_702;\n",
      "  reg p3_or_679;\n",
      "  reg p3_slt_687;\n",
      "  reg [3:0] p3_tmp21;\n",
      "  reg p3_and_712;\n",
      "  reg p3_tmp27;\n",
      "  reg p3_and_701;\n",
      "  reg p3_and_702;\n",
      "  reg [31:0] ____state_0;\n",
      "  reg p4_and_712;\n",
      "  reg p4_tmp27;\n",
      "  reg p5_and_712;\n",
      "  reg p5_tmp27;\n",
      "  reg p6_and_712;\n",
      "  reg p6_tmp27;\n",
      "  reg p7_and_712;\n",
      "  reg p7_tmp27;\n",
      "  reg p0_valid;\n",
      "  reg p1_valid;\n",
      "  reg p2_valid;\n",
      "  reg p3_valid;\n",
      "  reg p4_valid;\n",
      "  reg p5_valid;\n",
      "  reg p6_valid;\n",
      "  reg p7_valid;\n",
      "  reg __mm__mem0__read_req_has_been_sent_reg;\n",
      "  reg __mm__mem1__read_req_has_been_sent_reg;\n",
      "  reg __mm__mem2__write_req_has_been_sent_reg;\n",
      "  reg __mm__done_has_been_sent_reg;\n",
      "  reg __mm__go_reg;\n",
      "  reg __mm__go_valid_reg;\n",
      "  reg [31:0] __mm__mem0__read_resp_reg;\n",
      "  reg __mm__mem0__read_resp_valid_reg;\n",
      "  reg [31:0] __mm__mem1__read_resp_reg;\n",
      "  reg __mm__mem1__read_resp_valid_reg;\n",
      "  reg __mm__mem2__write_resp_valid_reg;\n",
      "  reg [3:0] __mm__mem0__read_req_reg;\n",
      "  reg __mm__mem0__read_req_valid_reg;\n",
      "  reg [3:0] __mm__mem1__read_req_reg;\n",
      "  reg __mm__mem1__read_req_valid_reg;\n",
      "  reg [35:0] __mm__mem2__write_req_reg;\n",
      "  reg __mm__mem2__write_req_valid_reg;\n",
      "  reg __mm__done_reg;\n",
      "  reg __mm__done_valid_reg;\n",
      "  wire or_895;\n",
      "  wire __mm__done_vld_buf;\n",
      "  wire __mm__done_not_has_been_sent;\n",
      "  wire mm__done_valid_inv;\n",
      "  wire __mm__done_valid_and_not_has_been_sent;\n",
      "  wire mm__done_valid_load_en;\n",
      "  wire mm__done_load_en;\n",
      "  wire or_1229;\n",
      "  wire p8_stage_done;\n",
      "  wire p8_not_valid;\n",
      "  wire p7_enable;\n",
      "  wire p7_data_enable;\n",
      "  wire p7_not_valid;\n",
      "  wire p6_enable;\n",
      "  wire p6_data_enable;\n",
      "  wire p6_not_valid;\n",
      "  wire p5_enable;\n",
      "  wire p5_data_enable;\n",
      "  wire p5_not_valid;\n",
      "  wire p4_all_active_inputs_valid;\n",
      "  wire p4_enable;\n",
      "  wire __mm__mem2__write_req_vld_buf;\n",
      "  wire __mm__mem2__write_req_not_has_been_sent;\n",
      "  wire mm__mem2__write_req_valid_inv;\n",
      "  wire __mm__mem2__write_req_valid_and_not_has_been_sent;\n",
      "  wire mm__mem2__write_req_valid_load_en;\n",
      "  wire mm__mem2__write_req_load_en;\n",
      "  wire or_1228;\n",
      "  wire p4_stage_done;\n",
      "  wire p4_data_enable;\n",
      "  wire p4_not_valid;\n",
      "  wire p3_enable;\n",
      "  wire p3_data_enable;\n",
      "  wire p3_not_valid;\n",
      "  wire p2_enable;\n",
      "  wire p2_data_enable;\n",
      "  wire p2_not_valid;\n",
      "  wire p1_enable;\n",
      "  wire p1_data_enable;\n",
      "  wire p1_not_valid;\n",
      "  wire or_886;\n",
      "  wire p0_enable;\n",
      "  wire __mm__mem0__read_req_vld_buf;\n",
      "  wire __mm__mem0__read_req_not_has_been_sent;\n",
      "  wire mm__mem0__read_req_valid_inv;\n",
      "  wire __mm__mem1__read_req_not_has_been_sent;\n",
      "  wire mm__mem1__read_req_valid_inv;\n",
      "  wire [2:0] add_680;\n",
      "  wire [31:0] add_681;\n",
      "  wire [31:0] add_682;\n",
      "  wire __mm__mem0__read_req_valid_and_not_has_been_sent;\n",
      "  wire mm__mem0__read_req_valid_load_en;\n",
      "  wire __mm__mem1__read_req_valid_and_not_has_been_sent;\n",
      "  wire mm__mem1__read_req_valid_load_en;\n",
      "  wire tmp20;\n",
      "  wire sge_685;\n",
      "  wire sge_686;\n",
      "  wire slt_687;\n",
      "  wire slt_688;\n",
      "  wire mm__mem0__read_req_load_en;\n",
      "  wire mm__mem1__read_req_load_en;\n",
      "  wire nand_690;\n",
      "  wire __mm__mem0__read_req_has_sent_or_is_ready;\n",
      "  wire __mm__mem1__read_req_has_sent_or_is_ready;\n",
      "  wire tmp27;\n",
      "  wire and_701;\n",
      "  wire and_702;\n",
      "  wire nor_703;\n",
      "  wire tmp25;\n",
      "  wire nor_705;\n",
      "  wire p0_all_active_outputs_ready;\n",
      "  wire [2:0] ____state_0__next_value_predicates;\n",
      "  wire [1:0] ____state_1__next_value_predicates;\n",
      "  wire [1:0] ____state_2__next_value_predicates;\n",
      "  wire [1:0] ____state_3__next_value_predicates;\n",
      "  wire p0_stage_done;\n",
      "  wire [3:0] one_hot_714;\n",
      "  wire [2:0] one_hot_715;\n",
      "  wire [2:0] one_hot_716;\n",
      "  wire [2:0] one_hot_717;\n",
      "  wire [31:0] tmp6_data;\n",
      "  wire [31:0] tmp10_data;\n",
      "  wire p0_data_enable;\n",
      "  wire mm__go_select;\n",
      "  wire [31:0] tmp3;\n",
      "  wire [31:0] tmp15;\n",
      "  wire mm__go_valid_inv;\n",
      "  wire mm__mem0__read_resp_valid_inv;\n",
      "  wire mm__mem1__read_resp_valid_inv;\n",
      "  wire mm__mem2__write_resp_valid_inv;\n",
      "  wire [1:0] tmp4__2;\n",
      "  wire and_1035;\n",
      "  wire and_1036;\n",
      "  wire and_1037;\n",
      "  wire and_1043;\n",
      "  wire and_1044;\n",
      "  wire and_1050;\n",
      "  wire and_1051;\n",
      "  wire and_1058;\n",
      "  wire and_1059;\n",
      "  wire [1:0] add_667;\n",
      "  wire [31:0] tmp17;\n",
      "  wire mm__go_valid_load_en;\n",
      "  wire mm__mem0__read_resp_valid_load_en;\n",
      "  wire mm__mem1__read_resp_valid_load_en;\n",
      "  wire mm__mem2__write_resp_valid_load_en;\n",
      "  wire ____state_0__at_most_one_next_value;\n",
      "  wire ____state_1__at_most_one_next_value;\n",
      "  wire ____state_2__at_most_one_next_value;\n",
      "  wire ____state_3__at_most_one_next_value;\n",
      "  wire [1:0] add_699;\n",
      "  wire [2:0] concat_1039;\n",
      "  wire [31:0] tmp2;\n",
      "  wire [1:0] concat_1046;\n",
      "  wire [1:0] concat_1053;\n",
      "  wire tmp1;\n",
      "  wire [1:0] concat_1060;\n",
      "  wire [1:0] unexpand_for_next_value_158_3_case_1;\n",
      "  wire [1:0] unexpand_for_next_value_158_3_case_0;\n",
      "  wire __mm__mem0__read_req_valid_and_all_active_outputs_ready;\n",
      "  wire __mm__mem0__read_req_valid_and_ready_txfr;\n",
      "  wire __mm__mem1__read_req_valid_and_ready_txfr;\n",
      "  wire __mm__mem2__write_req_valid_and_all_active_outputs_ready;\n",
      "  wire __mm__mem2__write_req_valid_and_ready_txfr;\n",
      "  wire __mm__done_valid_and_all_active_outputs_ready;\n",
      "  wire __mm__done_valid_and_ready_txfr;\n",
      "  wire [3:0] tmp4;\n",
      "  wire [3:0] tmp8;\n",
      "  wire [31:0] tmp18;\n",
      "  wire mm__go_load_en;\n",
      "  wire mm__mem0__read_resp_load_en;\n",
      "  wire mm__mem1__read_resp_load_en;\n",
      "  wire mm__mem2__write_resp_load_en;\n",
      "  wire or_1221;\n",
      "  wire or_1223;\n",
      "  wire or_1225;\n",
      "  wire or_1227;\n",
      "  wire or_679;\n",
      "  wire [3:0] tmp21;\n",
      "  wire and_712;\n",
      "  wire [31:0] one_hot_sel_1040;\n",
      "  wire or_1041;\n",
      "  wire [31:0] one_hot_sel_1047;\n",
      "  wire or_1048;\n",
      "  wire [31:0] one_hot_sel_1054;\n",
      "  wire or_1055;\n",
      "  wire tmp32;\n",
      "  wire [1:0] one_hot_sel_1061;\n",
      "  wire or_1062;\n",
      "  wire __mm__mem0__read_req_not_stage_load;\n",
      "  wire __mm__mem0__read_req_has_been_sent_reg_load_en;\n",
      "  wire __mm__mem1__read_req_has_been_sent_reg_load_en;\n",
      "  wire __mm__mem2__write_req_not_stage_load;\n",
      "  wire __mm__mem2__write_req_has_been_sent_reg_load_en;\n",
      "  wire __mm__done_not_stage_load;\n",
      "  wire __mm__done_has_been_sent_reg_load_en;\n",
      "  wire [3:0] tmp5;\n",
      "  wire [3:0] tmp9;\n",
      "  wire [35:0] tmp23;\n",
      "  wire __mm__done_buf;\n",
      "  assign or_895 = ~p7_and_712 | __mm__mem2__write_resp_valid_reg;\n",
      "  assign __mm__done_vld_buf = or_895 & p7_valid & p7_tmp27;\n",
      "  assign __mm__done_not_has_been_sent = ~__mm__done_has_been_sent_reg;\n",
      "  assign mm__done_valid_inv = ~__mm__done_valid_reg;\n",
      "  assign __mm__done_valid_and_not_has_been_sent = __mm__done_vld_buf & __mm__done_not_has_been_sent;\n",
      "  assign mm__done_valid_load_en = mm__done_rdy | mm__done_valid_inv;\n",
      "  assign mm__done_load_en = __mm__done_valid_and_not_has_been_sent & mm__done_valid_load_en;\n",
      "  assign or_1229 = ~p7_tmp27 | mm__done_load_en | __mm__done_has_been_sent_reg;\n",
      "  assign p8_stage_done = p7_valid & or_895 & or_1229;\n",
      "  assign p8_not_valid = ~p7_valid;\n",
      "  assign p7_enable = p8_stage_done | p8_not_valid;\n",
      "  assign p7_data_enable = p7_enable & p6_valid;\n",
      "  assign p7_not_valid = ~p6_valid;\n",
      "  assign p6_enable = p7_data_enable | p7_not_valid;\n",
      "  assign p6_data_enable = p6_enable & p5_valid;\n",
      "  assign p6_not_valid = ~p5_valid;\n",
      "  assign p5_enable = p6_data_enable | p6_not_valid;\n",
      "  assign p5_data_enable = p5_enable & p4_valid;\n",
      "  assign p5_not_valid = ~p4_valid;\n",
      "  assign p4_all_active_inputs_valid = __mm__mem0__read_resp_valid_reg & __mm__mem1__read_resp_valid_reg;\n",
      "  assign p4_enable = p5_data_enable | p5_not_valid;\n",
      "  assign __mm__mem2__write_req_vld_buf = p4_all_active_inputs_valid & p3_valid & p4_enable & p3_and_712;\n",
      "  assign __mm__mem2__write_req_not_has_been_sent = ~__mm__mem2__write_req_has_been_sent_reg;\n",
      "  assign mm__mem2__write_req_valid_inv = ~__mm__mem2__write_req_valid_reg;\n",
      "  assign __mm__mem2__write_req_valid_and_not_has_been_sent = __mm__mem2__write_req_vld_buf & __mm__mem2__write_req_not_has_been_sent;\n",
      "  assign mm__mem2__write_req_valid_load_en = mm__mem2__write_req_rdy | mm__mem2__write_req_valid_inv;\n",
      "  assign mm__mem2__write_req_load_en = __mm__mem2__write_req_valid_and_not_has_been_sent & mm__mem2__write_req_valid_load_en;\n",
      "  assign or_1228 = ~p3_and_712 | mm__mem2__write_req_load_en | __mm__mem2__write_req_has_been_sent_reg;\n",
      "  assign p4_stage_done = p3_valid & p4_all_active_inputs_valid & or_1228;\n",
      "  assign p4_data_enable = p4_enable & p4_stage_done;\n",
      "  assign p4_not_valid = ~p3_valid;\n",
      "  assign p3_enable = p4_data_enable | p4_not_valid;\n",
      "  assign p3_data_enable = p3_enable & p2_valid;\n",
      "  assign p3_not_valid = ~p2_valid;\n",
      "  assign p2_enable = p3_data_enable | p3_not_valid;\n",
      "  assign p2_data_enable = p2_enable & p1_valid;\n",
      "  assign p2_not_valid = ~p1_valid;\n",
      "  assign p1_enable = p2_data_enable | p2_not_valid;\n",
      "  assign p1_data_enable = p1_enable & p0_valid;\n",
      "  assign p1_not_valid = ~p0_valid;\n",
      "  assign or_886 = ____state_4 | __mm__go_valid_reg;\n",
      "  assign p0_enable = p1_data_enable | p1_not_valid;\n",
      "  assign __mm__mem0__read_req_vld_buf = or_886 & p0_enable;\n",
      "  assign __mm__mem0__read_req_not_has_been_sent = ~__mm__mem0__read_req_has_been_sent_reg;\n",
      "  assign mm__mem0__read_req_valid_inv = ~__mm__mem0__read_req_valid_reg;\n",
      "  assign __mm__mem1__read_req_not_has_been_sent = ~__mm__mem1__read_req_has_been_sent_reg;\n",
      "  assign mm__mem1__read_req_valid_inv = ~__mm__mem1__read_req_valid_reg;\n",
      "  assign add_680 = {1'h0, ____state_3} + 3'h1;\n",
      "  assign add_681 = ____state_2 + 32'h0000_0001;\n",
      "  assign add_682 = ____state_1 + 32'h0000_0001;\n",
      "  assign __mm__mem0__read_req_valid_and_not_has_been_sent = __mm__mem0__read_req_vld_buf & __mm__mem0__read_req_not_has_been_sent;\n",
      "  assign mm__mem0__read_req_valid_load_en = mm__mem0__read_req_rdy | mm__mem0__read_req_valid_inv;\n",
      "  assign __mm__mem1__read_req_valid_and_not_has_been_sent = __mm__mem0__read_req_vld_buf & __mm__mem1__read_req_not_has_been_sent;\n",
      "  assign mm__mem1__read_req_valid_load_en = mm__mem1__read_req_rdy | mm__mem1__read_req_valid_inv;\n",
      "  assign tmp20 = add_680[2];\n",
      "  assign sge_685 = $signed(add_681) >= $signed(32'h0000_0004);\n",
      "  assign sge_686 = $signed(add_682) >= $signed(32'h0000_0004);\n",
      "  assign slt_687 = $signed(____state_1) < $signed(32'h0000_0004);\n",
      "  assign slt_688 = $signed(____state_2) < $signed(32'h0000_0004);\n",
      "  assign mm__mem0__read_req_load_en = __mm__mem0__read_req_valid_and_not_has_been_sent & mm__mem0__read_req_valid_load_en;\n",
      "  assign mm__mem1__read_req_load_en = __mm__mem1__read_req_valid_and_not_has_been_sent & mm__mem1__read_req_valid_load_en;\n",
      "  assign nand_690 = ~(tmp20 & sge_685 & sge_686);\n",
      "  assign __mm__mem0__read_req_has_sent_or_is_ready = mm__mem0__read_req_load_en | __mm__mem0__read_req_has_been_sent_reg;\n",
      "  assign __mm__mem1__read_req_has_sent_or_is_ready = mm__mem1__read_req_load_en | __mm__mem1__read_req_has_been_sent_reg;\n",
      "  assign tmp27 = tmp20 & sge_685 & sge_686;\n",
      "  assign and_701 = nand_690 & slt_687 & slt_688;\n",
      "  assign and_702 = nand_690 & ~(slt_687 & slt_688) & slt_688 & ~(____state_3[0] | ____state_3[1]);\n",
      "  assign nor_703 = ~(~tmp20 | ~sge_685 | sge_686);\n",
      "  assign tmp25 = tmp20 & sge_685;\n",
      "  assign nor_705 = ~(~tmp20 | sge_685);\n",
      "  assign p0_all_active_outputs_ready = __mm__mem0__read_req_has_sent_or_is_ready & __mm__mem1__read_req_has_sent_or_is_ready;\n",
      "  assign ____state_0__next_value_predicates = {tmp27, and_701, and_702};\n",
      "  assign ____state_1__next_value_predicates = {tmp27, nor_703};\n",
      "  assign ____state_2__next_value_predicates = {tmp25, nor_705};\n",
      "  assign ____state_3__next_value_predicates = {~tmp20, tmp20};\n",
      "  assign p0_stage_done = or_886 & p0_all_active_outputs_ready;\n",
      "  assign one_hot_714 = {____state_0__next_value_predicates[2:0] == 3'h0, ____state_0__next_value_predicates[2] && ____state_0__next_value_predicates[1:0] == 2'h0, ____state_0__next_value_predicates[1] && !____state_0__next_value_predicates[0], ____state_0__next_value_predicates[0]};\n",
      "  assign one_hot_715 = {____state_1__next_value_predicates[1:0] == 2'h0, ____state_1__next_value_predicates[1] && !____state_1__next_value_predicates[0], ____state_1__next_value_predicates[0]};\n",
      "  assign one_hot_716 = {____state_2__next_value_predicates[1:0] == 2'h0, ____state_2__next_value_predicates[1] && !____state_2__next_value_predicates[0], ____state_2__next_value_predicates[0]};\n",
      "  assign one_hot_717 = {____state_3__next_value_predicates[1:0] == 2'h0, ____state_3__next_value_predicates[1] && !____state_3__next_value_predicates[0], ____state_3__next_value_predicates[0]};\n",
      "  assign tmp6_data = __mm__mem0__read_resp_reg[31:0];\n",
      "  assign tmp10_data = __mm__mem1__read_resp_reg[31:0];\n",
      "  assign p0_data_enable = p0_enable & p0_stage_done;\n",
      "  assign mm__go_select = ~____state_4 ? __mm__go_reg : 1'h0;\n",
      "  assign tmp3 = ____state_0 & {32{p3_or_679}};\n",
      "  assign tmp15 = smul32b_32b_x_32b(tmp6_data, tmp10_data);\n",
      "  assign mm__go_valid_inv = ~__mm__go_valid_reg;\n",
      "  assign mm__mem0__read_resp_valid_inv = ~__mm__mem0__read_resp_valid_reg;\n",
      "  assign mm__mem1__read_resp_valid_inv = ~__mm__mem1__read_resp_valid_reg;\n",
      "  assign mm__mem2__write_resp_valid_inv = ~__mm__mem2__write_resp_valid_reg;\n",
      "  assign tmp4__2 = ____state_1[1:0];\n",
      "  assign and_1035 = p3_tmp27 & p4_data_enable;\n",
      "  assign and_1036 = p3_and_701 & p4_data_enable;\n",
      "  assign and_1037 = p3_and_702 & p4_data_enable;\n",
      "  assign and_1043 = tmp27 & p0_data_enable;\n",
      "  assign and_1044 = nor_703 & p0_data_enable;\n",
      "  assign and_1050 = tmp25 & p0_data_enable;\n",
      "  assign and_1051 = nor_705 & p0_data_enable;\n",
      "  assign and_1058 = ~tmp20 & p0_data_enable;\n",
      "  assign and_1059 = tmp20 & p0_data_enable;\n",
      "  assign add_667 = ____state_3 + ____state_2[3:2];\n",
      "  assign tmp17 = tmp3 + tmp15;\n",
      "  assign mm__go_valid_load_en = p0_data_enable & ~____state_4 | mm__go_valid_inv;\n",
      "  assign mm__mem0__read_resp_valid_load_en = p4_data_enable | mm__mem0__read_resp_valid_inv;\n",
      "  assign mm__mem1__read_resp_valid_load_en = p4_data_enable | mm__mem1__read_resp_valid_inv;\n",
      "  assign mm__mem2__write_resp_valid_load_en = p8_stage_done & p7_and_712 | mm__mem2__write_resp_valid_inv;\n",
      "  assign ____state_0__at_most_one_next_value = tmp27 == one_hot_714[2] & and_701 == one_hot_714[1] & and_702 == one_hot_714[0];\n",
      "  assign ____state_1__at_most_one_next_value = tmp27 == one_hot_715[1] & nor_703 == one_hot_715[0];\n",
      "  assign ____state_2__at_most_one_next_value = tmp25 == one_hot_716[1] & nor_705 == one_hot_716[0];\n",
      "  assign ____state_3__at_most_one_next_value = ~tmp20 == one_hot_717[1] & tmp20 == one_hot_717[0];\n",
      "  assign add_699 = tmp4__2 + ____state_2[3:2];\n",
      "  assign concat_1039 = {and_1035, and_1036, and_1037};\n",
      "  assign tmp2 = 32'h0000_0000;\n",
      "  assign concat_1046 = {and_1043, and_1044};\n",
      "  assign concat_1053 = {and_1050, and_1051};\n",
      "  assign tmp1 = ~(____state_4 | ~mm__go_select);\n",
      "  assign concat_1060 = {and_1058, and_1059};\n",
      "  assign unexpand_for_next_value_158_3_case_1 = 2'h0;\n",
      "  assign unexpand_for_next_value_158_3_case_0 = add_680[1:0];\n",
      "  assign __mm__mem0__read_req_valid_and_all_active_outputs_ready = __mm__mem0__read_req_vld_buf & p0_all_active_outputs_ready;\n",
      "  assign __mm__mem0__read_req_valid_and_ready_txfr = __mm__mem0__read_req_valid_and_not_has_been_sent & mm__mem0__read_req_load_en;\n",
      "  assign __mm__mem1__read_req_valid_and_ready_txfr = __mm__mem1__read_req_valid_and_not_has_been_sent & mm__mem1__read_req_load_en;\n",
      "  assign __mm__mem2__write_req_valid_and_all_active_outputs_ready = __mm__mem2__write_req_vld_buf & or_1228;\n",
      "  assign __mm__mem2__write_req_valid_and_ready_txfr = __mm__mem2__write_req_valid_and_not_has_been_sent & mm__mem2__write_req_load_en;\n",
      "  assign __mm__done_valid_and_all_active_outputs_ready = __mm__done_vld_buf & or_1229;\n",
      "  assign __mm__done_valid_and_ready_txfr = __mm__done_valid_and_not_has_been_sent & mm__done_load_en;\n",
      "  assign tmp4 = {tmp4__2, ____state_3};\n",
      "  assign tmp8 = {add_667, ____state_2[1:0]};\n",
      "  assign tmp18 = p3_slt_687 ? tmp17 : tmp3;\n",
      "  assign mm__go_load_en = mm__go_vld & mm__go_valid_load_en;\n",
      "  assign mm__mem0__read_resp_load_en = mm__mem0__read_resp_vld & mm__mem0__read_resp_valid_load_en;\n",
      "  assign mm__mem1__read_resp_load_en = mm__mem1__read_resp_vld & mm__mem1__read_resp_valid_load_en;\n",
      "  assign mm__mem2__write_resp_load_en = mm__mem2__write_resp_vld & mm__mem2__write_resp_valid_load_en;\n",
      "  assign or_1221 = ~p0_stage_done | ____state_0__at_most_one_next_value | rst;\n",
      "  assign or_1223 = ~p0_stage_done | ____state_1__at_most_one_next_value | rst;\n",
      "  assign or_1225 = ~p0_stage_done | ____state_2__at_most_one_next_value | rst;\n",
      "  assign or_1227 = ~p0_stage_done | ____state_3__at_most_one_next_value | rst;\n",
      "  assign or_679 = ____state_3[0] | ____state_3[1];\n",
      "  assign tmp21 = {add_699, ____state_2[1:0]};\n",
      "  assign and_712 = tmp20 & slt_688;\n",
      "  assign one_hot_sel_1040 = tmp2 & {32{concat_1039[0]}} | tmp17 & {32{concat_1039[1]}} | tmp2 & {32{concat_1039[2]}};\n",
      "  assign or_1041 = and_1035 | and_1036 | and_1037;\n",
      "  assign one_hot_sel_1047 = add_682 & {32{concat_1046[0]}} | tmp2 & {32{concat_1046[1]}};\n",
      "  assign or_1048 = and_1043 | and_1044;\n",
      "  assign one_hot_sel_1054 = add_681 & {32{concat_1053[0]}} | tmp2 & {32{concat_1053[1]}};\n",
      "  assign or_1055 = and_1050 | and_1051;\n",
      "  assign tmp32 = tmp1 | ____state_4 & nand_690;\n",
      "  assign one_hot_sel_1061 = unexpand_for_next_value_158_3_case_1 & {2{concat_1060[0]}} | unexpand_for_next_value_158_3_case_0 & {2{concat_1060[1]}};\n",
      "  assign or_1062 = and_1058 | and_1059;\n",
      "  assign __mm__mem0__read_req_not_stage_load = ~__mm__mem0__read_req_valid_and_all_active_outputs_ready;\n",
      "  assign __mm__mem0__read_req_has_been_sent_reg_load_en = __mm__mem0__read_req_valid_and_ready_txfr | __mm__mem0__read_req_valid_and_all_active_outputs_ready;\n",
      "  assign __mm__mem1__read_req_has_been_sent_reg_load_en = __mm__mem1__read_req_valid_and_ready_txfr | __mm__mem0__read_req_valid_and_all_active_outputs_ready;\n",
      "  assign __mm__mem2__write_req_not_stage_load = ~__mm__mem2__write_req_valid_and_all_active_outputs_ready;\n",
      "  assign __mm__mem2__write_req_has_been_sent_reg_load_en = __mm__mem2__write_req_valid_and_ready_txfr | __mm__mem2__write_req_valid_and_all_active_outputs_ready;\n",
      "  assign __mm__done_not_stage_load = ~__mm__done_valid_and_all_active_outputs_ready;\n",
      "  assign __mm__done_has_been_sent_reg_load_en = __mm__done_valid_and_ready_txfr | __mm__done_valid_and_all_active_outputs_ready;\n",
      "  assign tmp5 = {tmp4};\n",
      "  assign tmp9 = {tmp8};\n",
      "  assign tmp23 = {p3_tmp21, tmp18};\n",
      "  assign __mm__done_buf = 1'h1;\n",
      "  always_ff @ (posedge clk) begin\n",
      "    if (rst) begin\n",
      "      ____state_2 <= 32'h0000_0000;\n",
      "      ____state_1 <= 32'h0000_0000;\n",
      "      ____state_3 <= 2'h0;\n",
      "      ____state_4 <= 1'h0;\n",
      "      p0_or_679 <= 1'h0;\n",
      "      p0_slt_687 <= 1'h0;\n",
      "      p0_tmp21 <= 4'h0;\n",
      "      p0_and_712 <= 1'h0;\n",
      "      p0_tmp27 <= 1'h0;\n",
      "      p0_and_701 <= 1'h0;\n",
      "      p0_and_702 <= 1'h0;\n",
      "      p1_or_679 <= 1'h0;\n",
      "      p1_slt_687 <= 1'h0;\n",
      "      p1_tmp21 <= 4'h0;\n",
      "      p1_and_712 <= 1'h0;\n",
      "      p1_tmp27 <= 1'h0;\n",
      "      p1_and_701 <= 1'h0;\n",
      "      p1_and_702 <= 1'h0;\n",
      "      p2_or_679 <= 1'h0;\n",
      "      p2_slt_687 <= 1'h0;\n",
      "      p2_tmp21 <= 4'h0;\n",
      "      p2_and_712 <= 1'h0;\n",
      "      p2_tmp27 <= 1'h0;\n",
      "      p2_and_701 <= 1'h0;\n",
      "      p2_and_702 <= 1'h0;\n",
      "      p3_or_679 <= 1'h0;\n",
      "      p3_slt_687 <= 1'h0;\n",
      "      p3_tmp21 <= 4'h0;\n",
      "      p3_and_712 <= 1'h0;\n",
      "      p3_tmp27 <= 1'h0;\n",
      "      p3_and_701 <= 1'h0;\n",
      "      p3_and_702 <= 1'h0;\n",
      "      ____state_0 <= 32'h0000_0000;\n",
      "      p4_and_712 <= 1'h0;\n",
      "      p4_tmp27 <= 1'h0;\n",
      "      p5_and_712 <= 1'h0;\n",
      "      p5_tmp27 <= 1'h0;\n",
      "      p6_and_712 <= 1'h0;\n",
      "      p6_tmp27 <= 1'h0;\n",
      "      p7_and_712 <= 1'h0;\n",
      "      p7_tmp27 <= 1'h0;\n",
      "      p0_valid <= 1'h0;\n",
      "      p1_valid <= 1'h0;\n",
      "      p2_valid <= 1'h0;\n",
      "      p3_valid <= 1'h0;\n",
      "      p4_valid <= 1'h0;\n",
      "      p5_valid <= 1'h0;\n",
      "      p6_valid <= 1'h0;\n",
      "      p7_valid <= 1'h0;\n",
      "      __mm__mem0__read_req_has_been_sent_reg <= 1'h0;\n",
      "      __mm__mem1__read_req_has_been_sent_reg <= 1'h0;\n",
      "      __mm__mem2__write_req_has_been_sent_reg <= 1'h0;\n",
      "      __mm__done_has_been_sent_reg <= 1'h0;\n",
      "      __mm__go_reg <= 1'h0;\n",
      "      __mm__go_valid_reg <= 1'h0;\n",
      "      __mm__mem0__read_resp_reg <= __mm__mem0__read_resp_reg_init;\n",
      "      __mm__mem0__read_resp_valid_reg <= 1'h0;\n",
      "      __mm__mem1__read_resp_reg <= __mm__mem1__read_resp_reg_init;\n",
      "      __mm__mem1__read_resp_valid_reg <= 1'h0;\n",
      "      __mm__mem2__write_resp_valid_reg <= 1'h0;\n",
      "      __mm__mem0__read_req_reg <= __mm__mem0__read_req_reg_init;\n",
      "      __mm__mem0__read_req_valid_reg <= 1'h0;\n",
      "      __mm__mem1__read_req_reg <= __mm__mem1__read_req_reg_init;\n",
      "      __mm__mem1__read_req_valid_reg <= 1'h0;\n",
      "      __mm__mem2__write_req_reg <= __mm__mem2__write_req_reg_init;\n",
      "      __mm__mem2__write_req_valid_reg <= 1'h0;\n",
      "      __mm__done_reg <= 1'h0;\n",
      "      __mm__done_valid_reg <= 1'h0;\n",
      "    end else begin\n",
      "      ____state_2 <= or_1055 ? one_hot_sel_1054 : ____state_2;\n",
      "      ____state_1 <= or_1048 ? one_hot_sel_1047 : ____state_1;\n",
      "      ____state_3 <= or_1062 ? one_hot_sel_1061 : ____state_3;\n",
      "      ____state_4 <= p0_data_enable ? tmp32 : ____state_4;\n",
      "      p0_or_679 <= p0_data_enable ? or_679 : p0_or_679;\n",
      "      p0_slt_687 <= p0_data_enable ? slt_687 : p0_slt_687;\n",
      "      p0_tmp21 <= p0_data_enable ? tmp21 : p0_tmp21;\n",
      "      p0_and_712 <= p0_data_enable ? and_712 : p0_and_712;\n",
      "      p0_tmp27 <= p0_data_enable ? tmp27 : p0_tmp27;\n",
      "      p0_and_701 <= p0_data_enable ? and_701 : p0_and_701;\n",
      "      p0_and_702 <= p0_data_enable ? and_702 : p0_and_702;\n",
      "      p1_or_679 <= p1_data_enable ? p0_or_679 : p1_or_679;\n",
      "      p1_slt_687 <= p1_data_enable ? p0_slt_687 : p1_slt_687;\n",
      "      p1_tmp21 <= p1_data_enable ? p0_tmp21 : p1_tmp21;\n",
      "      p1_and_712 <= p1_data_enable ? p0_and_712 : p1_and_712;\n",
      "      p1_tmp27 <= p1_data_enable ? p0_tmp27 : p1_tmp27;\n",
      "      p1_and_701 <= p1_data_enable ? p0_and_701 : p1_and_701;\n",
      "      p1_and_702 <= p1_data_enable ? p0_and_702 : p1_and_702;\n",
      "      p2_or_679 <= p2_data_enable ? p1_or_679 : p2_or_679;\n",
      "      p2_slt_687 <= p2_data_enable ? p1_slt_687 : p2_slt_687;\n",
      "      p2_tmp21 <= p2_data_enable ? p1_tmp21 : p2_tmp21;\n",
      "      p2_and_712 <= p2_data_enable ? p1_and_712 : p2_and_712;\n",
      "      p2_tmp27 <= p2_data_enable ? p1_tmp27 : p2_tmp27;\n",
      "      p2_and_701 <= p2_data_enable ? p1_and_701 : p2_and_701;\n",
      "      p2_and_702 <= p2_data_enable ? p1_and_702 : p2_and_702;\n",
      "      p3_or_679 <= p3_data_enable ? p2_or_679 : p3_or_679;\n",
      "      p3_slt_687 <= p3_data_enable ? p2_slt_687 : p3_slt_687;\n",
      "      p3_tmp21 <= p3_data_enable ? p2_tmp21 : p3_tmp21;\n",
      "      p3_and_712 <= p3_data_enable ? p2_and_712 : p3_and_712;\n",
      "      p3_tmp27 <= p3_data_enable ? p2_tmp27 : p3_tmp27;\n",
      "      p3_and_701 <= p3_data_enable ? p2_and_701 : p3_and_701;\n",
      "      p3_and_702 <= p3_data_enable ? p2_and_702 : p3_and_702;\n",
      "      ____state_0 <= or_1041 ? one_hot_sel_1040 : ____state_0;\n",
      "      p4_and_712 <= p4_data_enable ? p3_and_712 : p4_and_712;\n",
      "      p4_tmp27 <= p4_data_enable ? p3_tmp27 : p4_tmp27;\n",
      "      p5_and_712 <= p5_data_enable ? p4_and_712 : p5_and_712;\n",
      "      p5_tmp27 <= p5_data_enable ? p4_tmp27 : p5_tmp27;\n",
      "      p6_and_712 <= p6_data_enable ? p5_and_712 : p6_and_712;\n",
      "      p6_tmp27 <= p6_data_enable ? p5_tmp27 : p6_tmp27;\n",
      "      p7_and_712 <= p7_data_enable ? p6_and_712 : p7_and_712;\n",
      "      p7_tmp27 <= p7_data_enable ? p6_tmp27 : p7_tmp27;\n",
      "      p0_valid <= p0_enable ? p0_stage_done : p0_valid;\n",
      "      p1_valid <= p1_enable ? p0_valid : p1_valid;\n",
      "      p2_valid <= p2_enable ? p1_valid : p2_valid;\n",
      "      p3_valid <= p3_enable ? p2_valid : p3_valid;\n",
      "      p4_valid <= p4_enable ? p4_stage_done : p4_valid;\n",
      "      p5_valid <= p5_enable ? p4_valid : p5_valid;\n",
      "      p6_valid <= p6_enable ? p5_valid : p6_valid;\n",
      "      p7_valid <= p7_enable ? p6_valid : p7_valid;\n",
      "      __mm__mem0__read_req_has_been_sent_reg <= __mm__mem0__read_req_has_been_sent_reg_load_en ? __mm__mem0__read_req_not_stage_load : __mm__mem0__read_req_has_been_sent_reg;\n",
      "      __mm__mem1__read_req_has_been_sent_reg <= __mm__mem1__read_req_has_been_sent_reg_load_en ? __mm__mem0__read_req_not_stage_load : __mm__mem1__read_req_has_been_sent_reg;\n",
      "      __mm__mem2__write_req_has_been_sent_reg <= __mm__mem2__write_req_has_been_sent_reg_load_en ? __mm__mem2__write_req_not_stage_load : __mm__mem2__write_req_has_been_sent_reg;\n",
      "      __mm__done_has_been_sent_reg <= __mm__done_has_been_sent_reg_load_en ? __mm__done_not_stage_load : __mm__done_has_been_sent_reg;\n",
      "      __mm__go_reg <= mm__go_load_en ? mm__go : __mm__go_reg;\n",
      "      __mm__go_valid_reg <= mm__go_valid_load_en ? mm__go_vld : __mm__go_valid_reg;\n",
      "      __mm__mem0__read_resp_reg <= mm__mem0__read_resp_load_en ? mm__mem0__read_resp : __mm__mem0__read_resp_reg;\n",
      "      __mm__mem0__read_resp_valid_reg <= mm__mem0__read_resp_valid_load_en ? mm__mem0__read_resp_vld : __mm__mem0__read_resp_valid_reg;\n",
      "      __mm__mem1__read_resp_reg <= mm__mem1__read_resp_load_en ? mm__mem1__read_resp : __mm__mem1__read_resp_reg;\n",
      "      __mm__mem1__read_resp_valid_reg <= mm__mem1__read_resp_valid_load_en ? mm__mem1__read_resp_vld : __mm__mem1__read_resp_valid_reg;\n",
      "      __mm__mem2__write_resp_valid_reg <= mm__mem2__write_resp_valid_load_en ? mm__mem2__write_resp_vld : __mm__mem2__write_resp_valid_reg;\n",
      "      __mm__mem0__read_req_reg <= mm__mem0__read_req_load_en ? tmp5 : __mm__mem0__read_req_reg;\n",
      "      __mm__mem0__read_req_valid_reg <= mm__mem0__read_req_valid_load_en ? __mm__mem0__read_req_valid_and_not_has_been_sent : __mm__mem0__read_req_valid_reg;\n",
      "      __mm__mem1__read_req_reg <= mm__mem1__read_req_load_en ? tmp9 : __mm__mem1__read_req_reg;\n",
      "      __mm__mem1__read_req_valid_reg <= mm__mem1__read_req_valid_load_en ? __mm__mem1__read_req_valid_and_not_has_been_sent : __mm__mem1__read_req_valid_reg;\n",
      "      __mm__mem2__write_req_reg <= mm__mem2__write_req_load_en ? tmp23 : __mm__mem2__write_req_reg;\n",
      "      __mm__mem2__write_req_valid_reg <= mm__mem2__write_req_valid_load_en ? __mm__mem2__write_req_valid_and_not_has_been_sent : __mm__mem2__write_req_valid_reg;\n",
      "      __mm__done_reg <= mm__done_load_en ? __mm__done_buf : __mm__done_reg;\n",
      "      __mm__done_valid_reg <= mm__done_valid_load_en ? __mm__done_valid_and_not_has_been_sent : __mm__done_valid_reg;\n",
      "    end\n",
      "  end\n",
      "  assign mm__done = __mm__done_reg;\n",
      "  assign mm__done_vld = __mm__done_valid_reg;\n",
      "  assign mm__go_rdy = mm__go_load_en;\n",
      "  assign mm__mem0__read_req = __mm__mem0__read_req_reg;\n",
      "  assign mm__mem0__read_req_vld = __mm__mem0__read_req_valid_reg;\n",
      "  assign mm__mem0__read_resp_rdy = mm__mem0__read_resp_load_en;\n",
      "  assign mm__mem1__read_req = __mm__mem1__read_req_reg;\n",
      "  assign mm__mem1__read_req_vld = __mm__mem1__read_req_valid_reg;\n",
      "  assign mm__mem1__read_resp_rdy = mm__mem1__read_resp_load_en;\n",
      "  assign mm__mem2__write_req = __mm__mem2__write_req_reg;\n",
      "  assign mm__mem2__write_req_vld = __mm__mem2__write_req_valid_reg;\n",
      "  assign mm__mem2__write_resp_rdy = mm__mem2__write_resp_load_en;\n",
      "  `ifdef ASSERT_ON\n",
      "  ____state_0__at_most_one_next_value_assert: assert property (@(posedge clk) disable iff ($sampled(rst !== 1'h0 || $isunknown(or_1221))) or_1221) else $fatal(0, \"More than one next_value fired for state element: __state_0\");\n",
      "  ____state_1__at_most_one_next_value_assert: assert property (@(posedge clk) disable iff ($sampled(rst !== 1'h0 || $isunknown(or_1223))) or_1223) else $fatal(0, \"More than one next_value fired for state element: __state_1\");\n",
      "  ____state_2__at_most_one_next_value_assert: assert property (@(posedge clk) disable iff ($sampled(rst !== 1'h0 || $isunknown(or_1225))) or_1225) else $fatal(0, \"More than one next_value fired for state element: __state_2\");\n",
      "  ____state_3__at_most_one_next_value_assert: assert property (@(posedge clk) disable iff ($sampled(rst !== 1'h0 || $isunknown(or_1227))) or_1227) else $fatal(0, \"More than one next_value fired for state element: __state_3\");\n",
      "  `endif  // ASSERT_ON\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "mm_code.to_ir(verbose=False)\n",
    "mm_code.opt(verbose=False)\n",
    "mm_code.to_vlog(ram_latency=4, pipeline_stages=9, delay_model=\"sky130\", reset=\"rst\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "f722463a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module {\n",
      "  func.func @add(%arg0: f32, %arg1: f32) -> f32 attributes {itypes = \"__\", otypes = \"_\"} {\n",
      "    %0 = arith.addf %arg0, %arg1 : f32\n",
      "    return %0 : f32\n",
      "  }\n",
      "}\n",
      "\n",
      "import apfloat;\n",
      "\n",
      "pub const F32_EXP_SZ = u32:8;\n",
      "pub const F32_FRAC_SZ = u32:23;\n",
      "pub type F32 = apfloat::APFloat<F32_EXP_SZ, F32_FRAC_SZ>;\n",
      "\n",
      "\n",
      "pub proc add {\n",
      "  in0: chan<F32> in;\n",
      "  in1: chan<F32> in;\n",
      "  out0: chan<F32> out;\n",
      "\n",
      "  config(in0: chan<F32> in, in1: chan<F32> in, out0: chan<F32> out) { (in0, in1, out0) }\n",
      "\n",
      "  init { () }\n",
      "\n",
      "  next(state: ()) {\n",
      "    let (tok0, tmp0) = recv(join(), in0);\n",
      "    let (tok1, tmp1) = recv(join(), in1);\n",
      "    let tmp2 = apfloat::add(tmp0, tmp1);\n",
      "    let tok = join(tok0, tok1);\n",
      "    send(tok, out0, tmp2);\n",
      "  }\n",
      "}\n",
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from allo.ir.types import float32\n",
    "\n",
    "def add(a: float32, b: float32) -> float32:\n",
    "  return a + b\n",
    "\n",
    "s = allo.customize(add)\n",
    "print(s.module)\n",
    "code = s.build(target='xls')\n",
    "print(code)\n",
    "code.interpret()\n",
    "code.flow()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "6437a300",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] add_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate floating point add proc\n",
    "for a, b, expected in [(1.0, 2.0, 3.0), (0.0, 5.0, 5.0), (3.0, 0.0, 3.0), \n",
    "                       (-1.5, 2.5, 1.0), (-5.0, 2.0, -3.0), (1.5, 2.5, 4.0),\n",
    "                       (10.5, -3.2, 7.3), (-10.0, -5.0, -15.0)]:\n",
    "  code.test(a, b, expected)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "607d9163",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module {\n",
      "  func.func @useless(%arg0: i32) -> i32 attributes {itypes = \"s\", otypes = \"s\"} {\n",
      "    %alloc = memref.alloc() {name = \"b\"} : memref<i32>\n",
      "    affine.store %arg0, %alloc[] {to = \"b\"} : memref<i32>\n",
      "    affine.for %arg1 = 0 to 10 {\n",
      "      %1 = affine.load %alloc[] {from = \"b\"} : memref<i32>\n",
      "      %2 = arith.extsi %1 : i32 to i33\n",
      "      %c1_i32 = arith.constant 1 : i32\n",
      "      %3 = arith.extsi %c1_i32 : i32 to i33\n",
      "      %4 = arith.addi %2, %3 : i33\n",
      "      %5 = arith.trunci %4 : i33 to i32\n",
      "      affine.store %5, %alloc[] {to = \"b\"} : memref<i32>\n",
      "    } {loop_name = \"i\", op_name = \"S_i_0\", reduction, unroll = 0 : i32}\n",
      "    %0 = affine.load %alloc[] {from = \"b\"} : memref<i32>\n",
      "    return %0 : i32\n",
      "  }\n",
      "}\n",
      "\n",
      "pub proc useless {\n",
      "  in0: chan<s32> in;\n",
      "  out0: chan<s32> out;\n",
      "\n",
      "  config(in0: chan<s32> in, out0: chan<s32> out) { (in0, out0) }\n",
      "\n",
      "  init { () }\n",
      "\n",
      "  next(state: ()) {\n",
      "    let (tok0, tmp0) = recv(join(), in0);\n",
      "    let tmp3 = for (tmp1, tmp2): (s32, s32) in s32:0..s32:10 {\n",
      "      let tmp4 = (tmp2 as s33);\n",
      "      let tmp5 = (tmp4 + s33:1);\n",
      "      let tmp6 = (tmp5 as s32);\n",
      "      tmp6\n",
      "    }(tmp0);\n",
      "    send(tok0, out0, tmp3);\n",
      "  }\n",
      "}\n",
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/useless.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def useless(a: int32) -> int32:\n",
    "  b: int32 = a\n",
    "  for i in allo.reduction(10):\n",
    "    b = b + 1\n",
    "  return b\n",
    "\n",
    "s = allo.customize(useless, instantiate=[int32])\n",
    "s.unroll(\"i\")\n",
    "print(s.module)\n",
    "code = s.build(target='xls')\n",
    "print(code)\n",
    "code.interpret()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "426bdaeb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[ RUN UNITTEST  ] useless_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] useless_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] useless_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n",
      "\n",
      "[ RUN UNITTEST  ] useless_test\n",
      "[            OK ]\n",
      "[===============] 1 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Validate useless proc (unrolled for loop test)\n",
    "for value, expected in [(5, 15), (0, 10), (100, 110), (-5, 5)]:\n",
    "  code.test(value, expected)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "dc48df5f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module {\n",
      "  func.func @vvadd(%arg0: memref<32xf32>, %arg1: memref<32xf32>) -> memref<32xf32> attributes {itypes = \"__\", otypes = \"_\"} {\n",
      "    %c0_i32 = arith.constant 0 : i32\n",
      "    %c0_i32_0 = arith.constant 0 : i32\n",
      "    %c0_i32_1 = arith.constant 0 : i32\n",
      "    %c0_i32_2 = arith.constant 0 : i32\n",
      "    %0 = arith.sitofp %c0_i32_2 : i32 to f32\n",
      "    %alloc = memref.alloc() {name = \"c\"} : memref<32xf32>\n",
      "    linalg.fill ins(%0 : f32) outs(%alloc : memref<32xf32>)\n",
      "    affine.for %arg2 = 0 to 32 {\n",
      "      %1 = affine.load %arg0[%arg2] {from = \"a\"} : memref<32xf32>\n",
      "      %2 = affine.load %arg1[%arg2] {from = \"b\"} : memref<32xf32>\n",
      "      %3 = arith.addf %1, %2 : f32\n",
      "      affine.store %3, %alloc[%arg2] {to = \"c\"} : memref<32xf32>\n",
      "    } {loop_name = \"i\", op_name = \"S_i_0\"}\n",
      "    return %alloc : memref<32xf32>\n",
      "  }\n",
      "}\n",
      "\n",
      "import apfloat;\n",
      "\n",
      "pub const F32_EXP_SZ = u32:8;\n",
      "pub const F32_FRAC_SZ = u32:23;\n",
      "pub type F32 = apfloat::APFloat<F32_EXP_SZ, F32_FRAC_SZ>;\n",
      "\n",
      "\n",
      "// Simple dual-port RAM model with independent read and write ports.\n",
      "// Parameterized on address width, data width, and depth.\n",
      "// Reads observe the state before a concurrent write (read-before-write).\n",
      "// Writes always update a full word.\n",
      "\n",
      "pub struct SimpleReadReq<ADDR_WIDTH: u32> {\n",
      "  addr: uN[ADDR_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleReadResp<DATA_WIDTH: u32> {\n",
      "  data: uN[DATA_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleWriteReq<ADDR_WIDTH: u32, DATA_WIDTH: u32> {\n",
      "  addr: uN[ADDR_WIDTH],\n",
      "  data: uN[DATA_WIDTH],\n",
      "}\n",
      "\n",
      "pub struct SimpleWriteResp {}\n",
      "\n",
      "pub proc Simple1R1WRam<ADDR_WIDTH: u32, DATA_WIDTH: u32, SIZE: u32> {\n",
      "  read_req: chan<SimpleReadReq<ADDR_WIDTH>> in;\n",
      "  read_resp: chan<SimpleReadResp<DATA_WIDTH>> out;\n",
      "  write_req: chan<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>> in;\n",
      "  write_resp: chan<SimpleWriteResp> out;\n",
      "\n",
      "  config(read_req: chan<SimpleReadReq<ADDR_WIDTH>> in,\n",
      "         read_resp: chan<SimpleReadResp<DATA_WIDTH>> out,\n",
      "         write_req: chan<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>> in,\n",
      "         write_resp: chan<SimpleWriteResp> out) {\n",
      "    (read_req, read_resp, write_req, write_resp)\n",
      "  }\n",
      "\n",
      "  init { uN[DATA_WIDTH][SIZE]:[uN[DATA_WIDTH]:0, ...] }\n",
      "\n",
      "  next(state: uN[DATA_WIDTH][SIZE]) {\n",
      "    let (tok_r, r_req, r_valid) =\n",
      "        recv_non_blocking(join(), read_req, zero!<SimpleReadReq<ADDR_WIDTH>>());\n",
      "    let (tok_w, w_req, w_valid) =\n",
      "        recv_non_blocking(join(), write_req, zero!<SimpleWriteReq<ADDR_WIDTH, DATA_WIDTH>>());\n",
      "\n",
      "    let addr_r = r_req.addr as u32;\n",
      "    let addr_w = w_req.addr as u32;\n",
      "\n",
      "    let state_before_write = state;\n",
      "    let state =\n",
      "        if w_valid { update(state, addr_w, w_req.data) } else { state };\n",
      "\n",
      "    let read_data = state_before_write[addr_r];\n",
      "    send_if(\n",
      "        tok_r, read_resp, r_valid,\n",
      "        SimpleReadResp<DATA_WIDTH> { data: read_data });\n",
      "\n",
      "    send_if(\n",
      "        tok_w, write_resp, w_valid,\n",
      "        SimpleWriteResp {});\n",
      "\n",
      "    state\n",
      "  }\n",
      "}\n",
      "\n",
      "\n",
      "pub proc vvadd {\n",
      "  mem0__read_req: chan<SimpleReadReq<u32:5>> out;\n",
      "  mem0__read_resp: chan<SimpleReadResp<u32:32>> in;\n",
      "  mem1__read_req: chan<SimpleReadReq<u32:5>> out;\n",
      "  mem1__read_resp: chan<SimpleReadResp<u32:32>> in;\n",
      "  mem2__write_req: chan<SimpleWriteReq<u32:5, u32:32>> out;\n",
      "  mem2__write_resp: chan<SimpleWriteResp> in;\n",
      "  go: chan<bool> in;\n",
      "  done: chan<bool> out;\n",
      "\n",
      "  config(mem0__read_req: chan<SimpleReadReq<u32:5>> out, mem0__read_resp: chan<SimpleReadResp<u32:32>> in, mem1__read_req: chan<SimpleReadReq<u32:5>> out, mem1__read_resp: chan<SimpleReadResp<u32:32>> in, mem2__write_req: chan<SimpleWriteReq<u32:5, u32:32>> out, mem2__write_resp: chan<SimpleWriteResp> in, go: chan<bool> in, done: chan<bool> out) { (mem0__read_req, mem0__read_resp, mem1__read_req, mem1__read_resp, mem2__write_req, mem2__write_resp, go, done) }\n",
      "\n",
      "  init { (0, false) }\n",
      "\n",
      "  next(state: (s32, bool)) {\n",
      "    let (index0, busy) = state;\n",
      "    let (tok0, tmp0) = recv_if(join(), go, !busy, bool:0);\n",
      "    let tmp1 = !busy && (tmp0 == bool:1);\n",
      "    let tmp2 = ((index0 as s32) as uN[5]);\n",
      "    let tmp3 = SimpleReadReq<u32:5> { addr: tmp2 };\n",
      "    let tok1 = send(join(), mem0__read_req, tmp3);\n",
      "    let (tok2, tmp4) = recv(tok1, mem0__read_resp);\n",
      "    let tmp5 = apfloat::unflatten<F32_EXP_SZ, F32_FRAC_SZ>(tmp4.data);\n",
      "    let tmp6 = ((index0 as s32) as uN[5]);\n",
      "    let tmp7 = SimpleReadReq<u32:5> { addr: tmp6 };\n",
      "    let tok3 = send(join(), mem1__read_req, tmp7);\n",
      "    let (tok4, tmp8) = recv(tok3, mem1__read_resp);\n",
      "    let tmp9 = apfloat::unflatten<F32_EXP_SZ, F32_FRAC_SZ>(tmp8.data);\n",
      "    let tmp10 = apfloat::add(tmp5, tmp9);\n",
      "    let tmp11 = ((index0 as s32) as uN[5]);\n",
      "    let tmp13 = apfloat::flatten<F32_EXP_SZ, F32_FRAC_SZ>(tmp10);\n",
      "    let tmp12 = (tmp13 as uN[32]);\n",
      "    let tmp14 = SimpleWriteReq<u32:5, u32:32> { addr: tmp11, data: tmp12 };\n",
      "    let tok5 = join(tok0, tok2, tok4);\n",
      "    let tok6 = send(tok5, mem2__write_req, tmp14);\n",
      "    let (tok7, _) = recv(tok6, mem2__write_resp);\n",
      "    let tmp15 = if (index0 + 1 >= s32:32) { s32:0 } else { index0 + 1 };\n",
      "    let tmp16 = index0 + 1 >= s32:32;\n",
      "    let tok8 = send_if(tok7, done, tmp16, bool:1);\n",
      "    let tmp17 = if (tmp16) { s32:0 } else { tmp15 };\n",
      "    let tmp18 = (tmp1) || (busy && !tmp16);\n",
      "    (tmp17, tmp18)\n",
      "  }\n",
      "}\n",
      "\n",
      "[===============] 0 test(s) ran; 0 failed; 0 skipped.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['interpreter_main', '--dslx_path=/scratch/users/zrs29/xls/xls', 'abax/vvadd.x'], returncode=0, stdout='', stderr='[===============] 0 test(s) ran; 0 failed; 0 skipped.\\n')"
      ]
     },
     "execution_count": 43,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# vector-vector add\n",
    "\n",
    "def vvadd(a: float32[32], b: float32[32]) -> float32[32]:\n",
    "  c: float32[32] = 0\n",
    "  for i in range(32):\n",
    "    c[i] = a[i] + b[i]\n",
    "  return c\n",
    "\n",
    "s = allo.customize(vvadd)\n",
    "print(s.module)\n",
    "code = s.build(target='xls')\n",
    "print(code)\n",
    "code.interpret()\n",
    "# code.to_ir(False)\n",
    "# code.opt()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "allo",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
