# Lab 2: ALU ä¸ Barrel Shifter è®¾è®¡

## å®éªŒæ¦‚è¿°

| é¡¹ç›®               | å†…å®¹                       |
| ------------------ | -------------------------- |
| **å®éªŒåç§°** | ALU ä¸ Barrel Shifter è®¾è®¡ |
| **é¢„è®¡æ—¶é•¿** | 6-8 å°æ—¶                   |
| **éš¾åº¦ç­‰çº§** | â­â­â­â˜†â˜†                 |
| **å‰ç½®å®éªŒ** | Lab 1                      |

## å®éªŒç›®æ ‡

1. ç†è§£ ARM æŒ‡ä»¤é›†ä¸­ ALU æ“ä½œçš„å®Œæ•´å®šä¹‰
2. å®ç°æ”¯æŒå…¨éƒ¨ 16 ç§ ALU æ“ä½œçš„ç®—æœ¯é€»è¾‘å•å…ƒ
3. å®ç°é«˜æ•ˆçš„ Barrel Shifterï¼ˆæ¡¶å½¢ç§»ä½å™¨ï¼‰
4. æ­£ç¡®ç”Ÿæˆå’Œæ›´æ–° NZCV æ¡ä»¶æ ‡å¿—ä½
5. æŒæ¡ç»„åˆé€»è¾‘ä¼˜åŒ–æŠ€æœ¯

---

## ç†è®ºèƒŒæ™¯

### ARM æ•°æ®å¤„ç†æŒ‡ä»¤æ ¼å¼

```
31  28 27 26 25 24       21 20 19    16 15    12 11           0
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Cond â”‚ 00  â”‚I â”‚  Opcode  â”‚S â”‚   Rn   â”‚   Rd   â”‚   Operand2   â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  4ä½    2ä½  1ä½   4ä½     1ä½  4ä½      4ä½        12ä½
```

#### Operand2 æ ¼å¼

**å½“ I=0ï¼ˆå¯„å­˜å™¨æ“ä½œæ•°ï¼‰æ—¶ï¼š**

```
11        7 6  5 4 3      0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Shift   â”‚Typeâ”‚0â”‚   Rm   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     5ä½    2ä½  1ä½  4ä½

æˆ–è€…ï¼ˆå¯„å­˜å™¨ç§»ä½ï¼‰ï¼š
11      8 7 6  5 4 3      0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”¬â”€â”€â”€â”€â”¬â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Rs   â”‚0â”‚Typeâ”‚1â”‚   Rm   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    4ä½   1ä½ 2ä½ 1ä½  4ä½
```

**å½“ I=1ï¼ˆç«‹å³æ•°æ“ä½œæ•°ï¼‰æ—¶ï¼š**

```
11       8 7             0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Rotate â”‚   Immediate   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    4ä½         8ä½

ç«‹å³æ•° = Immediate ROR (Rotate * 2)
```

### ALU æ“ä½œçœŸå€¼è¡¨

| Opcode | åŠ©è®°ç¬¦ | æ“ä½œ                 | ç»“æœå†™å…¥ | æ›´æ–°æ ‡å¿—    |
| ------ | ------ | -------------------- | -------- | ----------- |
| 0000   | AND    | Rd := Rn AND Op2     | âœ“       | âœ“ (å¦‚ S=1) |
| 0001   | EOR    | Rd := Rn XOR Op2     | âœ“       | âœ“ (å¦‚ S=1) |
| 0010   | SUB    | Rd := Rn - Op2       | âœ“       | âœ“ (å¦‚ S=1) |
| 0011   | RSB    | Rd := Op2 - Rn       | âœ“       | âœ“ (å¦‚ S=1) |
| 0100   | ADD    | Rd := Rn + Op2       | âœ“       | âœ“ (å¦‚ S=1) |
| 0101   | ADC    | Rd := Rn + Op2 + C   | âœ“       | âœ“ (å¦‚ S=1) |
| 0110   | SBC    | Rd := Rn - Op2 - !C  | âœ“       | âœ“ (å¦‚ S=1) |
| 0111   | RSC    | Rd := Op2 - Rn - !C  | âœ“       | âœ“ (å¦‚ S=1) |
| 1000   | TST    | Rn AND Op2           | âœ—       | âœ“          |
| 1001   | TEQ    | Rn XOR Op2           | âœ—       | âœ“          |
| 1010   | CMP    | Rn - Op2             | âœ—       | âœ“          |
| 1011   | CMN    | Rn + Op2             | âœ—       | âœ“          |
| 1100   | ORR    | Rd := Rn OR Op2      | âœ“       | âœ“ (å¦‚ S=1) |
| 1101   | MOV    | Rd := Op2            | âœ“       | âœ“ (å¦‚ S=1) |
| 1110   | BIC    | Rd := Rn AND NOT Op2 | âœ“       | âœ“ (å¦‚ S=1) |
| 1111   | MVN    | Rd := NOT Op2        | âœ“       | âœ“ (å¦‚ S=1) |

### æ¡ä»¶æ ‡å¿—ä½è®¡ç®—

#### N (Negative) æ ‡å¿—

```verilog
N = Result[31];  // ç»“æœçš„æœ€é«˜ä½
```

#### Z (Zero) æ ‡å¿—

```verilog
Z = (Result == 32'h0);  // ç»“æœä¸ºé›¶
```

#### C (Carry) æ ‡å¿—

- **åŠ æ³•æ“ä½œ**: äº§ç”Ÿè¿›ä½æ—¶ C=1
- **å‡æ³•æ“ä½œ**: æ— å€Ÿä½æ—¶ C=1ï¼ˆå³ A >= Bï¼‰
- **ç§»ä½æ“ä½œ**: æœ€åç§»å‡ºçš„ä½

```verilog
// åŠ æ³•è¿›ä½æ£€æµ‹
{C, Result} = A + B + Cin;

// å‡æ³•è¿›ä½ï¼ˆå€Ÿä½å–åï¼‰
{C, Result} = A + (~B) + 1;  // C=1 è¡¨ç¤ºæ— å€Ÿä½
```

#### V (Overflow) æ ‡å¿—

ä»…å¯¹æœ‰ç¬¦å·è¿ç®—æœ‰æ„ä¹‰ï¼š

```verilog
// åŠ æ³•æº¢å‡ºï¼šä¸¤ä¸ªåŒå·æ•°ç›¸åŠ ï¼Œç»“æœå˜å·
V_add = (A[31] == B[31]) && (Result[31] != A[31]);

// å‡æ³•æº¢å‡ºï¼šä¸¤ä¸ªå¼‚å·æ•°ç›¸å‡ï¼Œç»“æœä¸è¢«å‡æ•°å¼‚å·
V_sub = (A[31] != B[31]) && (Result[31] != A[31]);
```

### Barrel Shifter åŸç†

Barrel Shifter æ˜¯ä¸€ç§èƒ½åœ¨å•å‘¨æœŸå†…å®Œæˆä»»æ„ä½æ•°ç§»ä½çš„ç»„åˆç”µè·¯ã€‚

#### ç§»ä½ç±»å‹

```
LSL (Logical Shift Left):
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Input[30:0]    â”‚    0    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    C â† MSB

LSR (Logical Shift Right):
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚    0    â”‚  Input[31:1]    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              LSB â†’ C

ASR (Arithmetic Shift Right):
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚Input[31]â”‚  Input[31:1]    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    ç¬¦å·ä½æ‰©å±•ï¼ŒLSB â†’ C

ROR (Rotate Right):
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚Input[n-1:0]â”‚Input[31:n]   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    ä½å¾ªç¯ç§»åŠ¨ï¼ŒInput[0] â†’ C

RRX (Rotate Right Extended):
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚    C    â”‚  Input[31:1]    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    å¸¦è¿›ä½å¾ªç¯å³ç§»1ä½
```

#### å¤šçº§ Mux å®ç°

32ä½ Barrel Shifter ä½¿ç”¨ 5 çº§ Muxï¼š

```
Level 0: ç§»ä½ 0 æˆ– 16 ä½
Level 1: ç§»ä½ 0 æˆ– 8 ä½
Level 2: ç§»ä½ 0 æˆ– 4 ä½
Level 3: ç§»ä½ 0 æˆ– 2 ä½
Level 4: ç§»ä½ 0 æˆ– 1 ä½

ç§»ä½é‡ = shift_amount[4:0]
æ¯ä¸€çº§ç”± shift_amount çš„å¯¹åº”ä½æ§åˆ¶
```

---

## ğŸ”§ å®éªŒæ­¥éª¤

### æ­¥éª¤ 1: å®ç° ALU æ¨¡å—

åˆ›å»º `src/alu.v`ï¼š

```verilog
// ============================================================================
// File: alu.v
// Description: 32-bit ALU for ARM Cortex-A9
// ============================================================================

`include "defines.vh"

module alu #(
    parameter DATA_WIDTH = 32
)(
    // æ“ä½œæ•°
    input  wire [DATA_WIDTH-1:0]    operand_a,      // Rn
    input  wire [DATA_WIDTH-1:0]    operand_b,      // Shifted Rm æˆ–ç«‹å³æ•°
    input  wire                     carry_in,       // è¾“å…¥è¿›ä½ (æ¥è‡ª CPSR.C)
  
    // æ§åˆ¶
    input  wire [3:0]               alu_op,         // ALU æ“ä½œç 
  
    // ç»“æœ
    output reg  [DATA_WIDTH-1:0]    result,         // è¿ç®—ç»“æœ
  
    // æ ‡å¿—è¾“å‡º
    output wire                     flag_n,         // Negative
    output wire                     flag_z,         // Zero
    output reg                      flag_c,         // Carry
    output reg                      flag_v          // Overflow
);

    // ========================================================================
    // å†…éƒ¨ä¿¡å·
    // ========================================================================
    wire [DATA_WIDTH-1:0]   not_b;
    wire [DATA_WIDTH:0]     add_result;     // 33ä½ï¼ŒåŒ…å«è¿›ä½
    wire [DATA_WIDTH:0]     sub_result;     // 33ä½ï¼ŒåŒ…å«å€Ÿä½
    wire [DATA_WIDTH:0]     rsb_result;     // åå‘å‡æ³•
    wire [DATA_WIDTH:0]     adc_result;     // å¸¦è¿›ä½åŠ æ³•
    wire [DATA_WIDTH:0]     sbc_result;     // å¸¦å€Ÿä½å‡æ³•
    wire [DATA_WIDTH:0]     rsc_result;     // å¸¦å€Ÿä½åå‘å‡æ³•
  
    wire                    overflow_add;
    wire                    overflow_sub;
    wire                    overflow_rsb;
  
    // ========================================================================
    // é¢„è®¡ç®—
    // ========================================================================
    assign not_b = ~operand_b;
  
    // åŠ æ³•ç±»è¿ç®—
    assign add_result = {1'b0, operand_a} + {1'b0, operand_b};
    assign adc_result = {1'b0, operand_a} + {1'b0, operand_b} + carry_in;
  
    // å‡æ³•ç±»è¿ç®— (A - B = A + (~B) + 1)
    assign sub_result = {1'b0, operand_a} + {1'b0, not_b} + 1'b1;
    assign sbc_result = {1'b0, operand_a} + {1'b0, not_b} + carry_in;
  
    // åå‘å‡æ³• (B - A)
    assign rsb_result = {1'b0, operand_b} + {1'b0, ~operand_a} + 1'b1;
    assign rsc_result = {1'b0, operand_b} + {1'b0, ~operand_a} + carry_in;
  
    // æº¢å‡ºæ£€æµ‹
    assign overflow_add = (operand_a[31] == operand_b[31]) && 
                          (add_result[31] != operand_a[31]);
    assign overflow_sub = (operand_a[31] != operand_b[31]) && 
                          (sub_result[31] != operand_a[31]);
    assign overflow_rsb = (operand_b[31] != operand_a[31]) && 
                          (rsb_result[31] != operand_b[31]);
  
    // ========================================================================
    // ALU æ“ä½œé€‰æ‹©
    // ========================================================================
    always @(*) begin
        // é»˜è®¤å€¼
        result = {DATA_WIDTH{1'b0}};
        flag_c = carry_in;
        flag_v = 1'b0;
      
        case (alu_op)
            `ALU_AND: begin
                result = operand_a & operand_b;
                // C ç”±ç§»ä½å™¨äº§ç”Ÿ
            end
          
            `ALU_EOR: begin
                result = operand_a ^ operand_b;
            end
          
            `ALU_SUB: begin
                result = sub_result[DATA_WIDTH-1:0];
                flag_c = sub_result[DATA_WIDTH];  // æ— å€Ÿä½æ—¶ C=1
                flag_v = overflow_sub;
            end
          
            `ALU_RSB: begin
                result = rsb_result[DATA_WIDTH-1:0];
                flag_c = rsb_result[DATA_WIDTH];
                flag_v = overflow_rsb;
            end
          
            `ALU_ADD: begin
                result = add_result[DATA_WIDTH-1:0];
                flag_c = add_result[DATA_WIDTH];
                flag_v = overflow_add;
            end
          
            `ALU_ADC: begin
                result = adc_result[DATA_WIDTH-1:0];
                flag_c = adc_result[DATA_WIDTH];
                flag_v = (operand_a[31] == operand_b[31]) && 
                         (adc_result[31] != operand_a[31]);
            end
          
            `ALU_SBC: begin
                result = sbc_result[DATA_WIDTH-1:0];
                flag_c = sbc_result[DATA_WIDTH];
                flag_v = (operand_a[31] != operand_b[31]) && 
                         (sbc_result[31] != operand_a[31]);
            end
          
            `ALU_RSC: begin
                result = rsc_result[DATA_WIDTH-1:0];
                flag_c = rsc_result[DATA_WIDTH];
                flag_v = (operand_b[31] != operand_a[31]) && 
                         (rsc_result[31] != operand_b[31]);
            end
          
            `ALU_TST: begin
                result = operand_a & operand_b;
                // ä»…è®¾ç½®æ ‡å¿—ï¼Œä¸å†™å›
            end
          
            `ALU_TEQ: begin
                result = operand_a ^ operand_b;
            end
          
            `ALU_CMP: begin
                result = sub_result[DATA_WIDTH-1:0];
                flag_c = sub_result[DATA_WIDTH];
                flag_v = overflow_sub;
            end
          
            `ALU_CMN: begin
                result = add_result[DATA_WIDTH-1:0];
                flag_c = add_result[DATA_WIDTH];
                flag_v = overflow_add;
            end
          
            `ALU_ORR: begin
                result = operand_a | operand_b;
            end
          
            `ALU_MOV: begin
                result = operand_b;
            end
          
            `ALU_BIC: begin
                result = operand_a & not_b;
            end
          
            `ALU_MVN: begin
                result = not_b;
            end
          
            default: begin
                result = {DATA_WIDTH{1'b0}};
            end
        endcase
    end
  
    // ========================================================================
    // N å’Œ Z æ ‡å¿—
    // ========================================================================
    assign flag_n = result[DATA_WIDTH-1];
    assign flag_z = (result == {DATA_WIDTH{1'b0}});

endmodule
```

### æ­¥éª¤ 2: å®ç° Barrel Shifter

åˆ›å»º `src/barrel_shifter.v`ï¼š

```verilog
// ============================================================================
// File: barrel_shifter.v
// Description: 32-bit Barrel Shifter for ARM Cortex-A9
// ============================================================================

`include "defines.vh"

module barrel_shifter #(
    parameter DATA_WIDTH = 32
)(
    // è¾“å…¥
    input  wire [DATA_WIDTH-1:0]    data_in,        // è¾“å…¥æ•°æ® (Rm)
    input  wire [4:0]               shift_amount,   // ç§»ä½é‡ (0-31)
    input  wire [1:0]               shift_type,     // ç§»ä½ç±»å‹
    input  wire                     carry_in,       // è¾“å…¥è¿›ä½ (ç”¨äº RRX)
  
    // è¾“å‡º
    output reg  [DATA_WIDTH-1:0]    data_out,       // ç§»ä½ç»“æœ
    output reg                      carry_out       // ç§»ä½äº§ç”Ÿçš„è¿›ä½
);

    // ========================================================================
    // å†…éƒ¨ä¿¡å·
    // ========================================================================
    wire [DATA_WIDTH-1:0]   lsl_result;
    wire [DATA_WIDTH-1:0]   lsr_result;
    wire [DATA_WIDTH-1:0]   asr_result;
    wire [DATA_WIDTH-1:0]   ror_result;
    wire [DATA_WIDTH-1:0]   rrx_result;
  
    wire                    lsl_carry;
    wire                    lsr_carry;
    wire                    asr_carry;
    wire                    ror_carry;
    wire                    rrx_carry;
  
    // ç¬¦å·æ‰©å±•å¡«å……
    wire [DATA_WIDTH-1:0]   sign_fill;
  
    // ========================================================================
    // ç¬¦å·æ‰©å±•
    // ========================================================================
    assign sign_fill = {DATA_WIDTH{data_in[DATA_WIDTH-1]}};
  
    // ========================================================================
    // LSL (Logical Shift Left)
    // ========================================================================
    assign lsl_result = (shift_amount == 5'd0) ? data_in : 
                        (data_in << shift_amount);
    assign lsl_carry  = (shift_amount == 5'd0) ? carry_in :
                        (shift_amount > 5'd32) ? 1'b0 :
                        data_in[DATA_WIDTH - shift_amount];
  
    // ========================================================================
    // LSR (Logical Shift Right)
    // ========================================================================
    assign lsr_result = (shift_amount == 5'd0) ? data_in :
                        (data_in >> shift_amount);
    assign lsr_carry  = (shift_amount == 5'd0) ? carry_in :
                        (shift_amount > 5'd32) ? 1'b0 :
                        data_in[shift_amount - 1];
  
    // ========================================================================
    // ASR (Arithmetic Shift Right)
    // ========================================================================
    assign asr_result = (shift_amount == 5'd0) ? data_in :
                        ($signed(data_in) >>> shift_amount);
    assign asr_carry  = (shift_amount == 5'd0) ? carry_in :
                        (shift_amount >= 5'd32) ? data_in[DATA_WIDTH-1] :
                        data_in[shift_amount - 1];
  
    // ========================================================================
    // ROR (Rotate Right)
    // ========================================================================
    wire [63:0] ror_extended;
    assign ror_extended = {data_in, data_in};
    assign ror_result = (shift_amount == 5'd0) ? data_in :
                        ror_extended[shift_amount +: DATA_WIDTH];
    assign ror_carry  = (shift_amount == 5'd0) ? carry_in :
                        data_in[(shift_amount - 1) & 5'h1F];
  
    // ========================================================================
    // RRX (Rotate Right Extended) - ä»…ç§»ä½1ä½
    // ========================================================================
    assign rrx_result = {carry_in, data_in[DATA_WIDTH-1:1]};
    assign rrx_carry  = data_in[0];
  
    // ========================================================================
    // è¾“å‡ºé€‰æ‹©
    // ========================================================================
    always @(*) begin
        case (shift_type)
            `SHIFT_LSL: begin
                data_out  = lsl_result;
                carry_out = lsl_carry;
            end
          
            `SHIFT_LSR: begin
                // LSR #0 ç¼–ç ä¸º LSR #32
                if (shift_amount == 5'd0) begin
                    data_out  = {DATA_WIDTH{1'b0}};
                    carry_out = data_in[DATA_WIDTH-1];
                end else begin
                    data_out  = lsr_result;
                    carry_out = lsr_carry;
                end
            end
          
            `SHIFT_ASR: begin
                // ASR #0 ç¼–ç ä¸º ASR #32
                if (shift_amount == 5'd0) begin
                    data_out  = sign_fill;
                    carry_out = data_in[DATA_WIDTH-1];
                end else begin
                    data_out  = asr_result;
                    carry_out = asr_carry;
                end
            end
          
            `SHIFT_ROR: begin
                // ROR #0 ç¼–ç ä¸º RRX
                if (shift_amount == 5'd0) begin
                    data_out  = rrx_result;
                    carry_out = rrx_carry;
                end else begin
                    data_out  = ror_result;
                    carry_out = ror_carry;
                end
            end
          
            default: begin
                data_out  = data_in;
                carry_out = carry_in;
            end
        endcase
    end

endmodule
```

### æ­¥éª¤ 3: åˆ›å»ºæµ‹è¯•å¹³å°

åˆ›å»º `tb/tb_alu.v`ï¼š

```verilog
// ============================================================================
// File: tb_alu.v
// Description: Testbench for ALU module
// ============================================================================

`timescale 1ns / 1ps

`include "defines.vh"

module tb_alu;

    // å‚æ•°
    parameter DATA_WIDTH = 32;
  
    // æµ‹è¯•ä¿¡å·
    reg  [DATA_WIDTH-1:0]   operand_a;
    reg  [DATA_WIDTH-1:0]   operand_b;
    reg                     carry_in;
    reg  [3:0]              alu_op;
    wire [DATA_WIDTH-1:0]   result;
    wire                    flag_n, flag_z, flag_c, flag_v;
  
    // æµ‹è¯•è®¡æ•°
    integer test_count;
    integer pass_count;
  
    // DUT å®ä¾‹åŒ–
    alu #(
        .DATA_WIDTH(DATA_WIDTH)
    ) dut (
        .operand_a  (operand_a),
        .operand_b  (operand_b),
        .carry_in   (carry_in),
        .alu_op     (alu_op),
        .result     (result),
        .flag_n     (flag_n),
        .flag_z     (flag_z),
        .flag_c     (flag_c),
        .flag_v     (flag_v)
    );
  
    // æµ‹è¯•ä»»åŠ¡
    task test_operation;
        input [DATA_WIDTH-1:0] a;
        input [DATA_WIDTH-1:0] b;
        input                  cin;
        input [3:0]            op;
        input [DATA_WIDTH-1:0] expected;
        input [3:0]            expected_flags;  // NZCV
        begin
            operand_a = a;
            operand_b = b;
            carry_in  = cin;
            alu_op    = op;
            #10;
          
            test_count = test_count + 1;
          
            if (result === expected && 
                {flag_n, flag_z, flag_c, flag_v} === expected_flags) begin
                pass_count = pass_count + 1;
                $display("[PASS] Test %0d: Op=%b A=0x%08h B=0x%08h => R=0x%08h NZCV=%b%b%b%b",
                         test_count, op, a, b, result, flag_n, flag_z, flag_c, flag_v);
            end else begin
                $display("[FAIL] Test %0d: Op=%b A=0x%08h B=0x%08h", test_count, op, a, b);
                $display("       Expected: R=0x%08h NZCV=%b", expected, expected_flags);
                $display("       Got:      R=0x%08h NZCV=%b%b%b%b", result, flag_n, flag_z, flag_c, flag_v);
            end
        end
    endtask
  
    // ä¸»æµ‹è¯•
    initial begin
        test_count = 0;
        pass_count = 0;
      
        $display("========================================");
        $display("ALU Testbench Starting");
        $display("========================================");
      
        // ADD æµ‹è¯•
        $display("\n--- ADD Tests ---");
        test_operation(32'h00000001, 32'h00000001, 1'b0, `ALU_ADD, 32'h00000002, 4'b0000);
        test_operation(32'hFFFFFFFF, 32'h00000001, 1'b0, `ALU_ADD, 32'h00000000, 4'b0110);  // Zero, Carry
        test_operation(32'h7FFFFFFF, 32'h00000001, 1'b0, `ALU_ADD, 32'h80000000, 4'b1001);  // Negative, Overflow
      
        // SUB æµ‹è¯•
        $display("\n--- SUB Tests ---");
        test_operation(32'h00000005, 32'h00000003, 1'b0, `ALU_SUB, 32'h00000002, 4'b0010);  // Carry set (no borrow)
        test_operation(32'h00000003, 32'h00000005, 1'b0, `ALU_SUB, 32'hFFFFFFFE, 4'b1000);  // Negative
        test_operation(32'h80000000, 32'h00000001, 1'b0, `ALU_SUB, 32'h7FFFFFFF, 4'b0011);  // Overflow
      
        // AND æµ‹è¯•
        $display("\n--- AND Tests ---");
        test_operation(32'hFF00FF00, 32'h0F0F0F0F, 1'b0, `ALU_AND, 32'h0F000F00, 4'b0000);
        test_operation(32'hFFFFFFFF, 32'h00000000, 1'b0, `ALU_AND, 32'h00000000, 4'b0100);  // Zero
      
        // ORR æµ‹è¯•
        $display("\n--- ORR Tests ---");
        test_operation(32'hFF00FF00, 32'h00FF00FF, 1'b0, `ALU_ORR, 32'hFFFFFFFF, 4'b1000);  // Negative
      
        // EOR æµ‹è¯•
        $display("\n--- EOR Tests ---");
        test_operation(32'hAAAAAAAA, 32'h55555555, 1'b0, `ALU_EOR, 32'hFFFFFFFF, 4'b1000);
        test_operation(32'hFFFFFFFF, 32'hFFFFFFFF, 1'b0, `ALU_EOR, 32'h00000000, 4'b0100);
      
        // MOV æµ‹è¯•
        $display("\n--- MOV Tests ---");
        test_operation(32'h00000000, 32'h12345678, 1'b0, `ALU_MOV, 32'h12345678, 4'b0000);
      
        // MVN æµ‹è¯•
        $display("\n--- MVN Tests ---");
        test_operation(32'h00000000, 32'h00000000, 1'b0, `ALU_MVN, 32'hFFFFFFFF, 4'b1000);
      
        // ADC æµ‹è¯•
        $display("\n--- ADC Tests ---");
        test_operation(32'h00000001, 32'h00000001, 1'b1, `ALU_ADC, 32'h00000003, 4'b0000);
      
        // SBC æµ‹è¯•
        $display("\n--- SBC Tests ---");
        test_operation(32'h00000005, 32'h00000003, 1'b1, `ALU_SBC, 32'h00000002, 4'b0010);
        test_operation(32'h00000005, 32'h00000003, 1'b0, `ALU_SBC, 32'h00000001, 4'b0010);
      
        // æŠ¥å‘Š
        $display("\n========================================");
        $display("Tests Complete: %0d/%0d Passed", pass_count, test_count);
        $display("========================================");
      
        $finish;
    end

endmodule
```

---

## è®¾è®¡è¦ç‚¹

### 1. è¿›ä½é“¾ä¼˜åŒ–

å¯¹äºé«˜æ€§èƒ½è®¾è®¡ï¼Œå¯è€ƒè™‘ä½¿ç”¨è¶…å‰è¿›ä½åŠ æ³•å™¨ï¼š

```verilog
// ç”Ÿæˆå’Œä¼ æ’­ä¿¡å·
wire [31:0] G = operand_a & operand_b;  // Generate
wire [31:0] P = operand_a ^ operand_b;  // Propagate

// 4ä½ç»„è¿›ä½è®¡ç®—
// C4 = G3 + P3G2 + P3P2G1 + P3P2P1G0 + P3P2P1P0C0
```

### 2. å…³é”®è·¯å¾„åˆ†æ

```
æœ€é•¿è·¯å¾„ï¼šå‡æ³•è¿ç®—
operand_a â†’ åŠ æ³•å™¨ â†’ æº¢å‡ºæ£€æµ‹ â†’ flag_v

å»ºè®®ï¼š
1. åˆ†ç¦»æ ‡å¿—è®¡ç®—å’Œç»“æœè®¡ç®—
2. è€ƒè™‘åœ¨ç»¼åˆåæ£€æŸ¥æ—¶åºæŠ¥å‘Š
```

### 3. ç§»ä½å™¨ä¼˜åŒ–

ä½¿ç”¨å¯¹æ•°ç§»ä½å™¨å‡å°‘å»¶è¿Ÿï¼š

```verilog
// 5çº§å¯¹æ•°ç§»ä½å™¨
wire [31:0] shift_16 = shift_amount[4] ? {data[15:0], 16'b0} : data;
wire [31:0] shift_8  = shift_amount[3] ? {shift_16[23:0], 8'b0} : shift_16;
wire [31:0] shift_4  = shift_amount[2] ? {shift_8[27:0], 4'b0} : shift_8;
wire [31:0] shift_2  = shift_amount[1] ? {shift_4[29:0], 2'b0} : shift_4;
wire [31:0] shift_1  = shift_amount[0] ? {shift_2[30:0], 1'b0} : shift_2;
```

---

## æ£€æŸ¥ç‚¹

- [ ] ALU æ”¯æŒå…¨éƒ¨ 16 ç§æ“ä½œ
- [ ] NZCV æ ‡å¿—æ­£ç¡®ç”Ÿæˆ
- [ ] Barrel Shifter æ”¯æŒ LSL/LSR/ASR/ROR/RRX
- [ ] ç§»ä½è¿›ä½æ­£ç¡®è®¡ç®—
- [ ] æ‰€æœ‰æµ‹è¯•ç”¨ä¾‹é€šè¿‡

---

## ç»¼åˆç»“æœå‚è€ƒ

åœ¨ Zynq-7020 ä¸Šçš„å‚è€ƒç»“æœï¼š

| æ¨¡å—           | LUT  | FF | æœ€å¤§é¢‘ç‡ |
| -------------- | ---- | -- | -------: |
| ALU            | ~150 | 0  | >200 MHz |
| Barrel Shifter | ~100 | 0  | >250 MHz |

---

## ä¸‹ä¸€æ­¥

å®Œæˆæœ¬å®éªŒåï¼Œç»§ç»­ **Lab 3: å¯„å­˜å™¨æ–‡ä»¶ä¸è¯‘ç å•å…ƒ**ã€‚
