;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, 90
	SPL 12, #10
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SPL <121, 106
	SPL <121, 106
	SPL -1, @-20
	SUB #0, @2
	SUB 210, 90
	SUB @121, 103
	SUB @0, @2
	ADD 218, 0
	SUB #0, @2
	SUB @0, @52
	SUB @0, @52
	MOV -1, <-20
	SUB @127, 106
	MOV -1, <-20
	SLT 12, 14
	SLT 12, 14
	MOV @0, @77
	MOV @0, @77
	SUB @-121, 506
	SUB @121, 106
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 30, 9
	ADD <210, 60
	SUB 19, @10
	SUB -207, <-120
	SLT 121, 0
	MOV -1, <-20
	SUB -1, <-20
	JMP @-9, @-20
	SUB -207, <-120
	SPL <121, 106
	SUB -207, <-120
	SPL 0, <402
	JMN -1, @-20
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, 90
	SLT 121, 2
	SUB @121, 106
