{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538966070451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538966070454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  7 21:34:30 2018 " "Processing started: Sun Oct  7 21:34:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538966070454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538966070454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538966070455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538966071512 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(44) " "Verilog HDL syntax warning at mp2_cpu.sv(44): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072163 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(46) " "Verilog HDL syntax warning at mp2_cpu.sv(46): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 46 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(47) " "Verilog HDL syntax warning at mp2_cpu.sv(47): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 47 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(51) " "Verilog HDL syntax warning at mp2_cpu.sv(51): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 51 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(53) " "Verilog HDL syntax warning at mp2_cpu.sv(53): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 53 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(60) " "Verilog HDL syntax warning at mp2_cpu.sv(60): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 60 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(67) " "Verilog HDL syntax warning at mp2_cpu.sv(67): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 67 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(69) " "Verilog HDL syntax warning at mp2_cpu.sv(69): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 69 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(71) " "Verilog HDL syntax warning at mp2_cpu.sv(71): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 71 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(109) " "Verilog HDL syntax warning at mp2_cpu.sv(109): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 109 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072164 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(116) " "Verilog HDL syntax warning at mp2_cpu.sv(116): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 116 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072165 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(123) " "Verilog HDL syntax warning at mp2_cpu.sv(123): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 123 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072165 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(126) " "Verilog HDL syntax warning at mp2_cpu.sv(126): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 126 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072165 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp2_cpu.sv(129) " "Verilog HDL syntax warning at mp2_cpu.sv(129): extra block comment delimiter characters /* within block comment" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 129 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2_cpu " "Found entity 1: mp2_cpu" {  } { { "mp2_cpu.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "cache_datapath.sv" "" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache_control.sv" "" { Text "/home/yuanm2/ece411/mp2/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.sv" "" { Text "/home/yuanm2/ece411/mp2/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp2_tb.sv(44) " "Verilog HDL warning at mp2_tb.sv(44): extended using \"x\" or \"z\"" {  } { { "mp2_tb.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_tb.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1538966072198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp2_tb.sv(45) " "Verilog HDL warning at mp2_tb.sv(45): extended using \"x\" or \"z\"" {  } { { "mp2_tb.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_tb.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1538966072198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2_tb " "Found entity 1: mp2_tb" {  } { { "mp2_tb.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "physical_memory.sv(36) " "Verilog HDL information at physical_memory.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "physical_memory.sv" "" { Text "/home/yuanm2/ece411/mp2/physical_memory.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1538966072209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "physical_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file physical_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 physical_memory " "Found entity 1: physical_memory" {  } { { "physical_memory.sv" "" { Text "/home/yuanm2/ece411/mp2/physical_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array.sv 1 1 " "Found 1 design units, including 1 entities, in source file array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "array.sv" "" { Text "/home/yuanm2/ece411/mp2/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.sv(42) " "Verilog HDL information at memory.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "memory.sv" "" { Text "/home/yuanm2/ece411/mp2/memory.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1538966072245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/yuanm2/ece411/mp2/memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "rv32i_types.sv" "" { Text "/home/yuanm2/ece411/mp2/rv32i_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/yuanm2/ece411/mp2/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/yuanm2/ece411/mp2/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_reg.sv" "" { Text "/home/yuanm2/ece411/mp2/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory " "Found entity 1: magic_memory" {  } { { "magic_memory.sv" "" { Text "/home/yuanm2/ece411/mp2/magic_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/yuanm2/ece411/mp2/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "datapath.sv" "" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072330 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(8) " "Verilog HDL syntax warning at control.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp2/control.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072337 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(15) " "Verilog HDL syntax warning at control.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp2/control.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072337 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(22) " "Verilog HDL syntax warning at control.sv(22): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp2/control.sv" 22 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072337 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(25) " "Verilog HDL syntax warning at control.sv(25): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp2/control.sv" 25 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072337 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(28) " "Verilog HDL syntax warning at control.sv(28): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp2/control.sv" 28 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1538966072337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control " "Found entity 1: cpu_control" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp2/control.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/yuanm2/ece411/mp2/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/yuanm2/ece411/mp2/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/yuanm2/ece411/mp2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CMP.sv 1 1 " "Found 1 design units, including 1 entities, in source file CMP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Found entity 1: CMP" {  } { { "CMP.sv" "" { Text "/home/yuanm2/ece411/mp2/CMP.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "/home/yuanm2/ece411/mp2/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.sv 1 1 " "Found 1 design units, including 1 entities, in source file MDR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.sv" "" { Text "/home/yuanm2/ece411/mp2/MDR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_checker " "Found entity 1: hit_checker" {  } { { "hit_checker.sv" "" { Text "/home/yuanm2/ece411/mp2/hit_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_load_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_load_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_load_logic " "Found entity 1: simple_load_logic" {  } { { "simple_load_logic.sv" "" { Text "/home/yuanm2/ece411/mp2/simple_load_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_load_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_load_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_load_logic " "Found entity 1: data_load_logic" {  } { { "data_load_logic.sv" "" { Text "/home/yuanm2/ece411/mp2/data_load_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dirty_load_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file dirty_load_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dirty_load_logic " "Found entity 1: dirty_load_logic" {  } { { "dirty_load_module.sv" "" { Text "/home/yuanm2/ece411/mp2/dirty_load_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_convertor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_convertor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data_convertor " "Found entity 1: mem_data_convertor" {  } { { "mem_data_convertor.sv" "" { Text "/home/yuanm2/ece411/mp2/mem_data_convertor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datain_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file datain_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datain_logic " "Found entity 1: datain_logic" {  } { { "datain_logic.sv" "" { Text "/home/yuanm2/ece411/mp2/datain_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmem_addr_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pmem_addr_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pmem_addr_logic " "Found entity 1: pmem_addr_logic" {  } { { "pmem_addr_logic.sv" "" { Text "/home/yuanm2/ece411/mp2/pmem_addr_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2 " "Found entity 1: mp2" {  } { { "mp2.sv" "" { Text "/home/yuanm2/ece411/mp2/mp2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966072454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966072454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp2 " "Elaborating entity \"mp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538966072721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp2_cpu mp2_cpu:cpu " "Elaborating entity \"mp2_cpu\" for hierarchy \"mp2_cpu:cpu\"" {  } { { "mp2.sv" "cpu" { Text "/home/yuanm2/ece411/mp2/mp2.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control mp2_cpu:cpu\|cpu_control:control " "Elaborating entity \"cpu_control\" for hierarchy \"mp2_cpu:cpu\|cpu_control:control\"" {  } { { "mp2_cpu.sv" "control" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath mp2_cpu:cpu\|cpu_datapath:datapath " "Elaborating entity \"cpu_datapath\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\"" {  } { { "mp2_cpu.sv" "datapath" { Text "/home/yuanm2/ece411/mp2/mp2_cpu.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mp2_cpu:cpu\|cpu_datapath:datapath\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register mp2_cpu:cpu\|cpu_datapath:datapath\|pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|pc_register:pc\"" {  } { { "datapath.sv" "pc" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mp2_cpu:cpu\|cpu_datapath:datapath\|alu:riscv_ALU " "Elaborating entity \"alu\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|alu:riscv_ALU\"" {  } { { "datapath.sv" "riscv_ALU" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mp2_cpu:cpu\|cpu_datapath:datapath\|mux8:alumux2 " "Elaborating entity \"mux8\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|mux8:alumux2\"" {  } { { "datapath.sv" "alumux2" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mp2_cpu:cpu\|cpu_datapath:datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|regfile:regfile\"" {  } { { "datapath.sv" "regfile" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register mp2_cpu:cpu\|cpu_datapath:datapath\|register:mem_data_out " "Elaborating entity \"register\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|register:mem_data_out\"" {  } { { "datapath.sv" "mem_data_out" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR mp2_cpu:cpu\|cpu_datapath:datapath\|MDR:riscv_MDR " "Elaborating entity \"MDR\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|MDR:riscv_MDR\"" {  } { { "datapath.sv" "riscv_MDR" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP mp2_cpu:cpu\|cpu_datapath:datapath\|CMP:riscv_CMP " "Elaborating entity \"CMP\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|CMP:riscv_CMP\"" {  } { { "datapath.sv" "riscv_CMP" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir mp2_cpu:cpu\|cpu_datapath:datapath\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"mp2_cpu:cpu\|cpu_datapath:datapath\|ir:IR\"" {  } { { "datapath.sv" "IR" { Text "/home/yuanm2/ece411/mp2/datapath.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache " "Elaborating entity \"cache\" for hierarchy \"cache:cache\"" {  } { { "mp2.sv" "cache" { Text "/home/yuanm2/ece411/mp2/mp2.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:cache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:cache\|cache_control:control\"" {  } { { "cache.sv" "control" { Text "/home/yuanm2/ece411/mp2/cache.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:cache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:cache\|cache_datapath:datapath\"" {  } { { "cache.sv" "datapath" { Text "/home/yuanm2/ece411/mp2/cache.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:data_array0 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:data_array0\"" {  } { { "cache_datapath.sv" "data_array0" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:cache\|cache_datapath:datapath\|mux2:datain_mux " "Elaborating entity \"mux2\" for hierarchy \"cache:cache\|cache_datapath:datapath\|mux2:datain_mux\"" {  } { { "cache_datapath.sv" "datain_mux" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966072987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datain_logic cache:cache\|cache_datapath:datapath\|datain_logic:datain_logic " "Elaborating entity \"datain_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|datain_logic:datain_logic\"" {  } { { "cache_datapath.sv" "datain_logic" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_load_logic cache:cache\|cache_datapath:datapath\|data_load_logic:data_load_logic " "Elaborating entity \"data_load_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|data_load_logic:data_load_logic\"" {  } { { "cache_datapath.sv" "data_load_logic" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data_convertor cache:cache\|cache_datapath:datapath\|mem_data_convertor:mem_data_convertor " "Elaborating entity \"mem_data_convertor\" for hierarchy \"cache:cache\|cache_datapath:datapath\|mem_data_convertor:mem_data_convertor\"" {  } { { "cache_datapath.sv" "mem_data_convertor" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:tag_array0 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:tag_array0\"" {  } { { "cache_datapath.sv" "tag_array0" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_load_logic cache:cache\|cache_datapath:datapath\|simple_load_logic:tag_load_logic " "Elaborating entity \"simple_load_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|simple_load_logic:tag_load_logic\"" {  } { { "cache_datapath.sv" "tag_load_logic" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:valid_array_1 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:valid_array_1\"" {  } { { "cache_datapath.sv" "valid_array_1" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dirty_load_logic cache:cache\|cache_datapath:datapath\|dirty_load_logic:dirty_load_logic " "Elaborating entity \"dirty_load_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|dirty_load_logic:dirty_load_logic\"" {  } { { "cache_datapath.sv" "dirty_load_logic" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:cache\|cache_datapath:datapath\|mux2:dirty_mux " "Elaborating entity \"mux2\" for hierarchy \"cache:cache\|cache_datapath:datapath\|mux2:dirty_mux\"" {  } { { "cache_datapath.sv" "dirty_mux" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_checker cache:cache\|cache_datapath:datapath\|hit_checker:hit_checker " "Elaborating entity \"hit_checker\" for hierarchy \"cache:cache\|cache_datapath:datapath\|hit_checker:hit_checker\"" {  } { { "cache_datapath.sv" "hit_checker" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmem_addr_logic cache:cache\|cache_datapath:datapath\|pmem_addr_logic:pmem_addr_logic " "Elaborating entity \"pmem_addr_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|pmem_addr_logic:pmem_addr_logic\"" {  } { { "cache_datapath.sv" "pmem_addr_logic" { Text "/home/yuanm2/ece411/mp2/cache_datapath.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966073156 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:tag_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:tag_array0\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:tag_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:tag_array1\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:LRU_array\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:LRU_array\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:data_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:data_array1\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:data_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:data_array0\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:valid_array_2\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:valid_array_2\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:valid_array_1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:valid_array_1\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:dirty_array_2\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:dirty_array_2\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:dirty_array_1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:dirty_array_1\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/yuanm2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966074923 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "mp2_cpu:cpu\|cpu_datapath:datapath\|regfile:regfile\|data " "RAM logic \"mp2_cpu:cpu\|cpu_datapath:datapath\|regfile:regfile\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "regfile.sv" "data" { Text "/home/yuanm2/ece411/mp2/regfile.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966074923 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1538966074923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538966087987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1538966091265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/yuanm2/ece411/mp2/output_files/mp2.map.smsg " "Generated suppressed messages file /home/yuanm2/ece411/mp2/output_files/mp2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1538966091629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538966092652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538966092652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10463 " "Implemented 10463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538966094268 ""} { "Info" "ICUT_CUT_TM_OPINS" "290 " "Implemented 290 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538966094268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9915 " "Implemented 9915 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538966094268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538966094268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538966094331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  7 21:34:54 2018 " "Processing ended: Sun Oct  7 21:34:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538966094331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538966094331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538966094331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538966094331 ""}
