<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac8f613be2252acfe0ce8998a14cd0119"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1e82a45e878baf7aaf6d65ae7c54195a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac250c73ddaea7fb33f9c4773ff7e992f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ac250c73ddaea7fb33f9c4773ff7e992f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e82a45e878baf7aaf6d65ae7c54195a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1e82a45e878baf7aaf6d65ae7c54195a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9c33071417f28b6da56b4339ac39a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5d9c33071417f28b6da56b4339ac39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f613be2252acfe0ce8998a14cd0119"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">EAX</a></td></tr>
<tr class="separator:ac8f613be2252acfe0ce8998a14cd0119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5309883bd3d1f1d4e03f2a3e87a05046"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a482219665384e33dac7735ecd86154d6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1fef90b28d628cf4c290d18bc4e70909"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a1fef90b28d628cf4c290d18bc4e70909"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a1fef90b28d628cf4c290d18bc4e70909">More...</a><br /></td></tr>
<tr class="separator:a1fef90b28d628cf4c290d18bc4e70909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62bc5707d1ba76aba86c0f30c09692eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a62bc5707d1ba76aba86c0f30c09692eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a62bc5707d1ba76aba86c0f30c09692eb">More...</a><br /></td></tr>
<tr class="separator:a62bc5707d1ba76aba86c0f30c09692eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b877ac28c2bafa1523185433f0b995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a45b877ac28c2bafa1523185433f0b995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a45b877ac28c2bafa1523185433f0b995">More...</a><br /></td></tr>
<tr class="separator:a45b877ac28c2bafa1523185433f0b995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144eced524f5bfe2cb229eee1b3bfdb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a144eced524f5bfe2cb229eee1b3bfdb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a144eced524f5bfe2cb229eee1b3bfdb1">More...</a><br /></td></tr>
<tr class="separator:a144eced524f5bfe2cb229eee1b3bfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade678ace24cca98b888dc53830e7c20c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ade678ace24cca98b888dc53830e7c20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#ade678ace24cca98b888dc53830e7c20c">More...</a><br /></td></tr>
<tr class="separator:ade678ace24cca98b888dc53830e7c20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e169f2aaae9c4e3399626e337594ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:ae6e169f2aaae9c4e3399626e337594ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#ae6e169f2aaae9c4e3399626e337594ea">More...</a><br /></td></tr>
<tr class="separator:ae6e169f2aaae9c4e3399626e337594ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9abbb736217ac3ed506b14ac97677f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:ac9abbb736217ac3ed506b14ac97677f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#ac9abbb736217ac3ed506b14ac97677f6">More...</a><br /></td></tr>
<tr class="separator:ac9abbb736217ac3ed506b14ac97677f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376b15aeccd6f7c626ca6543f1223a4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a376b15aeccd6f7c626ca6543f1223a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a376b15aeccd6f7c626ca6543f1223a4f">More...</a><br /></td></tr>
<tr class="separator:a376b15aeccd6f7c626ca6543f1223a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58aca8ee9bf496886e2fb8a792e222fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a58aca8ee9bf496886e2fb8a792e222fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a58aca8ee9bf496886e2fb8a792e222fd">More...</a><br /></td></tr>
<tr class="separator:a58aca8ee9bf496886e2fb8a792e222fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdaf23f85cc2496235704d407191605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:aacdaf23f85cc2496235704d407191605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#aacdaf23f85cc2496235704d407191605">More...</a><br /></td></tr>
<tr class="separator:aacdaf23f85cc2496235704d407191605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b164732753a1509b0c62b4e6788d97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a50b164732753a1509b0c62b4e6788d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a50b164732753a1509b0c62b4e6788d97">More...</a><br /></td></tr>
<tr class="separator:a50b164732753a1509b0c62b4e6788d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91fd36185672cb5ce1071e2efde2901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:ae91fd36185672cb5ce1071e2efde2901"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#ae91fd36185672cb5ce1071e2efde2901">More...</a><br /></td></tr>
<tr class="separator:ae91fd36185672cb5ce1071e2efde2901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3106a4250904e837947bc93cc5ad30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a0f3106a4250904e837947bc93cc5ad30"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a0f3106a4250904e837947bc93cc5ad30">More...</a><br /></td></tr>
<tr class="separator:a0f3106a4250904e837947bc93cc5ad30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60fd1bcc41dc68c2a7356063edd86df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:ac60fd1bcc41dc68c2a7356063edd86df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#ac60fd1bcc41dc68c2a7356063edd86df">More...</a><br /></td></tr>
<tr class="separator:ac60fd1bcc41dc68c2a7356063edd86df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c6eac9e4940716a965f4ee327c1e86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a04c6eac9e4940716a965f4ee327c1e86"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a04c6eac9e4940716a965f4ee327c1e86">More...</a><br /></td></tr>
<tr class="separator:a04c6eac9e4940716a965f4ee327c1e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19aeb7738c9c1c76302bb5a676e821d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a19aeb7738c9c1c76302bb5a676e821d4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a19aeb7738c9c1c76302bb5a676e821d4">More...</a><br /></td></tr>
<tr class="separator:a19aeb7738c9c1c76302bb5a676e821d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b8d30086d90a9b34615b69cec29022"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a22b8d30086d90a9b34615b69cec29022"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a22b8d30086d90a9b34615b69cec29022">More...</a><br /></td></tr>
<tr class="separator:a22b8d30086d90a9b34615b69cec29022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3a40409c485af28ac94c497c151ec4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a0d3a40409c485af28ac94c497c151ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a0d3a40409c485af28ac94c497c151ec4">More...</a><br /></td></tr>
<tr class="separator:a0d3a40409c485af28ac94c497c151ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb6eb948bc3f8883f6c3113d365686e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:afcb6eb948bc3f8883f6c3113d365686e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#afcb6eb948bc3f8883f6c3113d365686e">More...</a><br /></td></tr>
<tr class="separator:afcb6eb948bc3f8883f6c3113d365686e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6722adead8bf3517077356c31156419f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a6722adead8bf3517077356c31156419f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a6722adead8bf3517077356c31156419f">More...</a><br /></td></tr>
<tr class="separator:a6722adead8bf3517077356c31156419f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e93b3b4ff3e4ace8fb5ea8151cbc888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a9e93b3b4ff3e4ace8fb5ea8151cbc888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a9e93b3b4ff3e4ace8fb5ea8151cbc888">More...</a><br /></td></tr>
<tr class="separator:a9e93b3b4ff3e4ace8fb5ea8151cbc888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa187106bee4af1b3ec75bcae2673da24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:aa187106bee4af1b3ec75bcae2673da24"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#aa187106bee4af1b3ec75bcae2673da24">More...</a><br /></td></tr>
<tr class="separator:aa187106bee4af1b3ec75bcae2673da24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708b4de95822bb9a49a39f0c15919733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a708b4de95822bb9a49a39f0c15919733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a708b4de95822bb9a49a39f0c15919733">More...</a><br /></td></tr>
<tr class="separator:a708b4de95822bb9a49a39f0c15919733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6eb5380620bcebac7e06aa142e0c1e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ab6eb5380620bcebac7e06aa142e0c1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#ab6eb5380620bcebac7e06aa142e0c1e9">More...</a><br /></td></tr>
<tr class="separator:ab6eb5380620bcebac7e06aa142e0c1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd9cd6e39e2ab68c11ad75f5532128b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a0fd9cd6e39e2ab68c11ad75f5532128b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a0fd9cd6e39e2ab68c11ad75f5532128b">More...</a><br /></td></tr>
<tr class="separator:a0fd9cd6e39e2ab68c11ad75f5532128b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32103f6af3dfa87340bc90072f3f4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a32103f6af3dfa87340bc90072f3f4269"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a32103f6af3dfa87340bc90072f3f4269">More...</a><br /></td></tr>
<tr class="separator:a32103f6af3dfa87340bc90072f3f4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d9a78fbb424193a2975f2898262257"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a09d9a78fbb424193a2975f2898262257"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a09d9a78fbb424193a2975f2898262257">More...</a><br /></td></tr>
<tr class="separator:a09d9a78fbb424193a2975f2898262257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2f4b6443b8eca5adc869813789961d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:aab2f4b6443b8eca5adc869813789961d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#aab2f4b6443b8eca5adc869813789961d">More...</a><br /></td></tr>
<tr class="separator:aab2f4b6443b8eca5adc869813789961d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85760e59c684a0df0456fd8c774dddf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:ac85760e59c684a0df0456fd8c774dddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#ac85760e59c684a0df0456fd8c774dddf">More...</a><br /></td></tr>
<tr class="separator:ac85760e59c684a0df0456fd8c774dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3200cf43001790be32518b2bc66cedbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a3200cf43001790be32518b2bc66cedbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a3200cf43001790be32518b2bc66cedbc">More...</a><br /></td></tr>
<tr class="separator:a3200cf43001790be32518b2bc66cedbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef784d775d1c50c8181728324579dfcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:aef784d775d1c50c8181728324579dfcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#aef784d775d1c50c8181728324579dfcd">More...</a><br /></td></tr>
<tr class="separator:aef784d775d1c50c8181728324579dfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e856d8e604fc829351dc889b0b01783"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a7e856d8e604fc829351dc889b0b01783"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d208.html#a7e856d8e604fc829351dc889b0b01783">More...</a><br /></td></tr>
<tr class="separator:a7e856d8e604fc829351dc889b0b01783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482219665384e33dac7735ecd86154d6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a482219665384e33dac7735ecd86154d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5309883bd3d1f1d4e03f2a3e87a05046"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">EBX</a></td></tr>
<tr class="separator:a5309883bd3d1f1d4e03f2a3e87a05046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746472da51e49fbb8ee97efdf2dbb4ac"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af042431bf7b31cdf164b1eca91130a04"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9479ce989d89ffa2596ad8739afe4aea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a9479ce989d89ffa2596ad8739afe4aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a9479ce989d89ffa2596ad8739afe4aea">More...</a><br /></td></tr>
<tr class="separator:a9479ce989d89ffa2596ad8739afe4aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1c697c9299abaefeed64171bc6fa53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a1b1c697c9299abaefeed64171bc6fa53"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a1b1c697c9299abaefeed64171bc6fa53">More...</a><br /></td></tr>
<tr class="separator:a1b1c697c9299abaefeed64171bc6fa53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cca49498f8e372ef3e6153432a891f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:aa1cca49498f8e372ef3e6153432a891f"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#aa1cca49498f8e372ef3e6153432a891f">More...</a><br /></td></tr>
<tr class="separator:aa1cca49498f8e372ef3e6153432a891f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a03046a35e2f15e4fb4fab5ad94542"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ae1a03046a35e2f15e4fb4fab5ad94542"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#ae1a03046a35e2f15e4fb4fab5ad94542">More...</a><br /></td></tr>
<tr class="separator:ae1a03046a35e2f15e4fb4fab5ad94542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492069239780e10fc5fb22a062ed2d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a492069239780e10fc5fb22a062ed2d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a492069239780e10fc5fb22a062ed2d72">More...</a><br /></td></tr>
<tr class="separator:a492069239780e10fc5fb22a062ed2d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271d8dd0a47d23856e2d686640831c65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a271d8dd0a47d23856e2d686640831c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a271d8dd0a47d23856e2d686640831c65">More...</a><br /></td></tr>
<tr class="separator:a271d8dd0a47d23856e2d686640831c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a61aa85146450a736aa956cd75922e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a5a61aa85146450a736aa956cd75922e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a5a61aa85146450a736aa956cd75922e2">More...</a><br /></td></tr>
<tr class="separator:a5a61aa85146450a736aa956cd75922e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72bbeda9fce7c8246dbaf3d9fad06fc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a72bbeda9fce7c8246dbaf3d9fad06fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a72bbeda9fce7c8246dbaf3d9fad06fc0">More...</a><br /></td></tr>
<tr class="separator:a72bbeda9fce7c8246dbaf3d9fad06fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2a009cb0d53c616eb81d47249f99cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a5a2a009cb0d53c616eb81d47249f99cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a5a2a009cb0d53c616eb81d47249f99cf">More...</a><br /></td></tr>
<tr class="separator:a5a2a009cb0d53c616eb81d47249f99cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a45db5f43db798cea202bd32d71444"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:aa4a45db5f43db798cea202bd32d71444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#aa4a45db5f43db798cea202bd32d71444">More...</a><br /></td></tr>
<tr class="separator:aa4a45db5f43db798cea202bd32d71444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18eae7648b1e061f15fe82a296ab711a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a18eae7648b1e061f15fe82a296ab711a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a18eae7648b1e061f15fe82a296ab711a">More...</a><br /></td></tr>
<tr class="separator:a18eae7648b1e061f15fe82a296ab711a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3c0dadfa4a05e2ac12215836a4137f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:ace3c0dadfa4a05e2ac12215836a4137f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#ace3c0dadfa4a05e2ac12215836a4137f">More...</a><br /></td></tr>
<tr class="separator:ace3c0dadfa4a05e2ac12215836a4137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134b319a95f5491d14fc40e0ebf7e5f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a134b319a95f5491d14fc40e0ebf7e5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a134b319a95f5491d14fc40e0ebf7e5f8">More...</a><br /></td></tr>
<tr class="separator:a134b319a95f5491d14fc40e0ebf7e5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3162a07c440a8a7b8b0c931e9fe27c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a0c3162a07c440a8a7b8b0c931e9fe27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a0c3162a07c440a8a7b8b0c931e9fe27c">More...</a><br /></td></tr>
<tr class="separator:a0c3162a07c440a8a7b8b0c931e9fe27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb32bebc7e23d0a9f4b4456f9adb552b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:adb32bebc7e23d0a9f4b4456f9adb552b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#adb32bebc7e23d0a9f4b4456f9adb552b">More...</a><br /></td></tr>
<tr class="separator:adb32bebc7e23d0a9f4b4456f9adb552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa19d0c57a6fc8fae8e3df9d64e3215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a2fa19d0c57a6fc8fae8e3df9d64e3215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a2fa19d0c57a6fc8fae8e3df9d64e3215">More...</a><br /></td></tr>
<tr class="separator:a2fa19d0c57a6fc8fae8e3df9d64e3215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3f78fb61428ca24f848dbee59e5bf2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a0d3f78fb61428ca24f848dbee59e5bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a0d3f78fb61428ca24f848dbee59e5bf2">More...</a><br /></td></tr>
<tr class="separator:a0d3f78fb61428ca24f848dbee59e5bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca13c4e2a2019b48c27aa9a0da22067"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a8ca13c4e2a2019b48c27aa9a0da22067"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a8ca13c4e2a2019b48c27aa9a0da22067">More...</a><br /></td></tr>
<tr class="separator:a8ca13c4e2a2019b48c27aa9a0da22067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc4a736fc91b53d48251ef9e8a603a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:aedc4a736fc91b53d48251ef9e8a603a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#aedc4a736fc91b53d48251ef9e8a603a4">More...</a><br /></td></tr>
<tr class="separator:aedc4a736fc91b53d48251ef9e8a603a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865b68a6884188e61135cf134419026"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:ac865b68a6884188e61135cf134419026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#ac865b68a6884188e61135cf134419026">More...</a><br /></td></tr>
<tr class="separator:ac865b68a6884188e61135cf134419026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b231af96ec49324d32edbb9dd7941d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a1b231af96ec49324d32edbb9dd7941d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a1b231af96ec49324d32edbb9dd7941d1">More...</a><br /></td></tr>
<tr class="separator:a1b231af96ec49324d32edbb9dd7941d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8005ddb6276101ecbe7426a01a3bd9e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a8005ddb6276101ecbe7426a01a3bd9e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a8005ddb6276101ecbe7426a01a3bd9e0">More...</a><br /></td></tr>
<tr class="separator:a8005ddb6276101ecbe7426a01a3bd9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c2b32489c32968ec2478c4697684ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a14c2b32489c32968ec2478c4697684ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a14c2b32489c32968ec2478c4697684ca">More...</a><br /></td></tr>
<tr class="separator:a14c2b32489c32968ec2478c4697684ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfe7f1595c5707113ef7276377d7b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a7cfe7f1595c5707113ef7276377d7b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a7cfe7f1595c5707113ef7276377d7b87">More...</a><br /></td></tr>
<tr class="separator:a7cfe7f1595c5707113ef7276377d7b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18711d1bd985776b985eafe9a98f09c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a18711d1bd985776b985eafe9a98f09c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a18711d1bd985776b985eafe9a98f09c2">More...</a><br /></td></tr>
<tr class="separator:a18711d1bd985776b985eafe9a98f09c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230f685fc2f97e8f45fe73937e0e372c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a230f685fc2f97e8f45fe73937e0e372c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a230f685fc2f97e8f45fe73937e0e372c">More...</a><br /></td></tr>
<tr class="separator:a230f685fc2f97e8f45fe73937e0e372c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787edb1b58064f8785d1e97855c951ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a787edb1b58064f8785d1e97855c951ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../df/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d204_1_1_0d210.html#a787edb1b58064f8785d1e97855c951ed">More...</a><br /></td></tr>
<tr class="separator:a787edb1b58064f8785d1e97855c951ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af042431bf7b31cdf164b1eca91130a04"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af042431bf7b31cdf164b1eca91130a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6d5155f623568a99b7a3c770b06d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5b6d5155f623568a99b7a3c770b06d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746472da51e49fbb8ee97efdf2dbb4ac"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a746472da51e49fbb8ee97efdf2dbb4ac">ECX</a></td></tr>
<tr class="separator:a746472da51e49fbb8ee97efdf2dbb4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccd8b0136b96af60cb5ca1e115021fd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4d7ec1055974240c4b0193966f82803"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a121619ea9062b5ee520fc5b5242a79d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a121619ea9062b5ee520fc5b5242a79d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a121619ea9062b5ee520fc5b5242a79d1">More...</a><br /></td></tr>
<tr class="separator:a121619ea9062b5ee520fc5b5242a79d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcff997d70c08afdedb2cfd1c708d170"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:afcff997d70c08afdedb2cfd1c708d170"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#afcff997d70c08afdedb2cfd1c708d170">More...</a><br /></td></tr>
<tr class="separator:afcff997d70c08afdedb2cfd1c708d170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5405b07fc3e70bb5638d39ce86db336c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a5405b07fc3e70bb5638d39ce86db336c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a5405b07fc3e70bb5638d39ce86db336c">More...</a><br /></td></tr>
<tr class="separator:a5405b07fc3e70bb5638d39ce86db336c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6a739851bc9239966fdd78f16bd1fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a1f6a739851bc9239966fdd78f16bd1fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a1f6a739851bc9239966fdd78f16bd1fb">More...</a><br /></td></tr>
<tr class="separator:a1f6a739851bc9239966fdd78f16bd1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298d00ab19527b5758c9e894773cbc1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a298d00ab19527b5758c9e894773cbc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a298d00ab19527b5758c9e894773cbc1f">More...</a><br /></td></tr>
<tr class="separator:a298d00ab19527b5758c9e894773cbc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a505911c2f0c6bfacd86f15a72948c572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a505911c2f0c6bfacd86f15a72948c572"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a505911c2f0c6bfacd86f15a72948c572">More...</a><br /></td></tr>
<tr class="separator:a505911c2f0c6bfacd86f15a72948c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a6c2e965f3fced8ff76af4c7bd4968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ae8a6c2e965f3fced8ff76af4c7bd4968"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#ae8a6c2e965f3fced8ff76af4c7bd4968">More...</a><br /></td></tr>
<tr class="separator:ae8a6c2e965f3fced8ff76af4c7bd4968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98d2c1e81cd4d85233d6e32a30f88a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:ab98d2c1e81cd4d85233d6e32a30f88a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#ab98d2c1e81cd4d85233d6e32a30f88a5">More...</a><br /></td></tr>
<tr class="separator:ab98d2c1e81cd4d85233d6e32a30f88a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c80a0ca299ac9e3e477339d815ce73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a75c80a0ca299ac9e3e477339d815ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a75c80a0ca299ac9e3e477339d815ce73">More...</a><br /></td></tr>
<tr class="separator:a75c80a0ca299ac9e3e477339d815ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11409d719b97be792bc5723b16847aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a11409d719b97be792bc5723b16847aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a11409d719b97be792bc5723b16847aa4">More...</a><br /></td></tr>
<tr class="separator:a11409d719b97be792bc5723b16847aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2f543067782e4941b50028111952d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a5a2f543067782e4941b50028111952d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a5a2f543067782e4941b50028111952d5">More...</a><br /></td></tr>
<tr class="separator:a5a2f543067782e4941b50028111952d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a6124bb2c05d0d43e0a822a6d1bba7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:ac6a6124bb2c05d0d43e0a822a6d1bba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#ac6a6124bb2c05d0d43e0a822a6d1bba7">More...</a><br /></td></tr>
<tr class="separator:ac6a6124bb2c05d0d43e0a822a6d1bba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723bdde4b0a20b245b804be6eea5b338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a723bdde4b0a20b245b804be6eea5b338"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a723bdde4b0a20b245b804be6eea5b338">More...</a><br /></td></tr>
<tr class="separator:a723bdde4b0a20b245b804be6eea5b338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9a447e493aa50897b6c5f2ad78b15f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a3a9a447e493aa50897b6c5f2ad78b15f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a3a9a447e493aa50897b6c5f2ad78b15f">More...</a><br /></td></tr>
<tr class="separator:a3a9a447e493aa50897b6c5f2ad78b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c398220f4e5d09a464da02e440d510b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a6c398220f4e5d09a464da02e440d510b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a6c398220f4e5d09a464da02e440d510b">More...</a><br /></td></tr>
<tr class="separator:a6c398220f4e5d09a464da02e440d510b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed33140f8f3ca20d57f62e4ee5d9b3a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:aed33140f8f3ca20d57f62e4ee5d9b3a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#aed33140f8f3ca20d57f62e4ee5d9b3a2">More...</a><br /></td></tr>
<tr class="separator:aed33140f8f3ca20d57f62e4ee5d9b3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd087215ae7edb89ca78fc1a089c8c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a0cd087215ae7edb89ca78fc1a089c8c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a0cd087215ae7edb89ca78fc1a089c8c8">More...</a><br /></td></tr>
<tr class="separator:a0cd087215ae7edb89ca78fc1a089c8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9021bd58b24de215beab98c33de2e54e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a9021bd58b24de215beab98c33de2e54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a9021bd58b24de215beab98c33de2e54e">More...</a><br /></td></tr>
<tr class="separator:a9021bd58b24de215beab98c33de2e54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e91e4b7f8c5caa0823c1ee4948fd887"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a0e91e4b7f8c5caa0823c1ee4948fd887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a0e91e4b7f8c5caa0823c1ee4948fd887">More...</a><br /></td></tr>
<tr class="separator:a0e91e4b7f8c5caa0823c1ee4948fd887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5bb691bffdd065ad357b76897a4d45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a1d5bb691bffdd065ad357b76897a4d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a1d5bb691bffdd065ad357b76897a4d45">More...</a><br /></td></tr>
<tr class="separator:a1d5bb691bffdd065ad357b76897a4d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23dae02463ebcf2ad0e4b315c2bd995b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a23dae02463ebcf2ad0e4b315c2bd995b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a23dae02463ebcf2ad0e4b315c2bd995b">More...</a><br /></td></tr>
<tr class="separator:a23dae02463ebcf2ad0e4b315c2bd995b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb741c221cb12a3e3218df4983144f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:acb741c221cb12a3e3218df4983144f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#acb741c221cb12a3e3218df4983144f27">More...</a><br /></td></tr>
<tr class="separator:acb741c221cb12a3e3218df4983144f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba51008e9a07aa65fedeff19470a5d76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:aba51008e9a07aa65fedeff19470a5d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#aba51008e9a07aa65fedeff19470a5d76">More...</a><br /></td></tr>
<tr class="separator:aba51008e9a07aa65fedeff19470a5d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758457c5d1b0e7bd1a06263f7859e490"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a758457c5d1b0e7bd1a06263f7859e490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a758457c5d1b0e7bd1a06263f7859e490">More...</a><br /></td></tr>
<tr class="separator:a758457c5d1b0e7bd1a06263f7859e490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b5b9b47cd179a65351f6f53107b2f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:aa2b5b9b47cd179a65351f6f53107b2f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#aa2b5b9b47cd179a65351f6f53107b2f8">More...</a><br /></td></tr>
<tr class="separator:aa2b5b9b47cd179a65351f6f53107b2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf3dc92f7cd484c6a18d7746300e9e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:acdf3dc92f7cd484c6a18d7746300e9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#acdf3dc92f7cd484c6a18d7746300e9e2">More...</a><br /></td></tr>
<tr class="separator:acdf3dc92f7cd484c6a18d7746300e9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e5c20c4e760786bdf9882193c0c6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a76e5c20c4e760786bdf9882193c0c6b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#a76e5c20c4e760786bdf9882193c0c6b1">More...</a><br /></td></tr>
<tr class="separator:a76e5c20c4e760786bdf9882193c0c6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e3fd9dda695ba39d8beb1821b6ac73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ad1e3fd9dda695ba39d8beb1821b6ac73"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#ad1e3fd9dda695ba39d8beb1821b6ac73">More...</a><br /></td></tr>
<tr class="separator:ad1e3fd9dda695ba39d8beb1821b6ac73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada46a3fbc6d54c313c404f22593dff55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:ada46a3fbc6d54c313c404f22593dff55"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#ada46a3fbc6d54c313c404f22593dff55">More...</a><br /></td></tr>
<tr class="separator:ada46a3fbc6d54c313c404f22593dff55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79cf06def2169b372fb1b1fa162f9d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:aa79cf06def2169b372fb1b1fa162f9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d6/dfe/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d212.html#aa79cf06def2169b372fb1b1fa162f9d4">More...</a><br /></td></tr>
<tr class="separator:aa79cf06def2169b372fb1b1fa162f9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d7ec1055974240c4b0193966f82803"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab4d7ec1055974240c4b0193966f82803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccd8b0136b96af60cb5ca1e115021fd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">EDX</a></td></tr>
<tr class="separator:a4ccd8b0136b96af60cb5ca1e115021fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a746472da51e49fbb8ee97efdf2dbb4ac">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a4ccd8b0136b96af60cb5ca1e115021fd"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@205 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a5309883bd3d1f1d4e03f2a3e87a05046"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@203 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a746472da51e49fbb8ee97efdf2dbb4ac"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a746472da51e49fbb8ee97efdf2dbb4ac">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@204 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac8f613be2252acfe0ce8998a14cd0119"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@202 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8f613be2252acfe0ce8998a14cd0119">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a746472da51e49fbb8ee97efdf2dbb4ac">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac8f613be2252acfe0ce8998a14cd0119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f613be2252acfe0ce8998a14cd0119">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a5309883bd3d1f1d4e03f2a3e87a05046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5309883bd3d1f1d4e03f2a3e87a05046">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a746472da51e49fbb8ee97efdf2dbb4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a746472da51e49fbb8ee97efdf2dbb4ac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a4ccd8b0136b96af60cb5ca1e115021fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccd8b0136b96af60cb5ca1e115021fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
