Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b321fde62d241c78977e61bed83b9b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_ff_with_ce_and_synch_reset_behavior_tb_behav xil_defaultlib.D_ff_with_ce_and_synch_reset_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SET253-07U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_2_4/D_ff_with_ce_and_synch_reset_behavior.v" Line 6. Module D_ff_with_ce_and_synch_reset_behavior doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff_with_ce_and_synch_reset_beh...
Compiling module xil_defaultlib.D_ff_with_ce_and_synch_reset_beh...
Compiling module xil_defaultlib.glbl
Built simulation snapshot D_ff_with_ce_and_synch_reset_behavior_tb_behav
