--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.465 ns
From           : SRAM_DQ[11]
To             : vga_ref_2C35:inst|sram:the_sram|readdata[11]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 5.776 ns
From           : vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12]
To             : SRAM_ADDR[12]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.836 ns
From           : altera_internal_jtag~TDIUTAP
To             : sld_hub:auto_hub|jtag_ir_reg[9]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : 1.140 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request
To             : vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
From Clock     : vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0'
Slack          : 7.023 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 167.95 MHz ( period = 5.954 ns )
From           : vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25]
To             : vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1]
From Clock     : vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0
To Clock       : vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 108.79 MHz ( period = 9.192 ns )
From           : vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3]
To             : vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3]
From Clock     : vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0
To Clock       : vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001
To             : vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

