v 4
file . "implementation.vhdl" "d184ec852b40a03e7e3e3ae0dcff2ced4814cbcf" "20250723120936.583":
  entity implementation at 1( 0) + 0 on 51;
  architecture structural of implementation at 25( 736) + 0 on 52;
file . "pre_processing/input_pre_processing.vhdl" "358a653fd8c9b1d4eea3d89915a920f50bd07361" "20250723120936.478":
  entity input_pre_processing at 1( 0) + 0 on 47;
  architecture behavioral of input_pre_processing at 19( 514) + 0 on 48;
file . "queue/queue.vhdl" "6ada898f093fec01f7f82f647614d75570fd3a19" "20250723120936.378":
  entity queue at 1( 0) + 0 on 43;
  architecture behavioral of queue at 31( 771) + 0 on 44;
file . "llc/b_output_stream_entity.vhdl" "05ca67a2bf55f97f92379b7d41a4b584d66b7ff5" "20250723120936.193":
  entity b_output_stream_entity at 1( 0) + 0 on 39;
  architecture behavioral of b_output_stream_entity at 35( 890) + 0 on 40;
file . "llc/d_output_stream_entity.vhdl" "db66e57aaff645719d921b0b7736c2ce512595ea" "20250723120936.018":
  entity d_output_stream_entity at 1( 0) + 0 on 35;
  architecture behavioral of d_output_stream_entity at 29( 692) + 0 on 36;
file . "llc/c_output_stream_entity.vhdl" "24bb0ab6a2afb96c3d592bf92838ef353a09eff6" "20250723120935.825":
  entity c_output_stream_entity at 1( 0) + 0 on 31;
  architecture behavioral of c_output_stream_entity at 38( 908) + 0 on 32;
file . "hlc/time_unit.vhdl" "0d2361b4c77963ba87339db5070c27014f4d48b1" "20250723120935.643":
  entity time_unit at 1( 0) + 0 on 27;
  architecture behavioral of time_unit at 13( 228) + 0 on 28;
file . "hlc/scheduler.vhdl" "69be83a2248ff9d453b0349456924944d330bfb5" "20250723120935.517":
  entity scheduler at 1( 0) + 0 on 23;
  architecture behavioral of scheduler at 22( 524) + 0 on 24;
file . "hlc/check_new_input.vhdl" "0372bc4d5f396e0a5fc13de56eb7c4171e9214b0" "20250723120935.346":
  entity check_new_input at 1( 0) + 0 on 19;
  architecture behavioral of check_new_input at 14( 266) + 0 on 20;
file . "hlc/hl_qinterface.vhdl" "f86b51b26fffb970e7882deaf34ca755541dd943" "20250723120935.161":
  entity hlqinterface at 1( 0) + 0 on 15;
  architecture behavioral of hlqinterface at 39( 962) + 0 on 16;
file . "my_array_package.vhdl" "3d61f698155627714a2abc59d9c87daf7a038737" "20250723120934.989":
  package array_type_pkg at 1( 0) + 0 on 11 body;
  package body array_type_pkg at 26( 1377) + 0 on 12;
file . "my_math_package.vhdl" "688f5ee99530b4bd8b0dd7201a9fc94ac53674a7" "20250723120935.074":
  package my_math_pkg at 1( 0) + 0 on 13 body;
  package body my_math_pkg at 14( 438) + 0 on 14;
file . "hlc/high_level_controller.vhdl" "faacd7df5d11fc81c608b4aa192131150d51fbcb" "20250723120935.256":
  entity high_level_controller at 1( 0) + 0 on 17;
  architecture mixed of high_level_controller at 26( 715) + 0 on 18;
file . "hlc/event_delay.vhdl" "390fb1465409110ad536d9b6f62443abdc69e4eb" "20250723120935.432":
  entity event_delay at 1( 0) + 0 on 21;
  architecture behavioral of event_delay at 24( 590) + 0 on 22;
file . "hlc/extInterface.vhdl" "d16a50fa8441211461fa3b19088d25d365f13f03" "20250723120935.624":
  entity extinterface at 1( 0) + 0 on 25;
  architecture behavioral of extinterface at 21( 508) + 0 on 26;
file . "llc/a_output_stream_entity.vhdl" "51f0c579f8012e706beb0b7d7c6aa44a2af8b575" "20250723120935.734":
  entity a_output_stream_entity at 1( 0) + 0 on 29;
  architecture behavioral of a_output_stream_entity at 38( 1028) + 0 on 30;
file . "llc/evaluator.vhdl" "a06b980e0d21fe6acabb69614f8705b83fe8e898" "20250723120935.914":
  entity evaluator at 1( 0) + 0 on 33;
  architecture mixed of evaluator at 34( 928) + 0 on 34;
file . "llc/low_level_controller.vhdl" "1ea7975b1e14ccad2eb45beb8551ed4886f29e1a" "20250723120936.104":
  entity low_level_controller at 1( 0) + 0 on 37;
  architecture mixed of low_level_controller at 27( 635) + 0 on 38;
file . "llc/x_input_stream_entity.vhdl" "05ce32685bfa131bfeef83aa97fbcba706085c9e" "20250723120936.280":
  entity x_input_stream_entity at 1( 0) + 0 on 41;
  architecture behavioral of x_input_stream_entity at 26( 582) + 0 on 42;
file . "monitor.vhdl" "fd1585f4eefaabfaac8af197b11e66c874184b58" "20250723120936.461":
  entity monitor at 1( 0) + 0 on 45;
  architecture mixed of monitor at 24( 728) + 0 on 46;
file . "pre_processing/clock_pre_processing.vhdl" "f79bdce42c8045e867f60590ddcd0a419cf6a4fb" "20250723120936.495":
  entity clock_pre_processing at 1( 0) + 0 on 49;
  architecture behaviour of clock_pre_processing at 15( 275) + 0 on 50;
