# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 0.000512 4096 3.07613e-41 6330 28096 9.66544 1118 49.1704 1176.88 1176.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 630 0.000512 4096 3.07347e-41 6330 28096 9.6705 1154.18 50.0362 1213.93 1213.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 630 0.000512 4096 3.08146e-41 6330 28096 9.67066 1269.9 49.1592 1328.77 1328.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 630 0.000512 4096 3.07137e-41 6330 28096 9.6167 3296.39 49.0316 3355.09 3355.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 0.000512 4096 3.06506e-41 6330 28080 9.68205 1370.32 49.0844 1429.13 1429.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 630 0.000512 4096 3.07683e-41 6330 28080 9.66963 1400.46 49.1768 1459.35 1459.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 630 0.000512 4096 3.07319e-41 6330 28080 9.62208 1433.55 49.0936 1492.31 1492.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 630 0.000512 4096 3.06968e-41 6330 28080 9.66829 4176.6 49.0767 4235.39 4235.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 0.000512 4096 3.07893e-41 6330 28080 9.66813 1376.37 48.939 1435.02 1435.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 630 0.000512 4096 3.06142e-41 6330 28080 9.67181 1509.11 49.0959 1567.93 1567.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 630 0.000512 4096 3.083e-41 6330 28080 9.62666 1380.48 49.1817 1439.33 1439.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 630 0.000512 4096 3.0673e-41 6330 28080 9.66106 3562.24 49.053 3621 3621.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 0.000512 4096 3.07949e-41 6330 28032 9.65754 1293.78 49.1448 1352.63 1352.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 630 0.000512 4096 3.06702e-41 6330 28032 9.65827 1296.73 49.0157 1355.45 1355.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 630 0.000512 4096 3.07445e-41 6330 28032 9.61341 1400.6 49.2483 1459.5 1459.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 630 0.000512 4096 3.08594e-41 6330 28032 9.65427 3946.59 49.0157 4005.31 4005.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 0.000512 4096 3.06814e-41 6330 28000 9.65056 1313.02 49.0346 1371.74 1371.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 630 0.000512 4096 3.0666e-41 6330 28000 9.65018 1259.09 50.0008 1318.78 1318.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 630 0.000512 4096 3.08566e-41 6330 28000 9.68438 1375.76 49.1643 1434.65 1434.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 630 0.000512 4096 3.06604e-41 6330 28000 9.6472 4018.97 49.1712 4077.83 4077.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 0.000512 4096 3.07753e-41 6330 28000 9.65136 1322.17 49.0303 1380.89 1380.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 630 0.000512 4096 3.09098e-41 6330 28000 9.65302 1393.29 49.881 1452.87 1452.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 630 0.000512 4096 3.09435e-41 6330 28000 9.60749 1373.44 49.0146 1432.1 1432.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 630 0.000512 4096 3.08328e-41 6330 28000 9.63482 3032.25 49.06 3090.99 3091.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 0.000512 4096 3.07459e-41 6330 27960 9.64602 1386.18 48.9977 1444.88 1444.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 630 0.000512 4096 3.09351e-41 6330 27960 9.63174 1333.84 48.9834 1392.5 1392.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 630 0.000512 4096 3.09617e-41 6330 27960 9.60102 1722.15 48.9474 1780.74 1780.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 630 0.000512 4096 3.09561e-41 6330 27960 9.63584 3398.1 48.9636 3456.75 3456.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 0.000512 4096 3.09042e-41 6330 28032 9.68432 1344.26 49.2286 1403.22 1403.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 630 0.000512 4096 3.07613e-41 6330 28032 9.68813 1320.32 49.9485 1380.01 1380.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 630 0.000512 4096 3.06128e-41 6330 28032 9.61891 1675.21 49.1764 1734.05 1734.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 630 0.000512 4096 3.07515e-41 6330 28032 9.66438 3324.03 49.078 3382.82 3382.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 0.000512 4096 3.08888e-41 6330 27840 9.63366 1319.66 48.9246 1378.27 1378.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 630 0.000512 4096 3.07067e-41 6330 27840 9.62736 1630.94 48.9695 1689.58 1689.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 630 0.000512 4096 3.07851e-41 6330 27840 9.56928 2136.59 48.8515 2195.05 2195.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 0.000512 4096 3.08916e-41 6330 27800 9.62438 1444.89 48.761 1503.32 1503.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 630 0.000512 4096 3.08033e-41 6330 27800 9.61965 1634.28 48.7866 1692.73 1692.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 630 0.000512 4096 3.07277e-41 6330 27800 9.64208 2189.93 48.8335 2248.45 2248.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 0.000512 4096 3.07641e-41 6330 27904 9.67139 1360.52 50.1781 1420.41 1420.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 630 0.000512 4096 3.07977e-41 6330 27904 9.61622 1424.96 49.2657 1483.88 1483.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 630 0.000512 4096 3.08244e-41 6330 27904 9.66861 1833.97 49.1192 1892.8 1892.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 0.000512 4096 3.0823e-41 6330 28128 9.68317 1090.67 49.0773 1149.48 1149.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 630 0.000512 4096 3.06744e-41 6330 28128 9.66365 1155.75 49.1154 1214.58 1214.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 630 0.000512 4096 3.08832e-41 6330 28128 9.62048 1142.31 50.2537 1202.22 1202.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 630 0.000512 4096 3.09701e-41 6330 28128 9.67059 4101.7 49.1102 4160.53 4160.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 0.000512 4096 3.09014e-41 6330 28120 9.6785 1135.09 49.0927 1193.91 1193.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 630 0.000512 4096 3.06604e-41 6330 28120 9.67587 1182.96 48.9954 1241.68 1241.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 630 0.000512 4096 3.06618e-41 6330 28120 9.61024 1286.95 49.0222 1345.62 1345.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 630 0.000512 4096 3.06996e-41 6330 28120 9.67677 4308.51 50.1122 4368.34 4368.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 0.000512 4096 3.07053e-41 6330 28080 9.66576 1153.08 49.1193 1211.9 1211.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 630 0.000512 4096 3.07599e-41 6330 28080 9.66848 1256.16 49.016 1314.88 1314.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 630 0.000512 4096 3.09407e-41 6330 28080 9.60259 1283.05 49.0652 1341.76 1341.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 630 0.000512 4096 3.07403e-41 6330 28080 9.65766 4188.9 49.1704 4247.77 4247.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 0.000512 4096 3.07109e-41 6330 28112 9.66701 1135.74 49.081 1194.52 1194.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 630 0.000512 4096 3.07949e-41 6330 28112 9.66349 1284.64 50.0949 1344.44 1344.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 630 0.000512 4096 3.07501e-41 6330 28112 9.62086 1157.23 49.0461 1215.93 1215.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 630 0.000512 4096 3.06394e-41 6330 28112 9.67168 3669.7 49.2526 3728.67 3728.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 0.000512 4096 3.09014e-41 6330 28096 9.66781 1123.44 49.0998 1182.25 1182.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 630 0.000512 4096 3.07263e-41 6330 28096 9.6665 1174.39 49.3385 1233.45 1233.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 630 0.000512 4096 3.06912e-41 6330 28096 9.61379 1293.78 49.4662 1352.9 1352.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 630 0.000512 4096 3.09253e-41 6330 28096 9.67325 3863.96 49.0164 3922.69 3922.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 0.000512 4096 3.07445e-41 6330 28080 9.66538 1300.83 49.0502 1359.59 1359.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 630 0.000512 4096 3.09547e-41 6330 28080 9.66826 1412.72 49.0045 1471.44 1471.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 630 0.000512 4096 3.08075e-41 6330 28080 9.61811 1334.91 49.1001 1393.66 1393.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 630 0.000512 4096 3.08244e-41 6330 28080 9.66186 2865.42 49.1397 2924.26 2924.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 0.000512 4096 3.07333e-41 6330 28080 9.66246 1354.46 49.9855 1414.15 1414.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 630 0.000512 4096 3.07249e-41 6330 28080 9.65962 1314.9 49.221 1373.82 1373.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 630 0.000512 4096 3.08216e-41 6330 28080 9.62051 1664.42 48.937 1723.02 1723.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 630 0.000512 4096 3.07473e-41 6330 28080 9.66624 3287.53 49.0384 3346.28 3346.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 0.000512 4096 3.09351e-41 6330 28032 9.65142 1325.35 49.1034 1384.15 1384.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 630 0.000512 4096 3.06898e-41 6330 28032 9.65555 1418.78 49.1174 1477.6 1477.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 630 0.000512 4096 3.08174e-41 6330 28032 9.60928 1487.89 48.9968 1546.54 1546.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 630 0.000512 4096 3.08524e-41 6330 28032 9.68886 3979.96 50.6205 4040.32 4040.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 0.000512 4096 3.09154e-41 6330 28000 9.64406 1339.34 49.4953 1398.51 1398.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 630 0.000512 4096 3.08019e-41 6330 28000 9.64813 1391.18 48.9597 1449.82 1449.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 630 0.000512 4096 3.08678e-41 6330 28000 9.60573 1473.39 49.2712 1532.31 1532.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 630 0.000512 4096 3.08216e-41 6330 28000 9.64813 3977.42 49.0802 4036.19 4036.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 0.000512 4096 3.07431e-41 6330 28000 9.64285 1416.88 49.0926 1475.66 1475.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 630 0.000512 4096 3.08454e-41 6330 28000 9.648 1788.94 49.1155 1847.75 1847.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 630 0.000512 4096 3.08258e-41 6330 28000 9.60838 1434.93 49.0291 1493.61 1493.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 0.000512 4096 3.06646e-41 6330 27960 9.63725 1403.33 49.048 1462.06 1462.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 630 0.000512 4096 3.07291e-41 6330 27960 9.63526 1740.01 49.0906 1798.78 1798.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 630 0.000512 4096 3.08412e-41 6330 27960 9.64096 2328.14 48.9769 2386.8 2386.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 0.000512 4096 3.07207e-41 6330 28032 9.67478 1328.43 49.0557 1387.2 1387.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 630 0.000512 4096 3.08258e-41 6330 28032 9.61741 1598.77 49.1892 1657.62 1657.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 630 0.000512 4096 3.07571e-41 6330 28032 9.67494 2185.15 49.2552 2244.12 2244.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 0.000512 4096 3.06338e-41 6330 27840 9.62458 1603.52 48.8779 1662.07 1662.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 630 0.000512 4096 3.08734e-41 6330 27840 9.63174 2141.86 48.9724 2200.51 2200.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 630 0.000512 4096 3.0851e-41 6330 27840 9.58061 1640.56 48.9759 1699.16 1699.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 0.000512 4096 3.06814e-41 6330 27800 9.63469 1639.23 48.8735 1697.78 1697.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 630 0.000512 4096 3.07389e-41 6330 27800 9.62355 2094.23 49.5522 2153.45 2153.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 630 0.000512 4096 3.07193e-41 6330 27800 9.61946 1730 48.7598 1788.43 1788.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 0.000512 4096 3.08005e-41 6330 27904 9.67168 1447.58 49.0294 1506.32 1506.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 630 0.000512 4096 3.06338e-41 6330 27904 9.61331 1746.18 49.0003 1804.84 1804.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 0.000512 4096 3.08678e-41 6340 28096 9.40739 1069.76 49.162 1128.37 1128.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 630 0.000512 4096 3.07809e-41 6340 28096 9.40438 1074.1 50.242 1133.79 1133.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 630 0.000512 4096 3.0837e-41 6340 28096 9.42163 1185.11 49.11 1243.69 1243.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 630 0.000512 4096 3.08496e-41 6340 28096 9.37251 3097.39 49.1793 3155.99 3156.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 0.000512 4096 3.06212e-41 6340 28080 9.60221 1140.55 49.1276 1199.33 1199.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 630 0.000512 4096 3.09154e-41 6340 28080 9.60842 1323.6 48.9953 1382.25 1382.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 630 0.000512 4096 3.06114e-41 6340 28080 9.56016 1186.18 49.0895 1244.87 1244.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 630 0.000512 4096 3.06856e-41 6340 28080 9.60419 3439.03 49.1305 3497.81 3497.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 0.000512 4096 3.09491e-41 6340 28080 9.40643 1096.91 48.966 1155.32 1155.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 630 0.000512 4096 3.06352e-41 6340 28080 9.41158 1157.2 49.0671 1215.72 1215.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 630 0.000512 4096 3.09211e-41 6340 28080 9.36973 1266.72 49.0192 1325.15 1325.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 630 0.000512 4096 3.09112e-41 6340 28080 9.40544 3824.35 49.9503 3883.75 3883.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 0.000512 4096 3.06898e-41 6340 28056 9.40954 1076.8 49.0479 1135.3 1135.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 630 0.000512 4096 3.06632e-41 6340 28056 9.40717 1214.61 49.3789 1273.44 1273.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 630 0.000512 4096 3.07991e-41 6340 28056 9.36758 1155.64 49.2052 1214.25 1214.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 630 0.000512 4096 3.09505e-41 6340 28056 9.4064 2840.91 49.0762 2899.43 2899.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 0.000512 4096 3.08047e-41 6340 28032 9.39536 1098.41 49.0506 1156.89 1156.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 630 0.000512 4096 3.06898e-41 6340 28032 9.40976 1129.3 49.2186 1187.98 1188.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 630 0.000512 4096 3.06674e-41 6340 28032 9.35424 1419.54 49.204 1478.14 1478.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 630 0.000512 4096 3.0865e-41 6340 28032 9.39536 3186.85 49.0679 3245.36 3245.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 0.000512 4096 3.06198e-41 6340 28008 9.3977 1346.2 49.0582 1404.7 1404.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 630 0.000512 4096 3.06884e-41 6340 28008 9.3983 1435.79 48.8897 1494.12 1494.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 630 0.000512 4096 3.07473e-41 6340 28008 9.38038 1508.47 49.1698 1567.07 1567.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 630 0.000512 4096 3.07501e-41 6340 28008 9.39504 3916.99 49.1217 3975.56 3975.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 0.000512 4096 3.09379e-41 6340 27936 9.38906 966.519 49.0647 1025.01 1025.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 630 0.000512 4096 3.07039e-41 6340 27936 9.39418 810.129 49.8766 869.437 869.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 630 0.000512 4096 3.09491e-41 6340 27936 9.34733 797.171 49.1133 855.67 855.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 630 0.000512 4096 3.08846e-41 6340 27936 9.3993 1939.54 49.0057 1997.99 1998.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 0.000512 4096 3.08468e-41 6340 28000 9.41056 1410.7 49.8269 1469.99 1470.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 630 0.000512 4096 3.06898e-41 6340 28000 9.39299 1356.74 49.0715 1415.25 1415.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 630 0.000512 4096 3.07557e-41 6340 28000 9.36416 1441.54 49.0811 1500.03 1500.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 0.000512 4096 3.07641e-41 6340 27840 9.37136 0 48.8159 58.1929 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 630 0.000512 4096 3.08846e-41 6340 27840 9.36256 0 48.9148 58.2861 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 630 0.000512 4096 3.08902e-41 6340 27840 9.36448 0 48.8854 58.2558 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 0.000512 4096 3.08328e-41 6340 28032 9.40339 1275.44 49.0599 1333.94 1333.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 630 0.000512 4096 3.08412e-41 6340 28032 9.36506 1565.25 49.0092 1623.67 1623.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 630 0.000512 4096 3.08608e-41 6340 28032 9.40954 2145.41 49.0475 2203.91 2203.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 0.000512 4096 3.08314e-41 6340 27840 9.38093 917.988 48.9912 976.401 976.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 630 0.000512 4096 3.08468e-41 6340 27840 9.37882 877.179 49.1318 935.731 935.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 630 0.000512 4096 3.0837e-41 6340 27840 9.3319 976.887 48.946 1035.2 1035.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 0.000512 4096 3.08482e-41 6340 28000 9.63965 1305.85 50.1299 1365.67 1365.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 630 0.000512 4096 3.0851e-41 6340 28000 9.65542 1571.99 49.03 1630.72 1630.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 630 0.000512 4096 3.09659e-41 6340 28000 9.65427 2108.72 49.1428 2167.56 2167.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 0.000512 4096 3.08902e-41 6340 27800 9.37792 0 48.8813 58.2656 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 630 0.000512 4096 3.0844e-41 6340 27800 9.32525 0 49.0447 58.3764 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 630 0.000512 4096 3.0865e-41 6340 27800 9.38109 0 48.7771 58.1634 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 0.000512 4096 3.06786e-41 6340 28000 9.41462 1446.33 49.1653 1504.95 1504.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 630 0.000512 4096 3.08692e-41 6340 28000 9.41056 1447.41 49.3374 1506.2 1506.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 630 0.000512 4096 3.08734e-41 6340 28000 9.36758 1952.63 49.0794 2011.13 2011.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 0.000512 4096 3.09112e-41 6340 27776 9.37178 0 48.9994 58.3786 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 630 0.000512 4096 3.0858e-41 6340 27776 9.37555 0 48.9594 58.3407 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 630 0.000512 4096 3.09337e-41 6340 27776 9.36794 0 48.8629 58.239 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 0.000512 4096 3.09519e-41 6340 27960 9.40221 1411.57 49.108 1470.12 1470.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 630 0.000512 4096 3.06492e-41 6340 27960 9.35635 1430.02 49.0282 1488.45 1488.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 630 0.000512 4096 3.07949e-41 6340 27960 9.40038 1918.94 49.1117 1977.49 1977.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 0.000512 4096 3.07501e-41 6340 27840 9.39213 1073.69 48.9465 1132.08 1132.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 630 0.000512 4096 3.09267e-41 6340 27840 9.39715 1128.96 48.9155 1187.32 1187.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 630 0.000512 4096 3.09547e-41 6340 27840 9.35526 932.723 48.9339 991.053 991.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 0.000512 4096 3.08216e-41 6340 27904 9.38512 1332.72 49.1315 1391.28 1391.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 630 0.000512 4096 3.07655e-41 6340 27904 9.40371 1396.63 48.9526 1455.04 1455.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 630 0.000512 4096 3.06646e-41 6340 27904 9.38806 1792.78 49.0404 1851.25 1851.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 0.000512 4096 3.0666e-41 6340 27648 9.35962 1002.43 48.9445 1060.77 1060.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 630 0.000512 4096 3.07543e-41 6340 27648 9.31123 1003.38 48.7896 1061.52 1061.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 630 0.000512 4096 3.08846e-41 6340 27648 9.35792 921.853 48.9073 980.164 980.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 0.000512 4096 3.08692e-41 6340 27840 9.38147 1358.15 49.1947 1416.77 1416.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 630 0.000512 4096 3.09365e-41 6340 27840 9.38906 1716.12 49.0714 1774.62 1774.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 0.000512 4096 3.07179e-41 6340 27648 9.37574 1177.51 49.0383 1235.97 1236.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 630 0.000512 4096 3.06366e-41 6340 27648 9.33731 853.975 48.915 912.269 912.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 0.000512 4096 3.0624e-41 6340 27800 9.3655 0 48.897 58.2687 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 630 0.000512 4096 3.09575e-41 6340 27800 9.36483 0 49.0411 58.4131 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 0.000512 4096 3.08286e-41 6340 27600 9.36342 0 48.8328 58.2042 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 630 0.000512 4096 3.08047e-41 6340 27600 9.37059 0 48.9001 58.2779 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 0.000512 4096 3.06338e-41 6336 28096 9.66323 1053.8 49.1684 1112.68 1112.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 630 0.000512 4096 3.07123e-41 6336 28096 9.65779 1137.83 49.1447 1196.68 1196.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 630 0.000512 4096 3.06884e-41 6336 28096 9.61843 1161.72 49.1591 1220.54 1220.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 630 0.000512 4096 3.08496e-41 6336 28096 9.6655 2749.8 49.0256 2808.54 2808.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 0.000512 4096 3.07151e-41 6336 28080 9.66758 1106.31 49.0165 1165.04 1165.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 630 0.000512 4096 3.07431e-41 6336 28080 9.66941 1144.17 48.979 1202.86 1202.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 630 0.000512 4096 3.06156e-41 6336 28080 9.61946 1254.54 49.0505 1313.25 1313.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 630 0.000512 4096 3.08412e-41 6336 28080 9.6703 3844 49.0123 3902.72 3902.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 0.000512 4096 3.09589e-41 6336 28080 9.66288 1060.17 49.8289 1119.71 1119.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 630 0.000512 4096 3.09028e-41 6336 28080 9.67053 1196.17 49.0899 1254.97 1255.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 630 0.000512 4096 3.0872e-41 6336 28080 9.612 1114.3 49.751 1173.7 1173.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 630 0.000512 4096 3.09253e-41 6336 28080 9.67373 2755.6 49.0732 2814.39 2814.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 0.000512 4096 3.06296e-41 6336 28032 9.66035 728.969 49.006 787.674 787.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 630 0.000512 4096 3.07165e-41 6336 28032 9.66333 606.977 49.0259 665.704 665.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 630 0.000512 4096 3.07487e-41 6336 28032 9.62205 671.939 49.0007 730.605 730.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 630 0.000512 4096 3.0865e-41 6336 28032 9.66758 1442.06 48.9832 1500.74 1500.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 0.000512 4096 3.09435e-41 6336 28056 9.67251 1208.04 49.7404 1267.5 1267.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 630 0.000512 4096 3.07977e-41 6336 28056 9.61952 1293.67 49.0559 1352.38 1352.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 630 0.000512 4096 3.06268e-41 6336 28056 9.66042 1437.25 49.1479 1496.11 1496.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 630 0.000512 4096 3.0645e-41 6336 28056 9.66394 3555.59 49.2852 3614.59 3614.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 0.000512 4096 3.08636e-41 6336 28000 9.66861 748.974 48.9966 807.681 807.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 630 0.000512 4096 3.06254e-41 6336 28000 9.62362 607.383 49.0154 666.067 666.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 630 0.000512 4096 3.06716e-41 6336 28000 9.65734 683.696 49.0322 742.432 742.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 630 0.000512 4096 3.06422e-41 6336 28000 9.67168 1799.19 49.0035 1857.91 1857.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 0.000512 4096 3.06786e-41 6336 28032 9.61725 1066.92 48.9894 1125.57 1125.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 630 0.000512 4096 3.08202e-41 6336 28032 9.65184 1204.93 49.0455 1263.67 1263.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 630 0.000512 4096 3.08636e-41 6336 28032 9.66208 1244.36 48.9574 1303.02 1303.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 0.000512 4096 3.06702e-41 6336 27904 9.64211 726.622 48.9748 785.283 785.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 630 0.000512 4096 3.06212e-41 6336 27904 9.58566 602.583 49.0821 661.287 661.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 630 0.000512 4096 3.08762e-41 6336 27904 9.64138 618.211 48.9329 676.832 676.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 0.000512 4096 3.06128e-41 6336 28080 9.68397 1381.86 49.1329 1440.72 1440.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 630 0.000512 4096 3.09281e-41 6336 28080 9.69786 1727.69 49.0916 1786.52 1786.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 630 0.000512 4096 3.09645e-41 6336 28080 9.62355 1389.4 49.113 1448.17 1448.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 0.000512 4096 3.08314e-41 6336 27936 9.65021 975.28 48.9052 1033.88 1033.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 630 0.000512 4096 3.08328e-41 6336 27936 9.67437 930.486 48.9957 989.198 989.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 630 0.000512 4096 3.09589e-41 6336 27936 9.65632 1099.72 48.9474 1158.37 1158.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 0.000512 4096 3.06618e-41 6336 28000 9.65334 1284.4 48.9637 1343.05 1343.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 630 0.000512 4096 3.06338e-41 6336 28000 9.60512 1581.69 48.9596 1640.3 1640.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 630 0.000512 4096 3.07515e-41 6336 28000 9.66752 2172.07 49.1191 2230.9 2230.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 0.000512 4096 3.07305e-41 6336 27840 9.6319 942.108 48.9052 1000.69 1000.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 630 0.000512 4096 3.08482e-41 6336 27840 9.63174 836.012 49.7476 895.43 895.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 630 0.000512 4096 3.09365e-41 6336 27840 9.57747 999.852 48.9627 1058.43 1058.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 0.000512 4096 3.06352e-41 6336 28032 9.67062 1362.55 49.1185 1421.38 1421.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 630 0.000512 4096 3.08902e-41 6336 28032 9.6727 1407.33 49.0138 1466.06 1466.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 630 0.000512 4096 3.06884e-41 6336 28032 9.66544 1885.38 49.0097 1944.1 1944.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 0.000512 4096 3.09603e-41 6336 27840 9.64179 1011.35 49.1076 1070.15 1070.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 630 0.000512 4096 3.08075e-41 6336 27840 9.58259 762.737 48.8836 821.241 821.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 630 0.000512 4096 3.07445e-41 6336 27840 9.63894 964.068 49.002 1022.75 1022.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 0.000512 4096 3.08398e-41 6336 28000 9.66653 1401.74 48.9845 1460.43 1460.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 630 0.000512 4096 3.08005e-41 6336 28000 9.65222 1459.64 49.4307 1518.77 1518.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 630 0.000512 4096 3.07459e-41 6336 28000 9.61357 1859.45 49.174 1918.28 1918.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 0.000512 4096 3.06968e-41 6336 27800 9.63904 1052.76 48.9658 1111.41 1111.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 630 0.000512 4096 3.07123e-41 6336 27800 9.62662 1130.55 48.9524 1189.17 1189.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 630 0.000512 4096 3.08075e-41 6336 27800 9.62957 969.084 49.0313 1027.79 1027.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 0.000512 4096 3.09379e-41 6336 28000 9.66547 1328.6 49.063 1387.37 1387.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 630 0.000512 4096 3.09112e-41 6336 28000 9.61078 2192.16 49.0693 2250.89 2250.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 630 0.000512 4096 3.06604e-41 6336 28000 9.6727 1771.42 49.0209 1830.15 1830.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 0.000512 4096 3.0631e-41 6336 27776 9.64602 987.187 48.8131 1045.69 1045.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 630 0.000512 4096 3.0823e-41 6336 27776 9.63686 1073.8 48.9456 1132.43 1132.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 630 0.000512 4096 3.08384e-41 6336 27776 9.59504 890.885 49.8745 950.388 950.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 0.000512 4096 3.06786e-41 6336 27960 9.68192 1577.36 48.9643 1636.05 1636.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 630 0.000512 4096 3.06436e-41 6336 27960 9.6568 2143.06 48.9615 2201.73 2201.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 630 0.000512 4096 3.06982e-41 6336 27960 9.66246 1720.18 49.0015 1778.89 1778.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 0.000512 4096 3.06772e-41 6336 27840 9.66285 975.891 48.9878 1034.59 1034.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 630 0.000512 4096 3.08776e-41 6336 27840 9.59696 1047.65 48.9837 1106.27 1106.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 630 0.000512 4096 3.09028e-41 6336 27840 9.65728 936.214 49.0525 994.965 995.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 0.000512 4096 3.08986e-41 6336 27904 9.64698 1530.91 48.9956 1589.59 1589.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 630 0.000512 4096 3.07669e-41 6336 27904 9.64403 2031.1 48.9147 2089.71 2089.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 0.000512 4096 3.08776e-41 6336 27648 9.61043 940.55 48.7829 998.987 999.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 630 0.000512 4096 3.09379e-41 6336 27648 9.56032 985.489 49.4598 1044.55 1044.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 0.000512 4096 3.08692e-41 6325 28128 9.6689 1155 49.0434 1213.76 1213.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 630 0.000512 4096 3.06856e-41 6325 28128 9.66829 1318.48 49.156 1377.34 1377.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 630 0.000512 4096 3.0638e-41 6325 28128 9.67805 1199.55 49.1633 1258.43 1258.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 630 0.000512 4096 3.06184e-41 6325 28128 9.61878 3401.57 49.356 3460.59 3460.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 0.000512 4096 3.0638e-41 6325 28120 9.66246 1056.84 49.2947 1115.84 1115.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 630 0.000512 4096 3.09491e-41 6325 28120 9.6656 1059.93 49.1975 1118.84 1118.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 630 0.000512 4096 3.08566e-41 6325 28120 9.62867 1196.93 49.0877 1255.69 1255.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 630 0.000512 4096 3.09225e-41 6325 28120 9.66534 3932.3 49.1407 3991.15 3991.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 0.000512 4096 3.07053e-41 6325 28080 9.66246 684.846 50.3695 744.911 744.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 630 0.000512 4096 3.07445e-41 6325 28080 9.67306 600.909 49.0576 659.681 659.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 630 0.000512 4096 3.07207e-41 6325 28080 9.61322 549.8 49.2222 608.669 608.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 630 0.000512 4096 3.09309e-41 6325 28080 9.67667 2095.62 49.1455 2154.49 2154.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 0.000512 4096 3.09028e-41 6325 28128 9.68224 1165.7 49.0876 1224.51 1224.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 630 0.000512 4096 3.07417e-41 6325 28128 9.62122 1135.22 49.0445 1193.93 1193.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 630 0.000512 4096 3.08075e-41 6325 28128 9.67066 1549.59 49.0217 1608.32 1608.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 630 0.000512 4096 3.09687e-41 6325 28128 9.6657 3167.93 49.2372 3226.88 3226.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 0.000512 4096 3.0694e-41 6325 28032 9.65725 796.574 49.0948 855.369 855.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 630 0.000512 4096 3.06814e-41 6325 28032 9.60861 630.756 49.0476 689.447 689.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 630 0.000512 4096 3.06366e-41 6325 28032 9.65501 696.882 49.2156 755.796 755.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 630 0.000512 4096 3.06156e-41 6325 28032 9.6505 1626.79 49.1428 1685.63 1685.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 0.000512 4096 3.07711e-41 6325 28112 9.61939 1132.78 49.166 1191.62 1191.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 630 0.000512 4096 3.07067e-41 6325 28112 9.66304 1282.61 50.167 1342.48 1342.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 630 0.000512 4096 3.0645e-41 6325 28112 9.67066 1360.12 49.1892 1419.02 1419.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 630 0.000512 4096 3.07417e-41 6325 28112 9.62102 3583.99 49.0607 3642.72 3642.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 0.000512 4096 3.07123e-41 6325 28000 9.6472 714.93 49.0138 773.627 773.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 630 0.000512 4096 3.09112e-41 6325 28000 9.64368 626.534 49.9729 686.187 686.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 630 0.000512 4096 3.09126e-41 6325 28000 9.60138 612.55 49.0747 671.27 671.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 630 0.000512 4096 3.07389e-41 6325 28000 9.65226 1826.23 48.9718 1884.9 1884.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 0.000512 4096 3.07473e-41 6325 28096 9.66656 1290.39 49.193 1349.3 1349.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 630 0.000512 4096 3.07095e-41 6325 28096 9.61488 1202.18 49.2276 1261.07 1261.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 630 0.000512 4096 3.0638e-41 6325 28096 9.66781 1301.49 49.2348 1360.43 1360.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 0.000512 4096 3.09589e-41 6325 28032 9.67354 830.928 49.1871 889.833 889.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 630 0.000512 4096 3.08454e-41 6325 28032 9.66941 760.114 49.2298 819.054 819.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 630 0.000512 4096 3.0837e-41 6325 28032 9.61744 969.453 49.0908 1028.21 1028.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 0.000512 4096 3.07781e-41 6325 28080 9.68278 1354.14 49.068 1412.94 1412.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 630 0.000512 4096 3.09365e-41 6325 28080 9.66346 1704.34 49.0357 1763.09 1763.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 630 0.000512 4096 3.07179e-41 6325 28080 9.66451 2279.32 49.2996 2338.33 2338.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 0.000512 4096 3.09519e-41 6325 27936 9.63994 979.558 48.9076 1038.15 1038.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 630 0.000512 4096 3.07781e-41 6325 27936 9.58726 864.393 49.0836 923.101 923.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 630 0.000512 4096 3.08944e-41 6325 27936 9.63568 1095.61 48.9592 1154.25 1154.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 0.000512 4096 3.09547e-41 6325 28080 9.67066 1256.36 49.9763 1316.05 1316.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 630 0.000512 4096 3.0631e-41 6325 28080 9.67248 1560.86 49.0486 1619.63 1619.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 630 0.000512 4096 3.07067e-41 6325 28080 9.61824 2049.03 49.134 2107.82 2107.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 0.000512 4096 3.09505e-41 6325 28000 9.67165 931.822 49.0588 990.595 990.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 630 0.000512 4096 3.0687e-41 6325 28000 9.67373 857.667 49.2908 916.678 916.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 630 0.000512 4096 3.09421e-41 6325 28000 9.67293 1019.89 49.2082 1078.81 1078.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 0.000512 4096 3.07473e-41 6325 28032 9.66042 1369.26 49.1309 1428.09 1428.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 630 0.000512 4096 3.08468e-41 6325 28032 9.60694 1368.71 49.1514 1427.5 1427.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 630 0.000512 4096 3.07333e-41 6325 28032 9.67443 1840.12 49.1341 1898.97 1899.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 0.000512 4096 3.08888e-41 6325 27840 9.65386 1019.58 49.0168 1078.29 1078.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 630 0.000512 4096 3.09477e-41 6325 27840 9.62749 1098.39 49.0763 1157.14 1157.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 630 0.000512 4096 3.08398e-41 6325 27840 9.5703 887.187 49.0097 945.804 945.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 0.000512 4096 3.07109e-41 6325 28000 9.64915 1358.86 49.08 1417.64 1417.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 630 0.000512 4096 3.0872e-41 6325 28000 9.64134 1410.79 49.1449 1469.62 1469.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 630 0.000512 4096 3.07781e-41 6325 28000 9.64701 1845.65 49.0841 1904.43 1904.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 0.000512 4096 3.07305e-41 6325 27800 9.64813 1012.06 48.9615 1070.72 1070.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 630 0.000512 4096 3.06534e-41 6325 27800 9.57242 1023.38 48.9613 1081.96 1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 630 0.000512 4096 3.09365e-41 6325 27800 9.6351 930.608 48.896 989.181 989.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 0.000512 4096 3.06828e-41 6325 28000 9.65427 1601.38 49.0956 1660.18 1660.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 630 0.000512 4096 3.09449e-41 6325 28000 9.65018 2172.75 49.5053 2231.95 2231.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 630 0.000512 4096 3.09561e-41 6325 28000 9.60659 1680.91 49.0281 1739.59 1739.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 0.000512 4096 3.0872e-41 6325 27776 9.62458 952.014 48.9791 1010.66 1010.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 630 0.000512 4096 3.06744e-41 6325 27776 9.63152 1085.52 48.8723 1144.07 1144.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 630 0.000512 4096 3.07375e-41 6325 27776 9.6248 934.435 48.9752 993.077 993.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 0.000512 4096 3.09365e-41 6325 27960 9.64006 1536.23 48.9569 1594.87 1594.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 630 0.000512 4096 3.09491e-41 6325 27960 9.58925 2036.71 48.9292 2095.27 2095.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 630 0.000512 4096 3.07655e-41 6325 27960 9.64819 1658.69 49.0647 1717.45 1717.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 0.000512 4096 3.08916e-41 6325 27840 9.64608 962.641 48.9419 1021.27 1021.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 630 0.000512 4096 3.08132e-41 6325 27840 9.64323 1039.66 49.2472 1098.6 1098.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 630 0.000512 4096 3.09225e-41 6325 27840 9.5887 845.282 48.992 903.899 903.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 0.000512 4096 3.08356e-41 6325 28032 9.67194 1522.45 49.1332 1581.3 1581.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 630 0.000512 4096 3.06996e-41 6325 28032 9.66733 1957.62 49.2831 2016.62 2016.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 0.000512 4096 3.07529e-41 6325 27904 9.66112 1313.6 49.1864 1372.49 1372.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 630 0.000512 4096 3.08075e-41 6325 27904 9.67392 994.915 49.2268 1053.86 1053.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 0.000512 4096 3.07879e-41 6336 28096 9.66832 1004.65 49.1298 1063.49 1063.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 630 0.000512 4096 3.06338e-41 6336 28096 9.61638 1001.48 49.2009 1060.33 1060.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 630 0.000512 4096 3.0858e-41 6336 28096 9.66624 1194.73 49.1692 1253.61 1253.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 630 0.000512 4096 3.09575e-41 6336 28096 9.67373 2206.1 49.1225 2264.95 2264.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 0.000512 4096 3.07711e-41 6336 28032 9.60909 637.892 49.0834 696.62 696.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 630 0.000512 4096 3.07333e-41 6336 28032 9.67261 609.14 49.0703 667.919 667.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 630 0.000512 4096 3.09449e-41 6336 28032 9.67376 568.696 49.191 627.593 627.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 630 0.000512 4096 3.06982e-41 6336 28032 9.61277 1187.03 49.0919 1245.78 1245.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 0.000512 4096 3.09098e-41 6336 28080 9.66896 1090.29 49.3363 1149.34 1149.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 630 0.000512 4096 3.06366e-41 6336 28080 9.66861 1080.44 49.0085 1139.16 1139.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 630 0.000512 4096 3.07571e-41 6336 28080 9.62365 1395.34 49.1788 1454.19 1454.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 630 0.000512 4096 3.08958e-41 6336 28080 9.67373 3101.62 49.0394 3160.38 3160.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 0.000512 4096 3.09421e-41 6336 28000 9.64608 734.391 50.0463 794.118 794.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 630 0.000512 4096 3.06842e-41 6336 28000 9.66995 636.983 48.9923 695.682 695.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 630 0.000512 4096 3.06968e-41 6336 28000 9.60195 610.828 48.917 669.387 669.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 630 0.000512 4096 3.08832e-41 6336 28000 9.66477 1563.95 49.1077 1622.76 1622.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 0.000512 4096 3.09365e-41 6336 28080 9.67677 1077.99 49.3652 1137.08 1137.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 630 0.000512 4096 3.07067e-41 6336 28080 9.6119 1125.96 49.1401 1184.75 1184.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 630 0.000512 4096 3.06268e-41 6336 28080 9.67066 1251.77 49.2352 1310.72 1310.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 0.000512 4096 3.09225e-41 6336 28032 9.6735 703.049 49.0988 761.864 761.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 630 0.000512 4096 3.07137e-41 6336 28032 9.67878 556.582 49.0436 615.341 615.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 630 0.000512 4096 3.08061e-41 6336 28032 9.61946 557.944 49.0994 616.706 616.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 0.000512 4096 3.09449e-41 6336 28056 9.68 1135.56 49.1377 1194.41 1194.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 630 0.000512 4096 3.09337e-41 6336 28056 9.67386 1449.21 49.0302 1507.96 1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 630 0.000512 4096 3.09393e-41 6336 28056 9.66688 1133.72 49.0932 1192.53 1192.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 0.000512 4096 3.09098e-41 6336 28000 9.66563 749.778 49.1706 808.658 808.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 630 0.000512 4096 3.08216e-41 6336 28000 9.60614 614.066 49.2792 672.999 673.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 630 0.000512 4096 3.06842e-41 6336 28000 9.6705 911.676 49.0029 970.395 970.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 0.000512 4096 3.08328e-41 6336 27888 9.64477 606.076 49.1028 664.861 664.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 630 0.000512 4096 3.08678e-41 6336 27888 9.64691 521.538 49.1252 580.344 580.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 630 0.000512 4096 3.08888e-41 6336 27888 9.58832 551.495 49.0445 610.168 610.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 0.000512 4096 3.08412e-41 6336 28032 9.66358 1091.42 49.2324 1150.35 1150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 630 0.000512 4096 3.0673e-41 6336 28032 9.66042 1354.55 48.9951 1413.26 1413.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 630 0.000512 4096 3.09603e-41 6336 28032 9.6503 1830.29 49.1643 1889.15 1889.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 0.000512 4096 3.09365e-41 6336 27904 9.64307 741.043 48.9513 799.672 799.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 630 0.000512 4096 3.09463e-41 6336 27904 9.58368 619.424 49.0915 678.132 678.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 630 0.000512 4096 3.08286e-41 6336 27904 9.63754 835.762 48.9442 894.384 894.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 0.000512 4096 3.07851e-41 6336 27840 9.64179 612.779 49.0609 671.519 671.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 630 0.000512 4096 3.06156e-41 6336 27840 9.63898 526.068 49.0445 584.795 584.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 630 0.000512 4096 3.068e-41 6336 27840 9.58579 511.516 49.0537 570.188 570.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 0.000512 4096 3.07529e-41 6336 28080 9.68262 1390.06 49.1538 1448.94 1448.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 630 0.000512 4096 3.09575e-41 6336 28080 9.67885 1411.66 49.2426 1470.62 1470.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 630 0.000512 4096 3.09168e-41 6336 28080 9.68394 1941.99 49.1095 2000.83 2000.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 0.000512 4096 3.0837e-41 6336 27936 9.65837 1013.91 49.0999 1072.72 1072.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 630 0.000512 4096 3.06828e-41 6336 27936 9.59386 787.681 49.2467 846.554 846.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 630 0.000512 4096 3.07277e-41 6336 27936 9.65117 988.543 48.9852 1047.22 1047.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 0.000512 4096 3.08384e-41 6336 27864 9.66042 797.151 49.7978 856.651 856.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 630 0.000512 4096 3.07865e-41 6336 27864 9.6553 874.802 49.152 933.653 933.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 630 0.000512 4096 3.09393e-41 6336 27864 9.60746 681.744 49.0975 740.488 740.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 0.000512 4096 3.08524e-41 6336 28000 9.64403 1303.25 49.2943 1362.24 1362.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 630 0.000512 4096 3.08103e-41 6336 28000 9.65882 1348.82 48.9308 1407.46 1407.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 630 0.000512 4096 3.07893e-41 6336 28000 9.66448 1784.06 48.9912 1842.77 1842.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 0.000512 4096 3.06688e-41 6336 27840 9.67072 971.608 49.0107 1030.33 1030.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 630 0.000512 4096 3.06226e-41 6336 27840 9.58714 983.204 48.9249 1041.75 1041.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 630 0.000512 4096 3.07081e-41 6336 27840 9.63869 918.526 48.894 977.101 977.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 0.000512 4096 3.07851e-41 6336 27840 9.66029 781.019 48.9639 839.688 839.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 630 0.000512 4096 3.0624e-41 6336 27840 9.66118 800.949 48.9769 859.622 859.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 630 0.000512 4096 3.09687e-41 6336 27840 9.59546 631.633 49.0783 690.348 690.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 0.000512 4096 3.08986e-41 6336 28032 9.67181 1491.86 49.0193 1550.6 1550.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 630 0.000512 4096 3.07053e-41 6336 28032 9.66451 2025.44 49.0813 2084.23 2084.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 0.000512 4096 3.06268e-41 6336 27840 9.64637 911.85 48.8877 970.425 970.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 630 0.000512 4096 3.07361e-41 6336 27840 9.63686 981.17 49.1022 1039.95 1040
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 0.000512 4096 3.08972e-41 6336 27648 9.62026 882.908 48.8305 941.4 941.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 630 0.000512 4096 3.07641e-41 6336 27648 9.5625 674.549 48.9527 733.105 733.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 0.000512 4096 3.07109e-41 6336 28000 9.65405 1515.73 49.1006 1574.53 1574.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 630 0.000512 4096 3.07585e-41 6336 28000 9.65136 1963.73 48.9633 2022.39 2022.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 0.000512 4096 3.08566e-41 6336 27800 9.63459 1306.65 49.1848 1365.52 1365.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 630 0.000512 4096 3.07697e-41 6336 27800 9.6495 995.599 48.9495 1054.25 1054.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 0.000512 4096 3.09042e-41 6336 27600 9.62864 914.935 48.9339 973.538 973.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 630 0.000512 4096 3.09687e-41 6336 27600 9.62662 765.175 48.8448 823.683 823.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 0.000512 4096 3.06968e-41 6336 28000 9.66669 1409.71 49.191 1468.61 1468.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 630 0.000512 4096 3.06646e-41 6336 28000 9.62013 1724.17 49.2338 1783.06 1783.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 0.000512 4096 3.07809e-41 6336 27776 9.63469 1187.52 49.0295 1246.23 1246.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 630 0.000512 4096 3.06212e-41 6336 27776 9.63933 902.491 48.964 961.14 961.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 0.000512 4096 3.08874e-41 6336 27552 9.6001 871.913 48.9564 930.509 930.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 630 0.000512 4096 3.0687e-41 6336 27552 9.60698 714.196 48.818 772.659 772.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 0.000512 4096 3.09519e-41 6336 27960 9.6471 1389.27 48.9421 1447.9 1447.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 630 0.000512 4096 3.07921e-41 6336 27960 9.65818 1757.38 49.3435 1816.42 1816.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 0.000512 4096 3.07515e-41 6336 27840 9.65514 1198.89 49.0448 1257.63 1257.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 630 0.000512 4096 3.08888e-41 6336 27840 9.61715 886.506 49.044 945.214 945.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 0.000512 4096 3.06982e-41 6336 27720 9.6583 895.185 49.004 953.893 953.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 630 0.000512 4096 3.08622e-41 6336 27720 9.6543 745.501 49.3433 804.531 804.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 0.000512 4096 3.07655e-41 6336 27904 9.63274 1358.03 48.9922 1416.69 1416.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 630 0.000512 4096 3.06912e-41 6336 27904 9.64195 1702.75 49.0995 1761.54 1761.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 0.000512 4096 3.09645e-41 6336 27648 9.61242 1136.93 48.8152 1195.39 1195.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 630 0.000512 4096 3.08524e-41 6336 27648 9.60512 892.945 48.8966 951.488 951.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 0.000512 4096 3.08103e-41 6336 27648 9.64202 856.995 48.9982 915.68 915.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 630 0.000512 4096 3.0844e-41 6336 27648 9.59843 687.719 49.8383 747.194 747.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 0.000512 4096 3.0687e-41 6360 28064 9.67258 1070.35 48.98 1129.05 1129.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 630 0.000512 4096 3.07179e-41 6360 28064 9.67088 1080.83 49.0562 1139.6 1139.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 630 0.000512 4096 3.08146e-41 6360 28064 9.68109 1454.84 49.1107 1513.67 1513.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 630 0.000512 4096 3.07263e-41 6360 28064 9.61837 3051.95 49.1095 3110.72 3110.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 0.000512 4096 3.07179e-41 6360 28032 9.66758 743.349 49.0803 802.14 802.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 630 0.000512 4096 3.07081e-41 6360 28032 9.67578 655.562 49.0828 714.367 714.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 630 0.000512 4096 3.0701e-41 6360 28032 9.6232 605.216 49.0119 663.885 663.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 630 0.000512 4096 3.06534e-41 6360 28032 9.67072 1534.68 49.1688 1593.57 1593.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 0.000512 4096 3.08944e-41 6360 28040 9.66845 1260.76 49.6097 1320.08 1320.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 630 0.000512 4096 3.07151e-41 6360 28040 9.61376 1146.12 49.0797 1204.86 1204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 630 0.000512 4096 3.09182e-41 6360 28040 9.6591 1272.27 49.192 1331.17 1331.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 0.000512 4096 3.09323e-41 6360 28000 9.67296 779.456 49.0494 838.222 838.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 630 0.000512 4096 3.07291e-41 6360 28000 9.65606 686.315 49.209 745.216 745.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 630 0.000512 4096 3.07403e-41 6360 28000 9.6087 961.337 49.076 1020.07 1020.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 0.000512 4096 3.08916e-41 6360 27960 9.66144 580.339 49.3324 639.377 639.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 630 0.000512 4096 3.08482e-41 6360 27960 9.68602 535.097 49.0301 593.853 593.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 630 0.000512 4096 3.07753e-41 6360 27960 9.66045 635.913 49.1844 694.798 694.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 0.000512 4096 3.07655e-41 6360 28032 9.66429 1102.43 49.62 1161.76 1161.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 630 0.000512 4096 3.07529e-41 6360 28032 9.62253 1347.19 49.0631 1405.92 1405.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 630 0.000512 4096 3.07739e-41 6360 28032 9.65939 1956.44 49.1191 2015.26 2015.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 0.000512 4096 3.07991e-41 6360 27936 9.64688 716.966 49.0954 775.74 775.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 630 0.000512 4096 3.06114e-41 6360 27936 9.65325 645.383 49.0312 704.108 704.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 630 0.000512 4096 3.07263e-41 6360 27936 9.59898 807.319 49.0557 866.013 866.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 0.000512 4096 3.07137e-41 6360 27936 9.66099 606.733 49.1045 665.533 665.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 630 0.000512 4096 3.09197e-41 6360 27936 9.66182 514.497 49.147 573.344 573.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 630 0.000512 4096 3.0624e-41 6360 27936 9.65338 555.473 49.1684 614.338 614.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 0.000512 4096 3.08538e-41 6360 28056 9.66051 1248.83 49.2298 1307.76 1307.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 630 0.000512 4096 3.0652e-41 6360 28056 9.62365 1245.65 49.2083 1304.53 1304.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 630 0.000512 4096 3.06492e-41 6360 28056 9.66528 1775.5 49.537 1834.75 1834.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 0.000512 4096 3.08384e-41 6360 28000 9.67811 822.911 49.3129 881.943 881.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 630 0.000512 4096 3.07571e-41 6360 28000 9.67168 643.047 49.0705 701.833 701.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 630 0.000512 4096 3.06212e-41 6360 28000 9.61459 756.519 49.2355 815.406 815.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 0.000512 4096 3.09435e-41 6360 27888 9.65334 589.297 49.1251 648.119 648.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 630 0.000512 4096 3.09379e-41 6360 27888 9.65734 645.839 49.2858 704.819 704.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 630 0.000512 4096 3.09701e-41 6360 27888 9.65357 551.439 49.9794 611.104 611.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 0.000512 4096 3.07683e-41 6360 28032 9.67027 1142.64 49.1785 1201.52 1201.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 630 0.000512 4096 3.07319e-41 6360 28032 9.62154 1183.21 49.1833 1242.06 1242.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 630 0.000512 4096 3.07361e-41 6360 28032 9.66576 1639.27 49.2134 1698.19 1698.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 0.000512 4096 3.08692e-41 6360 27904 9.65014 808.479 49.0382 867.199 867.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 630 0.000512 4096 3.09014e-41 6360 27904 9.64893 879.085 49.0157 937.789 937.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 630 0.000512 4096 3.08678e-41 6360 27904 9.60099 713.083 48.9588 771.685 771.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 0.000512 4096 3.08524e-41 6360 27840 9.64403 593.489 48.9767 652.149 652.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 630 0.000512 4096 3.08902e-41 6360 27840 9.64768 620.733 48.937 679.358 679.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 630 0.000512 4096 3.08818e-41 6360 27840 9.65018 533.646 49.0605 592.391 592.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 0.000512 4096 3.0851e-41 6360 28008 9.6513 1592.31 49.0179 1651.02 1651.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 630 0.000512 4096 3.07837e-41 6360 28008 9.61814 2123.49 48.953 2182.11 2182.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 630 0.000512 4096 3.06212e-41 6360 28008 9.66451 1679.09 48.9975 1737.8 1737.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 0.000512 4096 3.07375e-41 6360 27936 9.66397 977.04 49.4039 1036.16 1036.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 630 0.000512 4096 3.07459e-41 6360 27936 9.65952 1061.22 49.1124 1120.03 1120.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 630 0.000512 4096 3.07123e-41 6360 27936 9.61306 864.706 48.9449 923.307 923.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 0.000512 4096 3.08188e-41 6360 27864 9.65882 951.318 50.1586 1011.19 1011.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 630 0.000512 4096 3.07291e-41 6360 27864 9.66077 791.2 49.152 850.056 850.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 18 40 630 0.000512 4096 3.0886e-41 6360 27864 9.65728 0.00752 49.1838 58.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 0.000512 4096 3.06926e-41 6360 27648 9.63901 930.237 48.7908 988.709 988.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 630 0.000512 4096 3.07095e-41 6360 27648 9.57677 680.197 48.9332 738.743 738.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 18 40 630 0.000512 4096 3.08706e-41 6360 27648 9.62643 0.008192 48.7841 58.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 0.000512 4096 3.06646e-41 6360 28000 9.66349 1493.71 49.0526 1552.47 1552.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 630 0.000512 4096 3.07109e-41 6360 28000 9.66656 1981.81 48.9656 2040.48 2040.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 0.000512 4096 3.06954e-41 6360 27840 9.64003 1308.1 48.8926 1366.68 1366.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 630 0.000512 4096 3.0858e-41 6360 27840 9.58912 958.301 49.0622 1016.99 1017.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 0.000512 4096 3.06716e-41 6360 27840 9.66182 914.325 49.1649 973.191 973.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 630 0.000512 4096 3.07585e-41 6360 27840 9.67517 770.333 49.5337 829.585 829.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 0.000512 4096 3.09533e-41 6360 27520 9.61024 882.257 48.749 940.658 940.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 630 0.000512 4096 3.08216e-41 6360 27520 9.60573 695.272 48.8765 753.791 753.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 0.000512 4096 3.06646e-41 6360 27936 9.65325 1346.72 49.0635 1405.48 1405.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 630 0.000512 4096 3.09112e-41 6360 27936 9.60307 1658.28 49.0684 1717 1717.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 0.000512 4096 3.07515e-41 6360 27840 9.63984 1154.76 49.0451 1213.49 1213.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 630 0.000512 4096 3.06772e-41 6360 27840 9.65325 900.701 49.1119 959.511 959.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 0.000512 4096 3.08888e-41 6360 27648 9.6256 810.347 48.8878 868.896 868.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 630 0.000512 4096 3.09449e-41 6360 27648 9.62458 706.177 49.1662 765.005 765.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 0.000512 4096 3.07627e-41 6360 27648 9.65427 806.474 49.2393 865.409 865.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 24 40 630 0.000512 4096 3.09561e-41 6360 27648 9.64608 0.00816 48.9062 58.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 0.000512 4096 3.09351e-41 6360 28000 9.66429 1360.91 49.0975 1419.72 1419.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 630 0.000512 4096 3.08244e-41 6360 28000 9.62867 1690.68 49.0377 1749.39 1749.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 0.000512 4096 3.08426e-41 6360 27800 9.64506 1159.66 48.8817 1218.23 1218.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 630 0.000512 4096 3.07767e-41 6360 27800 9.64301 907.121 49.0342 965.838 965.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 0.000512 4096 3.0851e-41 6360 27600 9.61194 853.448 49.1444 912.244 912.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 630 0.000512 4096 3.08075e-41 6360 27600 9.61315 724.315 48.9556 782.925 782.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 0.000512 4096 3.09014e-41 6360 27600 9.63962 815.285 49.2259 874.193 874.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 25 40 630 0.000512 4096 3.0907e-41 6360 27600 9.64112 0.00816 49.0383 58.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 0.000512 4096 3.06926e-41 6336 28096 9.66672 1068.16 49.1603 1127.03 1127.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 630 0.000512 4096 3.07459e-41 6336 28096 9.62842 1111.41 49.0663 1170.15 1170.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 630 0.000512 4096 3.0872e-41 6336 28096 9.66758 1264.89 49.1387 1323.74 1323.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 0.000512 4096 3.07095e-41 6336 28032 9.65805 700.745 49.15 759.593 759.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 630 0.000512 4096 3.08454e-41 6336 28032 9.65222 594.018 49.1171 652.824 652.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 630 0.000512 4096 3.07599e-41 6336 28032 9.60595 545.867 49.1712 604.675 604.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 0.000512 4096 3.07823e-41 6336 28032 9.6703 552.476 49.1691 611.353 611.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 630 0.000512 4096 3.0617e-41 6336 28032 9.66672 519.24 50.0933 579.035 579.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 630 0.000512 4096 3.07487e-41 6336 28032 9.66458 564.861 49.0885 623.657 623.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 0.000512 4096 3.09323e-41 6336 28080 9.66144 1094.73 49.1277 1153.56 1153.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 630 0.000512 4096 3.0659e-41 6336 28080 9.6209 1345.83 49.1552 1404.65 1404.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 630 0.000512 4096 3.06786e-41 6336 28080 9.67974 1966.59 49.3629 2025.68 2025.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 0.000512 4096 3.06268e-41 6336 28000 9.6593 717.209 48.9902 775.898 775.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 630 0.000512 4096 3.06674e-41 6336 28000 9.65594 643.756 49.1622 702.607 702.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 630 0.000512 4096 3.06268e-41 6336 28000 9.60102 807.299 49.1494 866.089 866.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 0.000512 4096 3.07963e-41 6336 27960 9.6553 605.761 49.055 664.504 664.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 630 0.000512 4096 3.07403e-41 6336 27960 9.69933 521.051 50.0142 580.802 580.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 630 0.000512 4096 3.08594e-41 6336 27960 9.6585 544.946 49.0821 603.721 603.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 0.000512 4096 3.07319e-41 6336 28080 9.67315 1207.75 49.0991 1266.56 1266.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 630 0.000512 4096 3.08958e-41 6336 28080 9.61741 1198.34 49.2523 1257.25 1257.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 630 0.000512 4096 3.07207e-41 6336 28080 9.69235 1717.26 49.0588 1776.05 1776.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 0.000512 4096 3.06478e-41 6336 28032 9.69517 801.393 49.0861 860.219 860.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 630 0.000512 4096 3.083e-41 6336 28032 9.65728 621.218 49.4765 680.386 680.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 630 0.000512 4096 3.08944e-41 6336 28032 9.62352 732.988 49.2567 791.91 791.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 0.000512 4096 3.07865e-41 6336 27936 9.65318 560.445 48.9858 619.12 619.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 630 0.000512 4096 3.06184e-41 6336 27936 9.65734 645.233 48.9185 703.855 703.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 630 0.000512 4096 3.08089e-41 6336 27936 9.65219 534.459 49.0445 593.189 593.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 0.000512 4096 3.07949e-41 6336 27840 9.63693 558.375 48.8315 616.884 616.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 630 0.000512 4096 3.06114e-41 6336 27840 9.59283 518.998 48.9207 577.548 577.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 630 0.000512 4096 3.07389e-41 6336 27840 9.6399 486.303 48.996 544.973 545.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 0.000512 4096 3.07445e-41 6336 28056 9.6727 1098.88 49.0896 1157.68 1157.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 630 0.000512 4096 3.06464e-41 6336 28056 9.66758 2001.98 49.0701 2060.76 2060.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 630 0.000512 4096 3.07823e-41 6336 28056 9.62221 1542.55 49.0282 1601.24 1601.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 0.000512 4096 3.07431e-41 6336 28000 9.65744 754.201 49.6816 813.587 813.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 630 0.000512 4096 3.0872e-41 6336 28000 9.66656 866.522 49.1194 925.349 925.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 630 0.000512 4096 3.06142e-41 6336 28000 9.67229 744.652 49.0996 803.469 803.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 0.000512 4096 3.0673e-41 6336 27888 9.6583 776.544 49.0319 835.281 835.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 630 0.000512 4096 3.06142e-41 6336 27888 9.59066 565.39 49.0875 624.102 624.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 14 48 630 0.000512 4096 3.08174e-41 6336 27888 9.64403 0.007264 49.1024 58.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 0.000512 4096 3.08538e-41 6336 27776 9.63379 767.509 48.9277 826.111 826.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 630 0.000512 4096 3.0879e-41 6336 27776 9.62662 528.113 48.9991 586.776 586.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 14 48 630 0.000512 4096 3.0652e-41 6336 27776 9.64096 0.007168 49.1694 58.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 0.000512 4096 3.08202e-41 6336 28032 9.66435 1367.5 49.0742 1426.29 1426.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 630 0.000512 4096 3.06534e-41 6336 28032 9.67485 1895.85 49.1491 1954.72 1954.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 0.000512 4096 3.08342e-41 6336 27904 9.63568 733.585 48.931 792.195 792.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 630 0.000512 4096 3.09295e-41 6336 27904 9.64192 820.623 49.1028 879.407 879.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 0.000512 4096 3.08047e-41 6336 27840 9.6471 725.891 48.8957 784.467 784.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 630 0.000512 4096 3.07403e-41 6336 27840 9.58499 549.823 48.9359 608.381 608.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 0.000512 4096 3.07669e-41 6336 27648 9.60858 728.063 48.7963 786.51 786.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 630 0.000512 4096 3.08118e-41 6336 27648 9.6145 533.066 48.833 591.552 591.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 0.000512 4096 3.07445e-41 6336 28080 9.67955 1437.15 50.218 1497.09 1497.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 630 0.000512 4096 3.09379e-41 6336 28080 9.67709 1856.78 49.1188 1915.62 1915.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 0.000512 4096 3.09042e-41 6336 27936 9.66307 1230.15 48.9836 1288.85 1288.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 630 0.000512 4096 3.06464e-41 6336 27936 9.65024 935.111 49.8974 994.695 994.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 0.000512 4096 3.08776e-41 6336 27864 9.6488 870.107 49.9526 929.742 929.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 630 0.000512 4096 3.09617e-41 6336 27864 9.65117 696.94 49.1187 755.748 755.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 0.000512 4096 3.08608e-41 6336 27648 9.62285 881.066 48.8212 939.556 939.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 630 0.000512 4096 3.07165e-41 6336 27648 9.61504 708.117 49.0507 766.821 766.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 0.000512 4096 3.09225e-41 6336 28000 9.65898 1364.44 49.0658 1423.21 1423.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 630 0.000512 4096 3.08146e-41 6336 28000 9.64938 1736.42 49.1612 1795.28 1795.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 0.000512 4096 3.07697e-41 6336 27840 9.63072 1173.16 48.9475 1231.79 1231.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 630 0.000512 4096 3.06324e-41 6336 27840 9.62694 922.016 49.1107 980.799 980.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 0.000512 4096 3.08748e-41 6336 27840 9.66966 845.097 49.1695 903.979 904.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 630 0.000512 4096 3.07151e-41 6336 27840 9.61126 692.048 49.1996 750.895 750.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 0.000512 4096 3.08019e-41 6336 27520 9.62605 814.627 49.2174 873.509 873.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 48 630 0.000512 4096 3.07487e-41 6336 27520 9.59914 0.008416 48.7526 58.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 0.000512 4096 3.06324e-41 6350 28096 9.67792 1264.71 49.1563 1323.59 1323.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 630 0.000512 4096 3.07949e-41 6350 28096 9.6768 1194.73 49.0013 1253.45 1253.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 630 0.000512 4096 3.09098e-41 6350 28096 9.6873 1257.3 50.305 1317.33 1317.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 0.000512 4096 3.08748e-41 6350 28032 9.67558 770.859 50.0935 830.662 830.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 630 0.000512 4096 3.09603e-41 6350 28032 9.6169 671.234 49.8708 730.77 730.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 630 0.000512 4096 3.06506e-41 6350 28032 9.65997 994.968 49.3239 1053.99 1054.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 0.000512 4096 3.07445e-41 6350 28032 9.67178 572.338 49.3012 631.351 631.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 630 0.000512 4096 3.09182e-41 6350 28032 9.67715 577.487 49.0834 636.287 636.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 630 0.000512 4096 3.08622e-41 6350 28032 9.62486 568.444 48.9231 627.03 627.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 0.000512 4096 3.09098e-41 6350 28080 9.66966 1065.21 49.2904 1124.21 1124.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 630 0.000512 4096 3.0893e-41 6350 28080 9.67466 1361.47 49.3189 1420.51 1420.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 630 0.000512 4096 3.06576e-41 6350 28080 9.68294 1902.45 49.177 1961.35 1961.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 0.000512 4096 3.08118e-41 6350 28000 9.66454 702.485 48.9807 761.167 761.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 630 0.000512 4096 3.09168e-41 6350 28000 9.61318 585.235 49.1302 644.011 644.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 630 0.000512 4096 3.09154e-41 6350 28000 9.66656 842.403 48.9728 901.084 901.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 0.000512 4096 3.07137e-41 6350 27960 9.67475 593.946 51.7692 655.438 655.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 630 0.000512 4096 3.08258e-41 6350 27960 9.66656 502.068 49.0609 560.836 560.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 630 0.000512 4096 3.06422e-41 6350 27960 9.61536 510.934 49.0644 569.648 569.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 0.000512 4096 3.06898e-41 6350 27840 9.64752 595.01 49.0056 653.699 653.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 630 0.000512 4096 3.0907e-41 6350 27840 9.64259 553.313 50.0777 613.067 613.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 630 0.000512 4096 3.09463e-41 6350 27840 9.63811 487.987 49.0565 546.719 546.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 0.000512 4096 3.07263e-41 6350 28080 9.67085 1189.41 49.2329 1248.36 1248.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 630 0.000512 4096 3.08678e-41 6350 28080 9.62445 1196.85 49.1632 1255.68 1255.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 630 0.000512 4096 3.06688e-41 6350 28080 9.68909 1705.14 49.3393 1764.21 1764.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 0.000512 4096 3.06226e-41 6350 28032 9.67709 769.682 49.1213 828.52 828.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 630 0.000512 4096 3.08468e-41 6350 28032 9.67373 907.387 49.1419 966.235 966.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 630 0.000512 4096 3.08075e-41 6350 28032 9.62134 730.453 49.201 789.311 789.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 0.000512 4096 3.07347e-41 6350 27936 9.66477 557.851 49.1512 616.708 616.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 630 0.000512 4096 3.07795e-41 6350 27936 9.66554 582.329 49.2699 641.304 641.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 630 0.000512 4096 3.07417e-41 6350 27936 9.6545 531.761 49.2059 590.655 590.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 0.000512 4096 3.06114e-41 6350 27840 9.65222 553.531 49.3581 612.584 612.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 630 0.000512 4096 3.09126e-41 6350 27840 9.59712 510.961 48.9927 569.586 569.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 630 0.000512 4096 3.08552e-41 6350 27840 9.64381 448.504 49.0148 507.197 507.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 0.000512 4096 3.06758e-41 6350 28056 9.67168 1444.55 49.1038 1503.37 1503.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 630 0.000512 4096 3.07473e-41 6350 28056 9.67277 1912.38 49.1367 1971.23 1971.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 630 0.000512 4096 3.06324e-41 6350 28056 9.6297 1478.21 49.2334 1537.12 1537.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 0.000512 4096 3.08314e-41 6350 28000 9.67152 730.513 49.3113 789.529 789.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 630 0.000512 4096 3.07473e-41 6350 28000 9.67456 839.038 49.1175 897.864 897.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 630 0.000512 4096 3.06324e-41 6350 28000 9.66963 734.958 49.1182 793.785 793.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 0.000512 4096 3.09084e-41 6350 27888 9.66246 777.744 49.131 836.583 836.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 630 0.000512 4096 3.06422e-41 6350 27888 9.6064 550.654 49.0538 609.351 609.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 14 50 630 0.000512 4096 3.07235e-41 6350 27888 9.66611 0.007264 48.9973 58.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 0.000512 4096 3.07193e-41 6350 27776 9.65024 759.313 48.9255 817.929 817.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 630 0.000512 4096 3.09449e-41 6350 27776 9.64608 545.359 48.9538 604.005 604.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 14 50 630 0.000512 4096 3.08902e-41 6350 27776 9.64771 0.007168 48.9335 58.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 0.000512 4096 3.07081e-41 6350 28032 9.66758 1359.34 49.0534 1418.1 1418.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 630 0.000512 4096 3.0851e-41 6350 28032 9.61024 1838.2 49.0404 1896.9 1896.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 0.000512 4096 3.06548e-41 6350 27904 9.6553 1133.58 49.0349 1192.31 1192.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 630 0.000512 4096 3.08972e-41 6350 27904 9.64486 828.403 48.9444 887.032 887.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 0.000512 4096 3.09379e-41 6350 27840 9.64992 711.351 48.9452 769.988 770.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 630 0.000512 4096 3.08566e-41 6350 27840 9.6448 622.617 49.0527 681.349 681.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 0.000512 4096 3.08118e-41 6350 27648 9.61546 720.021 49.0131 778.69 778.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 630 0.000512 4096 3.06352e-41 6350 27648 9.61222 532.108 48.8795 590.64 590.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 0.000512 4096 3.0701e-41 6350 28008 9.67341 1427.18 49.0413 1485.94 1485.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 630 0.000512 4096 3.06254e-41 6350 28008 9.61946 1771.6 49.0516 1830.32 1830.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 0.000512 4096 3.08706e-41 6350 27936 9.66282 1226.35 49.1002 1285.15 1285.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 630 0.000512 4096 3.07235e-41 6350 27936 9.67162 941.841 49.0189 1000.57 1000.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 0.000512 4096 3.08342e-41 6350 27864 9.67453 889.698 48.9701 948.39 948.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 630 0.000512 4096 3.08496e-41 6350 27864 9.67485 747.782 49.1008 806.598 806.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 0.000512 4096 3.07263e-41 6350 27648 9.62643 847.243 48.8878 905.799 905.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 18 50 630 0.000512 4096 3.08972e-41 6350 27648 9.57597 0.007616 48.8837 58.5343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 0.000512 4096 3.06604e-41 6350 27720 9.66067 721.295 48.9503 779.943 779.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 18 50 630 0.000512 4096 3.09365e-41 6350 27720 9.66157 0.007616 49.1918 58.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 0.000512 4096 3.06394e-41 6350 28000 9.66854 1350.32 49.0372 1409.07 1409.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 630 0.000512 4096 3.07207e-41 6350 28000 9.67184 1696.35 49.3129 1755.38 1755.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 0.000512 4096 3.06268e-41 6350 27840 9.6528 1148.79 50.1023 1208.59 1208.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 630 0.000512 4096 3.08622e-41 6350 27840 9.63891 863.219 49.9527 922.843 922.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 0.000512 4096 3.07081e-41 6350 27840 9.66733 850.616 49.0618 909.389 909.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 630 0.000512 4096 3.07417e-41 6350 27840 9.67168 737.356 50.1379 797.207 797.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 0.000512 4096 3.08033e-41 6350 27520 9.6 796.457 48.8004 854.896 854.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 50 630 0.000512 4096 3.07739e-41 6350 27520 9.5464 0.00752 49.3104 58.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 0.000512 4096 3.0617e-41 6350 27600 9.64195 694.205 48.9862 752.867 752.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 20 50 630 0.000512 4096 3.07991e-41 6350 27600 9.6577 0.007552 49.0624 58.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 0.000512 4096 3.09379e-41 6360 28064 9.66851 1094.93 49.1848 1153.82 1153.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 630 0.000512 4096 3.08075e-41 6360 28064 9.66758 1405.42 49.184 1464.31 1464.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 630 0.000512 4096 3.09561e-41 6360 28064 9.67088 1993.65 49.0936 2052.46 2052.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 0.000512 4096 3.07095e-41 6360 28032 9.66963 724.652 49.0155 783.376 783.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 630 0.000512 4096 3.08916e-41 6360 28032 9.61453 603.723 49.1775 662.551 662.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 630 0.000512 4096 3.09687e-41 6360 28032 9.66227 871.687 49.0693 930.457 930.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 0.000512 4096 3.06352e-41 6360 27936 9.65402 611.12 49.0989 669.912 669.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 630 0.000512 4096 3.09547e-41 6360 27936 9.64938 528.049 48.8837 586.622 586.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 630 0.000512 4096 3.07753e-41 6360 27936 9.60205 531.22 48.8832 589.75 589.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 0.000512 4096 3.08916e-41 6360 27904 9.65322 602.48 48.932 661.106 661.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 630 0.000512 4096 3.07935e-41 6360 27904 9.64483 607.688 49.0201 666.393 666.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 630 0.000512 4096 3.06716e-41 6360 27904 9.64931 496.243 49.0373 554.966 555.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 0.000512 4096 3.09281e-41 6360 28040 9.65802 1176.01 48.9534 1234.66 1234.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 630 0.000512 4096 3.06702e-41 6360 28040 9.60454 1193.46 48.8836 1252 1252.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 630 0.000512 4096 3.06114e-41 6360 28040 9.65971 1692.31 49.0612 1751.07 1751.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 0.000512 4096 3.0914e-41 6360 28000 9.66861 793.093 51.5666 854.375 854.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 630 0.000512 4096 3.06394e-41 6360 28000 9.66042 912.27 50.1688 972.135 972.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 630 0.000512 4096 3.07361e-41 6360 28000 9.60851 733.619 50.1566 793.416 793.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 0.000512 4096 3.06156e-41 6360 27960 9.66864 596.319 49.1592 655.18 655.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 630 0.000512 4096 3.09421e-41 6360 27960 9.68109 628.964 49.0373 687.725 687.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 630 0.000512 4096 3.07725e-41 6360 27960 9.66205 529.004 49.009 587.717 587.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 0.000512 4096 3.08454e-41 6360 27840 9.6583 543.963 49.0117 602.672 602.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 630 0.000512 4096 3.08103e-41 6360 27840 9.58771 510.91 49.0724 569.6 569.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 630 0.000512 4096 3.08286e-41 6360 27840 9.64198 474.48 49.2677 533.433 533.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 0.000512 4096 3.08552e-41 6360 28032 9.65427 1438.29 49.0044 1496.99 1497.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 630 0.000512 4096 3.06212e-41 6360 28032 9.66851 1940.8 49.1776 1999.69 1999.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 630 0.000512 4096 3.07151e-41 6360 28032 9.61517 1485.81 49.191 1544.66 1544.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 0.000512 4096 3.06926e-41 6360 27936 9.64499 749.8 49.1313 808.616 808.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 630 0.000512 4096 3.06926e-41 6360 27936 9.64915 835.813 49.162 894.67 894.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 630 0.000512 4096 3.08412e-41 6360 27936 9.6449 726.094 49.1131 784.896 784.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 0.000512 4096 3.08202e-41 6360 27936 9.65734 749.239 49.1367 808.072 808.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 630 0.000512 4096 3.0865e-41 6360 27936 9.61712 536.471 49.2278 595.356 595.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 12 60 630 0.000512 4096 3.08608e-41 6360 27936 9.65325 0.007936 49.2152 58.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 0.000512 4096 3.09028e-41 6360 27840 9.63987 729.819 49.1602 788.661 788.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 630 0.000512 4096 3.09225e-41 6360 27840 9.64608 551.326 49.0678 610.079 610.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 12 60 630 0.000512 4096 3.07123e-41 6360 27840 9.64429 0.00736 49.1551 58.8749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 0.000512 4096 3.07963e-41 6360 27840 9.6471 545.693 50.1012 605.475 605.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 630 0.000512 4096 3.0694e-41 6360 27840 9.67347 484.329 49.0947 543.133 543.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 10 12 60 630 0.000512 4096 3.07669e-41 6360 27840 9.65632 0.007168 49.0386 58.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 0.000512 4096 3.08748e-41 6360 28056 9.66477 1284.89 50.1822 1344.79 1344.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 630 0.000512 4096 3.07669e-41 6360 28056 9.61635 1744.65 49.9889 1804.3 1804.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 0.000512 4096 3.08132e-41 6360 28000 9.65923 1085.14 49.2508 1144.09 1144.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 630 0.000512 4096 3.06828e-41 6360 28000 9.66624 795.661 49.1614 854.525 854.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 0.000512 4096 3.08608e-41 6360 27888 9.65114 682.448 49.0923 741.227 741.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 630 0.000512 4096 3.07823e-41 6360 27888 9.65603 573.256 49.0332 631.984 632.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 0.000512 4096 3.08748e-41 6360 27776 9.65606 700.429 48.9935 759.119 759.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 630 0.000512 4096 3.07417e-41 6360 27776 9.69318 518.194 48.9349 576.865 576.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 0.000512 4096 3.06408e-41 6360 27720 9.63606 526.63 49.0074 585.314 585.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 630 0.000512 4096 3.07571e-41 6360 27720 9.60006 408.453 48.9356 467.024 467.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 0.000512 4096 3.08132e-41 6360 28032 9.67021 1211.1 49.1586 1269.98 1270.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 630 0.000512 4096 3.06884e-41 6360 28032 9.66106 1618.07 49.0543 1676.83 1676.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 0.000512 4096 3.08216e-41 6360 27904 9.65219 1034.12 49.0045 1092.82 1092.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 630 0.000512 4096 3.08103e-41 6360 27904 9.6449 768.073 49.1489 826.907 826.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 0.000512 4096 3.06534e-41 6360 27840 9.63994 689.656 49.0844 748.426 748.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 630 0.000512 4096 3.08734e-41 6360 27840 9.65107 603.711 49.0332 662.435 662.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 0.000512 4096 3.09351e-41 6360 27648 9.61043 663.229 48.8581 721.738 721.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 60 630 0.000512 4096 3.06814e-41 6360 27648 9.56915 0.007392 48.9196 58.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 0.000512 4096 3.09295e-41 6360 27520 9.6041 556.457 48.8591 614.952 614.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 16 60 630 0.000512 4096 3.0914e-41 6360 27520 9.60093 0.007904 48.8182 58.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 0.000512 4096 3.08916e-41 6336 28096 9.67245 1058.82 49.1506 1117.69 1117.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 630 0.000512 4096 3.0893e-41 6336 28096 9.66294 1338.17 50.0255 1397.9 1397.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 630 0.000512 4096 3.07641e-41 6336 28096 9.66474 1885.86 49.1421 1944.71 1944.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 0.000512 4096 3.08286e-41 6336 28032 9.6584 702.744 49.1684 761.606 761.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 630 0.000512 4096 3.0907e-41 6336 28032 9.6256 566.849 49.0391 625.548 625.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 630 0.000512 4096 3.07529e-41 6336 28032 9.65126 824.504 49.1529 883.35 883.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 0.000512 4096 3.07543e-41 6336 28032 9.66781 572.675 49.0736 631.452 631.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 630 0.000512 4096 3.06366e-41 6336 28032 9.66752 497.835 49.0224 556.573 556.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 630 0.000512 4096 3.06618e-41 6336 28032 9.61312 498.366 49.2616 557.271 557.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 0.000512 4096 3.07039e-41 6336 27904 9.63878 540.958 50.5735 601.202 601.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 630 0.000512 4096 3.09056e-41 6336 27904 9.64096 559.537 49.0494 618.259 618.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 630 0.000512 4096 3.06464e-41 6336 27904 9.63507 476.941 48.9932 535.608 535.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 0.000512 4096 3.0645e-41 6336 28080 9.66576 1102.16 49.1121 1160.98 1161.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 630 0.000512 4096 3.09182e-41 6336 28080 9.62902 1130.76 49.2715 1189.69 1189.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 630 0.000512 4096 3.08692e-41 6336 28080 9.66867 1622.01 48.9677 1680.69 1680.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 0.000512 4096 3.07123e-41 6336 28000 9.65939 771.377 48.9726 830.045 830.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 630 0.000512 4096 3.06338e-41 6336 28000 9.6615 863.598 49.0284 922.328 922.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 630 0.000512 4096 3.06856e-41 6336 28000 9.60102 695.505 49.0244 754.17 754.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 0.000512 4096 3.09337e-41 6336 27960 9.65632 546.741 48.9838 605.422 605.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 630 0.000512 4096 3.09309e-41 6336 27960 9.66035 581.639 48.9452 640.28 640.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 630 0.000512 4096 3.09491e-41 6336 27960 9.65648 490.964 48.9734 549.64 549.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 0.000512 4096 3.09421e-41 6336 27840 9.63242 512.358 49.0862 571.11 571.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 630 0.000512 4096 3.0652e-41 6336 27840 9.59587 479.929 49.0323 538.592 538.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 630 0.000512 4096 3.08958e-41 6336 27840 9.62973 450.227 49.0496 508.938 508.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 0.000512 4096 3.0879e-41 6336 27800 9.62768 564.559 48.927 623.152 623.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 630 0.000512 4096 3.08061e-41 6336 27800 9.62765 487.065 49.0565 545.784 545.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 630 0.000512 4096 3.07319e-41 6336 27800 9.58093 393.482 48.9989 452.095 452.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 0.000512 4096 3.09645e-41 6336 28080 9.67146 1337.01 49.2892 1396.01 1396.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 630 0.000512 4096 3.07767e-41 6336 28080 9.66861 1858.44 49.0959 1917.25 1917.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 0.000512 4096 3.0907e-41 6336 28032 9.66566 704.817 49.1141 763.641 763.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 630 0.000512 4096 3.06464e-41 6336 28032 9.67066 788.332 49.0509 847.1 847.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 0.000512 4096 3.0645e-41 6336 27936 9.65725 714.907 49.0012 773.604 773.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 630 0.000512 4096 3.08916e-41 6336 27936 9.5959 501.416 49.0268 560.07 560.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 0.000512 4096 3.09126e-41 6336 27840 9.64237 700.127 48.9616 758.772 758.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 630 0.000512 4096 3.07795e-41 6336 27840 9.63056 510.054 49.3716 569.097 569.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 0.000512 4096 3.06394e-41 6336 27840 9.65674 526.369 49.2541 585.312 585.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 630 0.000512 4096 3.06968e-41 6336 27840 9.64797 454.256 49.2196 513.157 513.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 0.000512 4096 3.09056e-41 6336 28056 9.66694 1217.59 49.0394 1276.34 1276.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 630 0.000512 4096 3.09267e-41 6336 28056 9.6553 1679.03 49.4169 1738.15 1738.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 0.000512 4096 3.07263e-41 6336 28000 9.66554 1010.58 49.1354 1069.42 1069.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 630 0.000512 4096 3.0638e-41 6336 28000 9.62422 690.354 50.16 750.171 750.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 0.000512 4096 3.09393e-41 6336 27888 9.63386 654.03 49.1152 712.815 712.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 630 0.000512 4096 3.06716e-41 6336 27888 9.65539 539.194 49.1448 598.039 598.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 0.000512 4096 3.0865e-41 6336 27776 9.6327 654.583 48.8954 713.155 713.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 630 0.000512 4096 3.08384e-41 6336 27776 9.62842 486.184 48.8677 544.721 544.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 0.000512 4096 3.0638e-41 6336 27720 9.64102 494.453 49.0588 553.185 553.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 630 0.000512 4096 3.07431e-41 6336 27720 9.64074 442.504 48.8663 501.046 501.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 0.000512 4096 3.06912e-41 6336 28032 9.65232 1162.09 49.0769 1220.86 1220.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 630 0.000512 4096 3.08118e-41 6336 28032 9.60829 1511.51 49.226 1570.39 1570.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 0.000512 4096 3.09211e-41 6336 27904 9.64483 986.182 48.9189 1044.78 1044.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 630 0.000512 4096 3.09449e-41 6336 27904 9.63994 726.757 49.0187 785.458 785.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 0.000512 4096 3.08412e-41 6336 27840 9.63414 643.674 48.8691 702.217 702.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 630 0.000512 4096 3.07095e-41 6336 27840 9.63891 564.057 48.9188 622.652 622.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 0.000512 4096 3.07263e-41 6336 27648 9.61526 622.66 48.9097 681.219 681.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 64 630 0.000512 4096 3.07767e-41 6336 27648 9.61136 0.008512 48.8851 58.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 0.000512 4096 3.07375e-41 6336 27520 9.6 517.35 48.8265 575.811 575.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 16 64 630 0.000512 4096 3.09575e-41 6336 27520 9.59514 0.008096 48.6393 58.3066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 0.000512 4096 3.07725e-41 6336 27648 9.6311 495.477 48.9952 554.15 554.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 16 64 630 0.000512 4096 3.07739e-41 6336 27648 9.63542 0.007936 49.0516 58.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 630 0.000512 4096 3.06268e-41 6400 28016 9.68922 1046.88 49.1756 1105.79 1105.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 630 0.000512 4096 3.07991e-41 6400 28016 9.6759 1332.66 49.254 1391.63 1391.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 630 0.000512 4096 3.07501e-41 6400 28016 9.62557 1886.8 49.3474 1945.82 1945.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 0.000512 4096 3.09659e-41 6400 28000 9.67475 1183.42 49.0885 1242.23 1242.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 630 0.000512 4096 3.08804e-41 6400 28000 9.6809 1555.72 49.4307 1614.88 1614.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 0.000512 4096 3.08314e-41 6400 27968 9.67488 987.138 49.1126 1045.97 1046.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 630 0.000512 4096 3.06702e-41 6400 27968 9.6809 707.938 49.1142 766.775 766.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 0.000512 4096 3.06926e-41 6400 27936 9.66256 638.026 49.1325 696.864 696.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 630 0.000512 4096 3.08356e-41 6400 27936 9.61875 505.027 49.1325 563.821 563.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 0.000512 4096 3.07249e-41 6400 27904 9.68704 628.606 48.987 687.327 687.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 8 128 630 0.000512 4096 3.07095e-41 6400 27904 9.67901 0.008192 49.3089 59.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 0.000512 4096 3.07711e-41 6400 27840 9.66352 500.513 49.1531 559.364 559.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 8 128 630 0.000512 4096 3.09112e-41 6400 27840 9.67187 0.007488 49.0988 58.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 0.000512 4096 3.07767e-41 6400 27840 9.67856 509.199 49.2084 568.117 568.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 8 128 630 0.000512 4096 3.08089e-41 6400 27840 9.66595 0.00816 49.1601 58.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 0.000512 4096 3.07921e-41 6400 27776 9.66749 441.817 49.0709 500.588 500.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 8 128 630 0.000512 4096 3.06562e-41 6400 27776 9.66246 0.008192 49.1081 58.8472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 0.000512 4096 3.068e-41 6400 27648 9.63594 482.864 48.8329 541.37 541.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 630 0.000512 4096 3.07277e-41 6400 27648 9.63715 0.008352 49.0097 58.7264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 630 0.000512 4096 3.08468e-41 6360 27776 9.64301 423.194 49.1175 481.986 482.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 630 0.000512 4096 3.07487e-41 6360 27776 9.65613 460.13 49.0303 518.856 518.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 630 0.000512 4096 3.07753e-41 6360 27776 9.58445 355.456 48.9342 414.012 414.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 630 0.000512 4096 3.08594e-41 6336 27776 9.64378 415.357 49.0028 474.037 474.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 630 0.000512 4096 3.0816e-41 6336 27776 9.62896 427.001 48.8826 485.547 485.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 630 0.000512 4096 3.06254e-41 6336 27776 9.63578 393.426 48.9657 452.062 452.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 630 0.000512 4096 3.07907e-41 6350 27720 9.65222 427.77 49.024 486.48 486.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 630 0.000512 4096 3.06198e-41 6350 27720 9.57885 423.593 49.0394 482.248 482.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 630 0.000512 4096 3.08075e-41 6350 27720 9.64339 398.355 49.0363 457.07 457.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 630 0.000512 4096 3.08902e-41 6336 27720 9.63277 437.583 49.1143 496.376 496.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 630 0.000512 4096 3.06884e-41 6336 27720 9.63306 468.667 48.8831 527.218 527.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 630 0.000512 4096 3.06436e-41 6336 27720 9.58381 356.252 48.9092 414.787 414.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 630 0.000512 4096 3.07795e-41 6336 27904 9.63814 520.344 49.2659 579.283 579.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 630 0.000512 4096 3.06562e-41 6336 27904 9.63686 466.9 49.9137 526.484 526.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 630 0.000512 4096 3.08412e-41 6336 27904 9.63795 436.196 48.9318 494.81 494.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 630 0.000512 4096 3.08174e-41 6336 27904 9.58138 671.025 49.0619 729.708 729.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 630 0.000512 4096 3.08005e-41 6336 27360 9.60598 807.641 48.8196 866.111 866.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 630 0.000512 4096 3.08594e-41 6336 27360 9.58976 657.976 48.7185 716.329 716.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 12 20 32 630 0.000512 4096 3.07935e-41 6336 27360 9.544 0.00816 48.7629 58.3797
