[INFO]: Run Directory: /home/hosni/mpc/openlane/user_project_wrapper/runs/23_03_31_06_43
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: user_project_wrapper/runs/23_03_31_06_43/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: user_project_wrapper/runs/23_03_31_06_43/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: user_project_wrapper/runs/23_03_31_06_43/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 2908.58 and height 3497.92.
[INFO]: Running IO Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/floorplan/4-place_io.log)...
[INFO]: Performing Manual Macro Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: user_project_wrapper/runs/23_03_31_06_43/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {vccd1 vccd2 vdda1 vdda2} and ground {vssd1 vssd2 vssa1 vssa2}...
[INFO]: Generating PDN (log: user_project_wrapper/runs/23_03_31_06_43/logs/floorplan/7-pdn.log)...
[WARNING]: DPL_CELL_PADDING is set higher than GPL_CELL_PADDING (4 > 0). This may result in inconsistent behavior.
[INFO]: Running Global Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/8-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/9-resizer.log)...
[INFO]: Running Detailed Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/10-detailed.log)...
[INFO]: Running Clock Tree Synthesis (log: user_project_wrapper/runs/23_03_31_06_43/logs/cts/11-cts.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/cts/12-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/13-resizer_design.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/14-resizer_timing.log)...
[WARNING]: DPL_CELL_PADDING is set higher than GPL_CELL_PADDING (4 > 0). This may result in inconsistent behavior.
[INFO]: Running Global Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/15-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/16-resizer.log)...
[INFO]: Running Detailed Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/17-detailed.log)...
[INFO]: Running Clock Tree Synthesis (log: user_project_wrapper/runs/23_03_31_06_43/logs/cts/18-cts.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/cts/19-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/20-resizer_design.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/21-resizer_timing.log)...
[WARNING]: DPL_CELL_PADDING is set higher than GPL_CELL_PADDING (4 > 0). This may result in inconsistent behavior.
[INFO]: Running Global Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/22-global.log)...
[INFO]: Skipping Placement Resizer Design Optimizations.
[INFO]: Running Detailed Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/placement/23-detailed.log)...
[INFO]: Running Clock Tree Synthesis (log: user_project_wrapper/runs/23_03_31_06_43/logs/cts/24-cts.log)...
[INFO]: Skipping Global Routing Resizer Design Optimizations.
[INFO]: Skipping Global Routing Resizer Timing Optimizations.
[INFO]: Running I/O Diode Insertion (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/25-io_diodes.log)...
[INFO]: Running Detailed Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/26-io_diode_legalization.log)...
[INFO]: Running Heuristic Diode Insertion (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/27-diodes.log)...
[INFO]: Running Detailed Placement (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/28-diode_legalization.log)...
[INFO]: Applying Routing Obstructions (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/29-obs.log)...
[INFO]: Running Global Routing (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/30-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Starting antenna repair iteration 1 with 1 violations...
[INFO]: [Iteration 1] Failed to reduce antenna violations (1 -> 1), stopping iterations...
[INFO]: Writing Verilog (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/30-global_write_netlist.log)...
[INFO]: Running Fill Insertion (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/32-fill.log)...
[INFO]: Running Detailed Routing (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/33-detailed.log)...
[INFO]: Checking Wire Lengths (log: user_project_wrapper/runs/23_03_31_06_43/logs/routing/34-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/35-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/36-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/37-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/38-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/39-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/40-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/41-rcx_sta.log)...
[INFO]: Running OpenROAD Antenna Rule Checker (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/42-antenna.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/43-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Running Magic Spice Export from LEF (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/44-spice.log)...
[INFO]: Writing Powered Verilog (logs: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/45-write_powered_def.log, user_project_wrapper/runs/23_03_31_06_43/logs/signoff/45-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/45-write_powered_verilog.log)...
[INFO]: Running LVS (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/47-lvs.lef.log)...
[INFO]: Running Magic DRC (log: user_project_wrapper/runs/23_03_31_06_43/logs/signoff/48-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: Saving current set of views in 'user_project_wrapper/runs/23_03_31_06_43/results/final'...
[INFO]: Saving current set of views in '..'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'user_project_wrapper/runs/23_03_31_06_43/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'user_project_wrapper/runs/23_03_31_06_43/reports/metrics.csv'.
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to 'user_project_wrapper/runs/23_03_31_06_43/reports/signoff/41-rcx_sta.slew.rpt'.
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to 'user_project_wrapper/runs/23_03_31_06_43/reports/signoff/41-rcx_sta.slew.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
