\hypertarget{_e_f___u_a_r_t_8c}{}\doxysection{EF\+\_\+\+UART.\+c File Reference}
\label{_e_f___u_a_r_t_8c}\index{EF\_UART.c@{EF\_UART.c}}


C file for UART APIs which contains the function implmentations.  


{\ttfamily \#include \char`\"{}EF\+\_\+\+UART.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_e_f___u_a_r_t_8c_a727db5e35b43153739077d4568b9f09b}{EF\+\_\+\+UART\+\_\+C}}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_ae78135e2c4c021996dfcb0214b508e87}{EF\+\_\+\+UART\+\_\+set\+Gclk\+Enable}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em sets the GCLK enable bit in the UART register to a certain value \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a850821dd83e87cfcdf3786a5ae9d75d2}{EF\+\_\+\+UART\+\_\+enable}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em enables using uart by setting \char`\"{}en\char`\"{} bit in the control register to 1 \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a0650c46534721b9a55b63df53a3edacd}{EF\+\_\+\+UART\+\_\+disable}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em disables using uart by clearing \char`\"{}en\char`\"{} bit in the control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_ad5ea004f7d0231033aadb8bd6068ee88}{EF\+\_\+\+UART\+\_\+enable\+Rx}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em enables using uart RX by setting uart \char`\"{}rxen\char`\"{} bit in the control register to 1 \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_aa2c98e5b5be5273db1abd29519958999}{EF\+\_\+\+UART\+\_\+disable\+Rx}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em disables using uart RX by clearing uart \char`\"{}rxen\char`\"{} bit in the control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_af5f6ae890a851613ea9f9954ad5306d7}{EF\+\_\+\+UART\+\_\+enable\+Tx}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em enables using uart TX by setting uart \char`\"{}txen\char`\"{} bit in the control register to 1 \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a543a5deefec86fde9baa4cf1e8d5d03b}{EF\+\_\+\+UART\+\_\+disable\+Tx}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em disables using uart TX by clearing uart \char`\"{}txen\char`\"{} bit in the control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_ae32c894a702657491ad1094f7be9426a}{EF\+\_\+\+UART\+\_\+enable\+Loop\+Back}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em enables loopback (connecting TX to RX signal) by setting \char`\"{}lpen\char`\"{} bit in the control register to 1 \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a8b578752027768733661b9b727f297a6}{EF\+\_\+\+UART\+\_\+disable\+Loop\+Back}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em disables loopback (connecting TX to RX signal) by clearing \char`\"{}lpen\char`\"{} bit in the control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a273b15c238fe14e1216594c25cf81839}{EF\+\_\+\+UART\+\_\+enable\+Glitch\+Filter}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em enables glitch filter (filter out noise or glitches on the received signal) by setting \char`\"{}gfen\char`\"{} bit in the control register to 1 \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a29108f7acf85d94f65ce1abcbd9b950e}{EF\+\_\+\+UART\+\_\+disable\+Glitch\+Filter}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em disables glitch filter (filter out noise or glitches on the received signal) by clearing \char`\"{}gfen\char`\"{} bit in the control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a1a467e5c515e03613ed283bfb5113f3f}{EF\+\_\+\+UART\+\_\+set\+CTRL}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t value)
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_af1da4c4b17ef0c29ad04fceb4fec8daa}{EF\+\_\+\+UART\+\_\+get\+CTRL}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$CTRL\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the value of the control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_af04cdc5aaa962c7cac7c37f5411bb56d}{EF\+\_\+\+UART\+\_\+set\+Prescaler}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t prescaler)
\begin{DoxyCompactList}\small\item\em sets the prescaler to a certain value where Baud\+\_\+rate = Bus\+\_\+\+Clock\+\_\+\+Freq/((Prescaler+1)$\ast$16) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a6a205793b17a2b1fcfe335941cacb24f}{EF\+\_\+\+UART\+\_\+get\+Prescaler}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$Prescaler\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the value of the prescaler \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a2ed665f292626f6cc65e61364a89fbdd}{EF\+\_\+\+UART\+\_\+set\+Data\+Size}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em sets the Data Size (Data word length\+: 5-\/9 bits ) by setting the \char`\"{}wlen\char`\"{} field in configuration register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_af5cc25ffa33199c6c5d6cc8577934256}{EF\+\_\+\+UART\+\_\+set\+Two\+Stop\+Bits\+Select}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, bool is\+\_\+two\+\_\+bits)
\begin{DoxyCompactList}\small\item\em sets the \char`\"{}stp2\char`\"{} bit in configuration register (whether the stop boits are two or one) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a758aa19092a342f086b821542c5757e7}{EF\+\_\+\+UART\+\_\+set\+Parity\+Type}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, enum \mbox{\hyperlink{_e_f___u_a_r_t_8h_aab5cbb4a185bfe65a14e19beeaba4f10}{parity\+\_\+type}} parity)
\begin{DoxyCompactList}\small\item\em sets the \char`\"{}parity\char`\"{} field in configuration register (could be none, odd, even, sticky 0 or sticky 1) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a282884f28c4bf3bc46c779384c2f8f34}{EF\+\_\+\+UART\+\_\+set\+Timeout\+Bits}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em sets the \char`\"{}timeout\char`\"{} field in configuration register which is receiver timeout measured in number of bits at which the timeout flag will be raised \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a06202a95fb25fe530a9f499a0c3356dd}{EF\+\_\+\+UART\+\_\+set\+Config}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t value)
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a49e2fd4f33a867cf19be6306515f48c4}{EF\+\_\+\+UART\+\_\+get\+Config}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$CFG\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the value of the configuration register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_aa53c2715114709e88c0cb06933dbd795}{EF\+\_\+\+UART\+\_\+set\+Rx\+FIFOThreshold}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em sets the RX FIFO threshold to a certain value at which \char`\"{}\+RXA\char`\"{} interrupt will be raised \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a81a73a93bb2a3102153b955f7a351c58}{EF\+\_\+\+UART\+\_\+get\+Rx\+FIFOThreshold}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$RX\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the current value of the RX FIFO threshold \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a586c9ea0f947b1d7749902feaece7232}{EF\+\_\+\+UART\+\_\+set\+Tx\+FIFOThreshold}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em sets the TX FIFO threshold to a certain value at which \char`\"{}\+TXB\char`\"{} interrupt will be raised \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_ae789dab33f1e090979ffba3403bfc89e}{EF\+\_\+\+UART\+\_\+get\+Tx\+FIFOThreshold}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$TX\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the current value of the TX FIFO threshold \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a9c9804bacfc1ac29f5f7138c4d9391aa}{EF\+\_\+\+UART\+\_\+get\+Tx\+Count}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$TX\+\_\+\+FIFO\+\_\+\+LEVEL\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the current level of the TX FIFO (the number of bytes in the FIFO) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a22997ecd88103d3c73678ae95dfb6997}{EF\+\_\+\+UART\+\_\+get\+Rx\+Count}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$RX\+\_\+\+FIFO\+\_\+\+LEVEL\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the current level of the RX FIFO (the number of bytes in the FIFO) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a8a5bc5dc07056ad544a3d1f89180b93d}{EF\+\_\+\+UART\+\_\+set\+Match\+Data}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t match\+Data)
\begin{DoxyCompactList}\small\item\em sets the match\+Data to a certain value at which \char`\"{}\+MATCH\char`\"{} interrupt will be raised \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a680be50e9f223af9be12e473f0825627}{EF\+\_\+\+UART\+\_\+get\+Match\+Data}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$MATCH\+\_\+value)
\begin{DoxyCompactList}\small\item\em returns the value of the match data register \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_ad2fd70aa8cb1d090a3081d9fc339acd2}{EF\+\_\+\+UART\+\_\+get\+RIS}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$RIS\+\_\+value)
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a813285559d03d7fdc9ba7a73bf4df315}{EF\+\_\+\+UART\+\_\+get\+MIS}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$MIS\+\_\+value)
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_afdcd87cc87d2c0e0c16b851315c6f7cc}{EF\+\_\+\+UART\+\_\+set\+IM}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a244ea6b7398137c5c49fde59325736c9}{EF\+\_\+\+UART\+\_\+get\+IM}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$IM\+\_\+value)
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a2d23ae1377acb1ee9fe31bdedb4fb861}{EF\+\_\+\+UART\+\_\+set\+ICR}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a3006277927d54cf055f9bf651f1a06f4}{EF\+\_\+\+UART\+\_\+write\+Char}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, char data)
\begin{DoxyCompactList}\small\item\em transmit a single character through uart \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a8036519d5504fe79890eb8fb07804dbf}{EF\+\_\+\+UART\+\_\+write\+Char\+Arr}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, const char $\ast$char\+\_\+arr)
\begin{DoxyCompactList}\small\item\em transmit an array of characters through uart \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a81f9d3aefc98bd8e44dd93c54d8156ac}{EF\+\_\+\+UART\+\_\+read\+Char}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, char $\ast$RXDATA\+\_\+value)
\begin{DoxyCompactList}\small\item\em recieve a single character through uart \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a473110eb3e426d569ad5633a259812ee}{EF\+\_\+\+UART\+\_\+read\+Char\+Non\+Blocking}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, char $\ast$RXDATA\+\_\+value, bool $\ast$data\+\_\+available)
\begin{DoxyCompactList}\small\item\em This is a non-\/blocking function that reads a character from the UART receive FIFO if data is available and returns a status code. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a500331134edbfe78d56e1e2588298283}{EF\+\_\+\+UART\+\_\+write\+Char\+Non\+Blocking}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, char data, bool $\ast$data\+\_\+sent)
\begin{DoxyCompactList}\small\item\em This is a non-\/blocking function that writes a character to the UART transmit FIFO if the FIFO is not full and returns a status code. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a72ed560651b9d526f7c74ff67fc56655}{EF\+\_\+\+UART\+\_\+chars\+Available}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, bool $\ast$RXA\+\_\+flag)
\begin{DoxyCompactList}\small\item\em This function returns a flag indicating whether or not there is data available in the receive FIFO. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_ac3287b096b6f3c2361dbd2e8e7479c84}{EF\+\_\+\+UART\+\_\+space\+Available}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, bool $\ast$TXB\+\_\+flag)
\begin{DoxyCompactList}\small\item\em This function returns a flag indicating whether or not the transmit is available, i.\+e. the transmit FIFO is not full. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a9eb7220c7100432805d3bb2bed40b93b}{EF\+\_\+\+UART\+\_\+get\+Parity\+Mode}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, uint32\+\_\+t $\ast$parity\+\_\+mode)
\begin{DoxyCompactList}\small\item\em This function return the parity mode of the UART. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___u_a_r_t_8c_a51cc9b740aa217715e98920c3027df25}{EF\+\_\+\+UART\+\_\+busy}} (\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$uart, bool $\ast$busy\+\_\+flag)
\begin{DoxyCompactList}\small\item\em This function checks id the UART is busy. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
C file for UART APIs which contains the function implmentations. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a727db5e35b43153739077d4568b9f09b}\label{_e_f___u_a_r_t_8c_a727db5e35b43153739077d4568b9f09b}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_C@{EF\_UART\_C}}
\index{EF\_UART\_C@{EF\_UART\_C}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_C}{EF\_UART\_C}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+C}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a51cc9b740aa217715e98920c3027df25}\label{_e_f___u_a_r_t_8c_a51cc9b740aa217715e98920c3027df25}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_busy@{EF\_UART\_busy}}
\index{EF\_UART\_busy@{EF\_UART\_busy}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_busy()}{EF\_UART\_busy()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+busy (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{bool $\ast$}]{flag }\end{DoxyParamCaption})}



This function checks id the UART is busy. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em flag} & a flag indicating if the UART is busy\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a72ed560651b9d526f7c74ff67fc56655}\label{_e_f___u_a_r_t_8c_a72ed560651b9d526f7c74ff67fc56655}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_charsAvailable@{EF\_UART\_charsAvailable}}
\index{EF\_UART\_charsAvailable@{EF\_UART\_charsAvailable}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_charsAvailable()}{EF\_UART\_charsAvailable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+chars\+Available (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{bool $\ast$}]{flag }\end{DoxyParamCaption})}



This function returns a flag indicating whether or not there is data available in the receive FIFO. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em flag} & a flag indicating if there is data available in the receive FIFO\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a0650c46534721b9a55b63df53a3edacd}\label{_e_f___u_a_r_t_8c_a0650c46534721b9a55b63df53a3edacd}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_disable@{EF\_UART\_disable}}
\index{EF\_UART\_disable@{EF\_UART\_disable}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_disable()}{EF\_UART\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



disables using uart by clearing \char`\"{}en\char`\"{} bit in the control register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a29108f7acf85d94f65ce1abcbd9b950e}\label{_e_f___u_a_r_t_8c_a29108f7acf85d94f65ce1abcbd9b950e}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_disableGlitchFilter@{EF\_UART\_disableGlitchFilter}}
\index{EF\_UART\_disableGlitchFilter@{EF\_UART\_disableGlitchFilter}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_disableGlitchFilter()}{EF\_UART\_disableGlitchFilter()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+disable\+Glitch\+Filter (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



disables glitch filter (filter out noise or glitches on the received signal) by clearing \char`\"{}gfen\char`\"{} bit in the control register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a8b578752027768733661b9b727f297a6}\label{_e_f___u_a_r_t_8c_a8b578752027768733661b9b727f297a6}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_disableLoopBack@{EF\_UART\_disableLoopBack}}
\index{EF\_UART\_disableLoopBack@{EF\_UART\_disableLoopBack}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_disableLoopBack()}{EF\_UART\_disableLoopBack()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+disable\+Loop\+Back (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



disables loopback (connecting TX to RX signal) by clearing \char`\"{}lpen\char`\"{} bit in the control register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_aa2c98e5b5be5273db1abd29519958999}\label{_e_f___u_a_r_t_8c_aa2c98e5b5be5273db1abd29519958999}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_disableRx@{EF\_UART\_disableRx}}
\index{EF\_UART\_disableRx@{EF\_UART\_disableRx}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_disableRx()}{EF\_UART\_disableRx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+disable\+Rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



disables using uart RX by clearing uart \char`\"{}rxen\char`\"{} bit in the control register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a543a5deefec86fde9baa4cf1e8d5d03b}\label{_e_f___u_a_r_t_8c_a543a5deefec86fde9baa4cf1e8d5d03b}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_disableTx@{EF\_UART\_disableTx}}
\index{EF\_UART\_disableTx@{EF\_UART\_disableTx}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_disableTx()}{EF\_UART\_disableTx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+disable\+Tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



disables using uart TX by clearing uart \char`\"{}txen\char`\"{} bit in the control register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a850821dd83e87cfcdf3786a5ae9d75d2}\label{_e_f___u_a_r_t_8c_a850821dd83e87cfcdf3786a5ae9d75d2}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_enable@{EF\_UART\_enable}}
\index{EF\_UART\_enable@{EF\_UART\_enable}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_enable()}{EF\_UART\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



enables using uart by setting \char`\"{}en\char`\"{} bit in the control register to 1 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a273b15c238fe14e1216594c25cf81839}\label{_e_f___u_a_r_t_8c_a273b15c238fe14e1216594c25cf81839}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_enableGlitchFilter@{EF\_UART\_enableGlitchFilter}}
\index{EF\_UART\_enableGlitchFilter@{EF\_UART\_enableGlitchFilter}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_enableGlitchFilter()}{EF\_UART\_enableGlitchFilter()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+enable\+Glitch\+Filter (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



enables glitch filter (filter out noise or glitches on the received signal) by setting \char`\"{}gfen\char`\"{} bit in the control register to 1 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_ae32c894a702657491ad1094f7be9426a}\label{_e_f___u_a_r_t_8c_ae32c894a702657491ad1094f7be9426a}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_enableLoopBack@{EF\_UART\_enableLoopBack}}
\index{EF\_UART\_enableLoopBack@{EF\_UART\_enableLoopBack}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_enableLoopBack()}{EF\_UART\_enableLoopBack()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+enable\+Loop\+Back (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



enables loopback (connecting TX to RX signal) by setting \char`\"{}lpen\char`\"{} bit in the control register to 1 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_ad5ea004f7d0231033aadb8bd6068ee88}\label{_e_f___u_a_r_t_8c_ad5ea004f7d0231033aadb8bd6068ee88}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_enableRx@{EF\_UART\_enableRx}}
\index{EF\_UART\_enableRx@{EF\_UART\_enableRx}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_enableRx()}{EF\_UART\_enableRx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+enable\+Rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



enables using uart RX by setting uart \char`\"{}rxen\char`\"{} bit in the control register to 1 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_af5f6ae890a851613ea9f9954ad5306d7}\label{_e_f___u_a_r_t_8c_af5f6ae890a851613ea9f9954ad5306d7}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_enableTx@{EF\_UART\_enableTx}}
\index{EF\_UART\_enableTx@{EF\_UART\_enableTx}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_enableTx()}{EF\_UART\_enableTx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+enable\+Tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart }\end{DoxyParamCaption})}



enables using uart TX by setting uart \char`\"{}txen\char`\"{} bit in the control register to 1 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a49e2fd4f33a867cf19be6306515f48c4}\label{_e_f___u_a_r_t_8c_a49e2fd4f33a867cf19be6306515f48c4}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getConfig@{EF\_UART\_getConfig}}
\index{EF\_UART\_getConfig@{EF\_UART\_getConfig}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getConfig()}{EF\_UART\_getConfig()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{CFG\+\_\+value }\end{DoxyParamCaption})}



returns the value of the configuration register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em CFG\+\_\+value} & The value of the configuration register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_af1da4c4b17ef0c29ad04fceb4fec8daa}\label{_e_f___u_a_r_t_8c_af1da4c4b17ef0c29ad04fceb4fec8daa}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getCTRL@{EF\_UART\_getCTRL}}
\index{EF\_UART\_getCTRL@{EF\_UART\_getCTRL}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getCTRL()}{EF\_UART\_getCTRL()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+CTRL (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{CTRL\+\_\+value }\end{DoxyParamCaption})}



returns the value of the control register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em CTRL\+\_\+value} & The value of the control register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a244ea6b7398137c5c49fde59325736c9}\label{_e_f___u_a_r_t_8c_a244ea6b7398137c5c49fde59325736c9}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getIM@{EF\_UART\_getIM}}
\index{EF\_UART\_getIM@{EF\_UART\_getIM}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getIM()}{EF\_UART\_getIM()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+IM (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{IM\+\_\+value }\end{DoxyParamCaption})}

returns the value of the Interrupts Masking Register; which enable and disables interrupts
\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a \char`\"{}stop\char`\"{} bit at the expected \char`\"{}stop\char`\"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em IM\+\_\+value} & The value of the Interrupts Masking Register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a680be50e9f223af9be12e473f0825627}\label{_e_f___u_a_r_t_8c_a680be50e9f223af9be12e473f0825627}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getMatchData@{EF\_UART\_getMatchData}}
\index{EF\_UART\_getMatchData@{EF\_UART\_getMatchData}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getMatchData()}{EF\_UART\_getMatchData()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Match\+Data (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{MATCH\+\_\+value }\end{DoxyParamCaption})}



returns the value of the match data register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em MATCH\+\_\+value} & The value of the match data register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a813285559d03d7fdc9ba7a73bf4df315}\label{_e_f___u_a_r_t_8c_a813285559d03d7fdc9ba7a73bf4df315}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getMIS@{EF\_UART\_getMIS}}
\index{EF\_UART\_getMIS@{EF\_UART\_getMIS}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getMIS()}{EF\_UART\_getMIS()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+MIS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{MIS\+\_\+value }\end{DoxyParamCaption})}

returns the value of the Masked Interrupt Status Register
\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a \char`\"{}stop\char`\"{} bit at the expected \char`\"{}stop\char`\"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em MIS\+\_\+value} & The value of the Masked Interrupt Status Register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a9eb7220c7100432805d3bb2bed40b93b}\label{_e_f___u_a_r_t_8c_a9eb7220c7100432805d3bb2bed40b93b}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getParityMode@{EF\_UART\_getParityMode}}
\index{EF\_UART\_getParityMode@{EF\_UART\_getParityMode}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getParityMode()}{EF\_UART\_getParityMode()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Parity\+Mode (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{parity\+\_\+mode }\end{DoxyParamCaption})}



This function return the parity mode of the UART. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em parity} & The parity mode of the UART\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a6a205793b17a2b1fcfe335941cacb24f}\label{_e_f___u_a_r_t_8c_a6a205793b17a2b1fcfe335941cacb24f}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getPrescaler@{EF\_UART\_getPrescaler}}
\index{EF\_UART\_getPrescaler@{EF\_UART\_getPrescaler}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getPrescaler()}{EF\_UART\_getPrescaler()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Prescaler (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{Prescaler\+\_\+value }\end{DoxyParamCaption})}



returns the value of the prescaler 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em Prescaler\+\_\+value} & The value of the prescaler register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_ad2fd70aa8cb1d090a3081d9fc339acd2}\label{_e_f___u_a_r_t_8c_ad2fd70aa8cb1d090a3081d9fc339acd2}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getRIS@{EF\_UART\_getRIS}}
\index{EF\_UART\_getRIS@{EF\_UART\_getRIS}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getRIS()}{EF\_UART\_getRIS()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+RIS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{RIS\+\_\+value }\end{DoxyParamCaption})}

returns the value of the Raw Interrupt Status Register
\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a \char`\"{}stop\char`\"{} bit at the expected \char`\"{}stop\char`\"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em RIS\+\_\+value} & The value of the Raw Interrupt Status Register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a22997ecd88103d3c73678ae95dfb6997}\label{_e_f___u_a_r_t_8c_a22997ecd88103d3c73678ae95dfb6997}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getRxCount@{EF\_UART\_getRxCount}}
\index{EF\_UART\_getRxCount@{EF\_UART\_getRxCount}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getRxCount()}{EF\_UART\_getRxCount()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Rx\+Count (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{RX\+\_\+\+FIFO\+\_\+\+LEVEL\+\_\+value }\end{DoxyParamCaption})}



returns the current level of the RX FIFO (the number of bytes in the FIFO) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em RX\+\_\+\+FIFO\+\_\+\+LEVEL\+\_\+value} & The value of the RX FIFO level register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a81a73a93bb2a3102153b955f7a351c58}\label{_e_f___u_a_r_t_8c_a81a73a93bb2a3102153b955f7a351c58}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getRxFIFOThreshold@{EF\_UART\_getRxFIFOThreshold}}
\index{EF\_UART\_getRxFIFOThreshold@{EF\_UART\_getRxFIFOThreshold}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getRxFIFOThreshold()}{EF\_UART\_getRxFIFOThreshold()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Rx\+FIFOThreshold (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{RX\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+value }\end{DoxyParamCaption})}



returns the current value of the RX FIFO threshold 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em RX\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+value} & The value of the RX FIFO threshold register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a9c9804bacfc1ac29f5f7138c4d9391aa}\label{_e_f___u_a_r_t_8c_a9c9804bacfc1ac29f5f7138c4d9391aa}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getTxCount@{EF\_UART\_getTxCount}}
\index{EF\_UART\_getTxCount@{EF\_UART\_getTxCount}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getTxCount()}{EF\_UART\_getTxCount()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Tx\+Count (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{TX\+\_\+\+FIFO\+\_\+\+LEVEL\+\_\+value }\end{DoxyParamCaption})}



returns the current level of the TX FIFO (the number of bytes in the FIFO) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em TX\+\_\+\+FIFO\+\_\+\+LEVEL\+\_\+value} & The value of the TX FIFO level register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_ae789dab33f1e090979ffba3403bfc89e}\label{_e_f___u_a_r_t_8c_ae789dab33f1e090979ffba3403bfc89e}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_getTxFIFOThreshold@{EF\_UART\_getTxFIFOThreshold}}
\index{EF\_UART\_getTxFIFOThreshold@{EF\_UART\_getTxFIFOThreshold}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_getTxFIFOThreshold()}{EF\_UART\_getTxFIFOThreshold()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+get\+Tx\+FIFOThreshold (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t $\ast$}]{TX\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+value }\end{DoxyParamCaption})}



returns the current value of the TX FIFO threshold 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em TX\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+value} & The value of the TX FIFO threshold register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a81f9d3aefc98bd8e44dd93c54d8156ac}\label{_e_f___u_a_r_t_8c_a81f9d3aefc98bd8e44dd93c54d8156ac}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_readChar@{EF\_UART\_readChar}}
\index{EF\_UART\_readChar@{EF\_UART\_readChar}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_readChar()}{EF\_UART\_readChar()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+read\+Char (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uar,  }\item[{char $\ast$}]{RXDATA\+\_\+value }\end{DoxyParamCaption})}



recieve a single character through uart 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em RXDATA\+\_\+value} & The value of the received character\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a473110eb3e426d569ad5633a259812ee}\label{_e_f___u_a_r_t_8c_a473110eb3e426d569ad5633a259812ee}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_readCharNonBlocking@{EF\_UART\_readCharNonBlocking}}
\index{EF\_UART\_readCharNonBlocking@{EF\_UART\_readCharNonBlocking}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_readCharNonBlocking()}{EF\_UART\_readCharNonBlocking()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+read\+Char\+Non\+Blocking (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{char $\ast$}]{RXDATA\+\_\+value,  }\item[{bool $\ast$}]{data\+\_\+available }\end{DoxyParamCaption})}



This is a non-\/blocking function that reads a character from the UART receive FIFO if data is available and returns a status code. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em RXDATA\+\_\+value} & The value of the received character \\
\hline
\mbox{\texttt{ out}}  & {\em data\+\_\+available} & A flag indicating if data is available in the receive FIFO\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a06202a95fb25fe530a9f499a0c3356dd}\label{_e_f___u_a_r_t_8c_a06202a95fb25fe530a9f499a0c3356dd}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setConfig@{EF\_UART\_setConfig}}
\index{EF\_UART\_setConfig@{EF\_UART\_setConfig}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setConfig()}{EF\_UART\_setConfig()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{config }\end{DoxyParamCaption})}

sets the configuration register to a certain value where
\begin{DoxyItemize}
\item bit 0-\/3\+: Data word length\+: 5-\/9 bits
\item bit 4\+: Two Stop Bits Select
\item bit 5-\/7\+: Parity Type\+: 000\+: None, 001\+: odd, 010\+: even, 100\+: Sticky 0, 101\+: Sticky 1
\item bit 8-\/13\+: Receiver Timeout measured in number of bits
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em config} & The value of the configuration register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a1a467e5c515e03613ed283bfb5113f3f}\label{_e_f___u_a_r_t_8c_a1a467e5c515e03613ed283bfb5113f3f}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setCTRL@{EF\_UART\_setCTRL}}
\index{EF\_UART\_setCTRL@{EF\_UART\_setCTRL}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setCTRL()}{EF\_UART\_setCTRL()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+CTRL (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}

sets the control register to a certain value where
\begin{DoxyItemize}
\item bit 0\+: UART enable
\item bit 1\+: UART Transmitter enable
\item bit 2\+: UART Receiver enable
\item bit 3\+: Loopback (connect RX and TX pins together) enable
\item bit 4\+: UART Glitch Filer on RX enable
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & The value of the control register\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a2ed665f292626f6cc65e61364a89fbdd}\label{_e_f___u_a_r_t_8c_a2ed665f292626f6cc65e61364a89fbdd}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setDataSize@{EF\_UART\_setDataSize}}
\index{EF\_UART\_setDataSize@{EF\_UART\_setDataSize}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setDataSize()}{EF\_UART\_setDataSize()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Data\+Size (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



sets the Data Size (Data word length\+: 5-\/9 bits ) by setting the \char`\"{}wlen\char`\"{} field in configuration register 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & The value of the required data word length ~\newline
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_ae78135e2c4c021996dfcb0214b508e87}\label{_e_f___u_a_r_t_8c_ae78135e2c4c021996dfcb0214b508e87}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setGclkEnable@{EF\_UART\_setGclkEnable}}
\index{EF\_UART\_setGclkEnable@{EF\_UART\_setGclkEnable}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setGclkEnable()}{EF\_UART\_setGclkEnable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Gclk\+Enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



sets the GCLK enable bit in the UART register to a certain value 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & The value of the GCLK enable bit\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a2d23ae1377acb1ee9fe31bdedb4fb861}\label{_e_f___u_a_r_t_8c_a2d23ae1377acb1ee9fe31bdedb4fb861}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setICR@{EF\_UART\_setICR}}
\index{EF\_UART\_setICR@{EF\_UART\_setICR}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setICR()}{EF\_UART\_setICR()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+ICR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

sets the value of the Interrupts Clear Register; write 1 to clear the flag
\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a \char`\"{}stop\char`\"{} bit at the expected \char`\"{}stop\char`\"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em mask} & The required mask value\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_afdcd87cc87d2c0e0c16b851315c6f7cc}\label{_e_f___u_a_r_t_8c_afdcd87cc87d2c0e0c16b851315c6f7cc}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setIM@{EF\_UART\_setIM}}
\index{EF\_UART\_setIM@{EF\_UART\_setIM}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setIM()}{EF\_UART\_setIM()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+IM (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

sets the value of the Interrupts Masking Register; which enable and disables interrupts
\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a \char`\"{}stop\char`\"{} bit at the expected \char`\"{}stop\char`\"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em mask} & The required mask value\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a8a5bc5dc07056ad544a3d1f89180b93d}\label{_e_f___u_a_r_t_8c_a8a5bc5dc07056ad544a3d1f89180b93d}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setMatchData@{EF\_UART\_setMatchData}}
\index{EF\_UART\_setMatchData@{EF\_UART\_setMatchData}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setMatchData()}{EF\_UART\_setMatchData()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Match\+Data (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{match\+Data }\end{DoxyParamCaption})}



sets the match\+Data to a certain value at which \char`\"{}\+MATCH\char`\"{} interrupt will be raised 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em match\+Data} & The value of the required match data ~\newline
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a758aa19092a342f086b821542c5757e7}\label{_e_f___u_a_r_t_8c_a758aa19092a342f086b821542c5757e7}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setParityType@{EF\_UART\_setParityType}}
\index{EF\_UART\_setParityType@{EF\_UART\_setParityType}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setParityType()}{EF\_UART\_setParityType()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Parity\+Type (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{enum \mbox{\hyperlink{_e_f___u_a_r_t_8h_aab5cbb4a185bfe65a14e19beeaba4f10}{parity\+\_\+type}}}]{parity }\end{DoxyParamCaption})}



sets the \char`\"{}parity\char`\"{} field in configuration register (could be none, odd, even, sticky 0 or sticky 1) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em parity} & enum parity\+\_\+type could be \char`\"{}\+NONE\char`\"{} , \char`\"{}\+ODD\char`\"{} , \char`\"{}\+EVEN\char`\"{} , \char`\"{}\+STICKY\+\_\+0\char`\"{} , or \char`\"{}\+STICKY\+\_\+1\char`\"{}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_af04cdc5aaa962c7cac7c37f5411bb56d}\label{_e_f___u_a_r_t_8c_af04cdc5aaa962c7cac7c37f5411bb56d}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setPrescaler@{EF\_UART\_setPrescaler}}
\index{EF\_UART\_setPrescaler@{EF\_UART\_setPrescaler}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setPrescaler()}{EF\_UART\_setPrescaler()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Prescaler (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{prescaler }\end{DoxyParamCaption})}



sets the prescaler to a certain value where Baud\+\_\+rate = Bus\+\_\+\+Clock\+\_\+\+Freq/((Prescaler+1)$\ast$16) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em prescaler} & The value of the required prescaler\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_aa53c2715114709e88c0cb06933dbd795}\label{_e_f___u_a_r_t_8c_aa53c2715114709e88c0cb06933dbd795}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setRxFIFOThreshold@{EF\_UART\_setRxFIFOThreshold}}
\index{EF\_UART\_setRxFIFOThreshold@{EF\_UART\_setRxFIFOThreshold}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setRxFIFOThreshold()}{EF\_UART\_setRxFIFOThreshold()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Rx\+FIFOThreshold (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{threshold }\end{DoxyParamCaption})}



sets the RX FIFO threshold to a certain value at which \char`\"{}\+RXA\char`\"{} interrupt will be raised 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em threshold} & The value of the required threshold\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a282884f28c4bf3bc46c779384c2f8f34}\label{_e_f___u_a_r_t_8c_a282884f28c4bf3bc46c779384c2f8f34}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setTimeoutBits@{EF\_UART\_setTimeoutBits}}
\index{EF\_UART\_setTimeoutBits@{EF\_UART\_setTimeoutBits}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setTimeoutBits()}{EF\_UART\_setTimeoutBits()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Timeout\+Bits (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



sets the \char`\"{}timeout\char`\"{} field in configuration register which is receiver timeout measured in number of bits at which the timeout flag will be raised 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & timeout bits value\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_af5cc25ffa33199c6c5d6cc8577934256}\label{_e_f___u_a_r_t_8c_af5cc25ffa33199c6c5d6cc8577934256}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setTwoStopBitsSelect@{EF\_UART\_setTwoStopBitsSelect}}
\index{EF\_UART\_setTwoStopBitsSelect@{EF\_UART\_setTwoStopBitsSelect}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setTwoStopBitsSelect()}{EF\_UART\_setTwoStopBitsSelect()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Two\+Stop\+Bits\+Select (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{bool}]{is\+\_\+two\+\_\+bits }\end{DoxyParamCaption})}



sets the \char`\"{}stp2\char`\"{} bit in configuration register (whether the stop boits are two or one) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em is\+\_\+two\+\_\+bits} & bool value, if \char`\"{}true\char`\"{}, the stop bits are two and if \char`\"{}false\char`\"{}, the stop bit is one\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a586c9ea0f947b1d7749902feaece7232}\label{_e_f___u_a_r_t_8c_a586c9ea0f947b1d7749902feaece7232}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_setTxFIFOThreshold@{EF\_UART\_setTxFIFOThreshold}}
\index{EF\_UART\_setTxFIFOThreshold@{EF\_UART\_setTxFIFOThreshold}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_setTxFIFOThreshold()}{EF\_UART\_setTxFIFOThreshold()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+set\+Tx\+FIFOThreshold (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{uint32\+\_\+t}]{threshold }\end{DoxyParamCaption})}



sets the TX FIFO threshold to a certain value at which \char`\"{}\+TXB\char`\"{} interrupt will be raised 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em threshold} & The value of the required threshold\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_ac3287b096b6f3c2361dbd2e8e7479c84}\label{_e_f___u_a_r_t_8c_ac3287b096b6f3c2361dbd2e8e7479c84}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_spaceAvailable@{EF\_UART\_spaceAvailable}}
\index{EF\_UART\_spaceAvailable@{EF\_UART\_spaceAvailable}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_spaceAvailable()}{EF\_UART\_spaceAvailable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+space\+Available (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{bool $\ast$}]{flag }\end{DoxyParamCaption})}



This function returns a flag indicating whether or not the transmit is available, i.\+e. the transmit FIFO is not full. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ out}}  & {\em flag} & a flag indicating if the transmit FIFO is not full\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a3006277927d54cf055f9bf651f1a06f4}\label{_e_f___u_a_r_t_8c_a3006277927d54cf055f9bf651f1a06f4}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_writeChar@{EF\_UART\_writeChar}}
\index{EF\_UART\_writeChar@{EF\_UART\_writeChar}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_writeChar()}{EF\_UART\_writeChar()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+write\+Char (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{char}]{data }\end{DoxyParamCaption})}



transmit a single character through uart 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em data} & The character or byte required to send\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a8036519d5504fe79890eb8fb07804dbf}\label{_e_f___u_a_r_t_8c_a8036519d5504fe79890eb8fb07804dbf}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_writeCharArr@{EF\_UART\_writeCharArr}}
\index{EF\_UART\_writeCharArr@{EF\_UART\_writeCharArr}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_writeCharArr()}{EF\_UART\_writeCharArr()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+write\+Char\+Arr (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{const char $\ast$}]{char\+\_\+arr }\end{DoxyParamCaption})}



transmit an array of characters through uart 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em char\+\_\+arr} & An array of characters to send\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___u_a_r_t_8c_a500331134edbfe78d56e1e2588298283}\label{_e_f___u_a_r_t_8c_a500331134edbfe78d56e1e2588298283}} 
\index{EF\_UART.c@{EF\_UART.c}!EF\_UART\_writeCharNonBlocking@{EF\_UART\_writeCharNonBlocking}}
\index{EF\_UART\_writeCharNonBlocking@{EF\_UART\_writeCharNonBlocking}!EF\_UART.c@{EF\_UART.c}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_writeCharNonBlocking()}{EF\_UART\_writeCharNonBlocking()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} EF\+\_\+\+UART\+\_\+write\+Char\+Non\+Blocking (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} $\ast$}]{uart,  }\item[{char}]{data,  }\item[{bool $\ast$}]{data\+\_\+sent }\end{DoxyParamCaption})}



This is a non-\/blocking function that writes a character to the UART transmit FIFO if the FIFO is not full and returns a status code. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em uart} & An \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} pointer, which points to the base memory address of UART registers. \mbox{\hyperlink{_e_f___u_a_r_t__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}} is a structure that contains the UART registers. \\
\hline
\mbox{\texttt{ in}}  & {\em data} & The character or byte required to send \\
\hline
\mbox{\texttt{ out}}  & {\em data\+\_\+sent} & A flag indicating if the data was sent successfully\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
