// Seed: 1072331554
module module_0;
  logic [7:0] id_2;
  always @(id_2[1 : 1'b0] ** 1'd0) begin : LABEL_0
    wait (id_1);
  end
  wire id_3;
  wire id_4;
  assign id_1 = 1;
  wor id_5;
  assign id_4 = id_3;
  uwire id_6;
  wire  id_7;
  id_8(
      .id_0(1),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_6 ~^ id_5),
      .id_4(id_6 == id_5 - id_5),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_4),
      .id_8(id_6),
      .id_9(id_4),
      .id_10(1),
      .id_11(1),
      .id_12(id_5)
  );
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output wire id_4,
    input wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    output uwire id_9
);
  module_0 modCall_1 ();
  wire id_11;
  assign id_4 = id_3 || 1 && 1 || id_7 && id_8 == 1'd0;
endmodule
