{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696168043065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696168043065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 01 19:17:22 2023 " "Processing started: Sun Oct 01 19:17:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696168043065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168043065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168043065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696168043492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696168043492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1a_fs_pwm_bdf.v 1 1 " "Found 1 design units, including 1 entities, in source file t1a_fs_pwm_bdf.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm_bdf " "Found entity 1: t1a_fs_pwm_bdf" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168052107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168052107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1a_fs_pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t1a_fs_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm " "Found entity 1: t1a_fs_pwm" {  } { { "t1a_fs_pwm.bdf" "" { Schematic "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168052107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168052107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator.v(39) " "Verilog HDL information at pwm_generator.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696168052122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168052122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168052122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168052122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168052122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1a_fs_pwm_bdf " "Elaborating entity \"t1a_fs_pwm_bdf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696168052165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst\"" {  } { { "t1a_fs_pwm_bdf.v" "b2v_inst" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696168052198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 frequency_scaling.v(34) " "Verilog HDL assignment warning at frequency_scaling.v(34): truncated value with size 3 to match size of target (1)" {  } { { "frequency_scaling.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/frequency_scaling.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696168052198 "|t1a_fs_pwm_bdf|frequency_scaling:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 frequency_scaling.v(39) " "Verilog HDL assignment warning at frequency_scaling.v(39): truncated value with size 3 to match size of target (1)" {  } { { "frequency_scaling.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/frequency_scaling.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696168052198 "|t1a_fs_pwm_bdf|frequency_scaling:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:b2v_inst1 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:b2v_inst1\"" {  } { { "t1a_fs_pwm_bdf.v" "b2v_inst1" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696168052203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 pwm_generator.v(36) " "Verilog HDL assignment warning at pwm_generator.v(36): truncated value with size 3 to match size of target (1)" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696168052203 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pwm_generator.v(37) " "Verilog HDL assignment warning at pwm_generator.v(37): truncated value with size 4 to match size of target (1)" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696168052203 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 pwm_generator.v(49) " "Verilog HDL assignment warning at pwm_generator.v(49): truncated value with size 3 to match size of target (1)" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696168052203 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pwm_generator.v(50) " "Verilog HDL assignment warning at pwm_generator.v(50): truncated value with size 4 to match size of target (1)" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696168052203 "|t1a_fs_pwm_bdf|pwm_generator:b2v_inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm_signal VCC " "Pin \"pwm_signal\" is stuck at VCC" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696168052726 "|t1a_fs_pwm_bdf|pwm_signal"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_195KHz GND " "Pin \"clk_195KHz\" is stuck at GND" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696168052726 "|t1a_fs_pwm_bdf|clk_195KHz"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_3125KHz GND " "Pin \"clk_3125KHz\" is stuck at GND" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696168052726 "|t1a_fs_pwm_bdf|clk_3125KHz"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696168052726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/output_files/t1a_fs_pwm.map.smsg " "Generated suppressed messages file C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/output_files/t1a_fs_pwm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168052784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696168053094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696168053094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "No output dependent on input pin \"clk_50M\"" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696168053303 "|t1a_fs_pwm_bdf|clk_50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty_cycle\[0\] " "No output dependent on input pin \"duty_cycle\[0\]\"" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696168053303 "|t1a_fs_pwm_bdf|duty_cycle[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty_cycle\[1\] " "No output dependent on input pin \"duty_cycle\[1\]\"" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696168053303 "|t1a_fs_pwm_bdf|duty_cycle[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty_cycle\[2\] " "No output dependent on input pin \"duty_cycle\[2\]\"" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696168053303 "|t1a_fs_pwm_bdf|duty_cycle[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "duty_cycle\[3\] " "No output dependent on input pin \"duty_cycle\[3\]\"" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696168053303 "|t1a_fs_pwm_bdf|duty_cycle[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696168053303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696168053303 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696168053303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696168053303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696168053350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 01 19:17:33 2023 " "Processing ended: Sun Oct 01 19:17:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696168053350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696168053350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696168053350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168053350 ""}
