
*** Running vivado
    with args -log pdu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pdu.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pdu.tcl -notrace
Command: synth_design -top pdu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19396
WARNING: [Synth 8-6901] identifier 'Mem_ALU_result' is used before its declaration [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:194]
WARNING: [Synth 8-6901] identifier 'WB_ALU_result' is used before its declaration [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:197]
WARNING: [Synth 8-6901] identifier 'WB_ALU_result' is used before its declaration [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:204]
WARNING: [Synth 8-6901] identifier 'WB_ALU_result' is used before its declaration [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:207]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pdu' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/pdu.v:23]
	Parameter STOP bound to: 2'b00 
	Parameter STEP bound to: 2'b01 
	Parameter RUN bound to: 2'b10 
	Parameter _0 bound to: 8'b11000000 
	Parameter _1 bound to: 8'b11111001 
	Parameter _2 bound to: 8'b10100100 
	Parameter _3 bound to: 8'b10110000 
	Parameter _4 bound to: 8'b10011001 
	Parameter _5 bound to: 8'b10010010 
	Parameter _6 bound to: 8'b10000010 
	Parameter _7 bound to: 8'b11111000 
	Parameter _8 bound to: 8'b10000000 
	Parameter _9 bound to: 8'b10010000 
	Parameter _A bound to: 8'b10001000 
	Parameter _B bound to: 8'b10000011 
	Parameter _C bound to: 8'b11000110 
	Parameter _D bound to: 8'b10100001 
	Parameter _E bound to: 8'b10000110 
	Parameter _F bound to: 8'b10001110 
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/.Xil/Vivado-21756-LAPTOP-FR2OG12K/realtime/instruction_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instruction' (1#1) [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/.Xil/Vivado-21756-LAPTOP-FR2OG12K/realtime/instruction_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/Imm_Gen.v:22]
	Parameter one32 bound to: -4096 - type: integer 
	Parameter one32_auipc bound to: -1048576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (2#1) [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/Imm_Gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/Ctrl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (3#1) [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/Ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/.Xil/Vivado-21756-LAPTOP-FR2OG12K/realtime/memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory' (5#1) [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/.Xil/Vivado-21756-LAPTOP-FR2OG12K/realtime/memory_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:389]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (6#1) [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-226] default block is never used [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/pdu.v:373]
INFO: [Synth 8-226] default block is never used [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/pdu.v:419]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (7#1) [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/pdu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.512 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1014.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.gen/sources_1/ip/memory/memory/memory_in_context.xdc] for cell 'cpu0/memory0'
Finished Parsing XDC File [d:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.gen/sources_1/ip/memory/memory/memory_in_context.xdc] for cell 'cpu0/memory0'
Parsing XDC File [d:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.gen/sources_1/ip/instruction/instruction/instruction_in_context.xdc] for cell 'cpu0/IR0'
Finished Parsing XDC File [d:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.gen/sources_1/ip/instruction/instruction/instruction_in_context.xdc] for cell 'cpu0/IR0'
Parsing XDC File [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/constrs_1/new/cpu_xdc.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/constrs_1/new/cpu_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/constrs_1/new/cpu_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pdu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pdu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1109.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.676 ; gain = 95.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.676 ; gain = 95.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu0/memory0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu0/IR0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.676 ; gain = 95.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pdu'
WARNING: [Synth 8-327] inferring latch for variable 'imm_num_reg' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/Imm_Gen.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'io_dout_reg' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:345]
WARNING: [Synth 8-327] inferring latch for variable 'io_we_reg' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:344]
WARNING: [Synth 8-327] inferring latch for variable 'io_rd_reg' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:367]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_io' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:308]
WARNING: [Synth 8-327] inferring latch for variable 'chk_data_reg' [D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/new/CPU.v:392]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                    STEP |                              010 |                               01
                     RUN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pdu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.676 ; gain = 95.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 55    
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 33    
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 48    
	   3 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1109.676 ; gain = 95.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1109.676 ; gain = 95.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1109.676 ; gain = 95.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.316 ; gain = 103.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |instruction   |         1|
|2     |memory        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |instruction |     1|
|2     |memory      |     1|
|3     |BUFG        |     8|
|4     |CARRY4      |    71|
|5     |LUT1        |    10|
|6     |LUT2        |   308|
|7     |LUT3        |   239|
|8     |LUT4        |    70|
|9     |LUT5        |   348|
|10    |LUT6        |  1252|
|11    |MUXF7       |   272|
|12    |MUXF8       |    64|
|13    |FDCE        |  1528|
|14    |FDPE        |    18|
|15    |FDRE        |   219|
|16    |FDSE        |    31|
|17    |LD          |    85|
|18    |LDC         |    32|
|19    |LDCP        |     1|
|20    |IBUF        |    23|
|21    |OBUF        |    36|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1131.176 ; gain = 21.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.176 ; gain = 116.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1143.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pdu' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1143.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  LD => LDCE: 84 instances
  LD => LDCE (inverted pins: G): 1 instance 
  LDC => LDCE: 32 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1143.340 ; gain = 128.828
INFO: [Common 17-1381] The checkpoint 'D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/pdu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pdu_utilization_synth.rpt -pb pdu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 21:13:42 2022...
