{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540400559025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540400559038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 14:02:38 2018 " "Processing started: Wed Oct 24 14:02:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540400559038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540400559038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off urna -c urna " "Command: quartus_map --read_settings_files=on --write_settings_files=off urna -c urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540400559039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540400562163 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "urna.v(183) " "Verilog HDL warning at urna.v(183): extended using \"x\" or \"z\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1540400563737 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "urna.v(184) " "Verilog HDL warning at urna.v(184): extended using \"x\" or \"z\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1540400563759 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "urna.v(127) " "Verilog HDL information at urna.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1540400563759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urna.v 1 1 " "Found 1 design units, including 1 entities, in source file urna.v" { { "Info" "ISGN_ENTITY_NAME" "1 urna " "Found entity 1: urna" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400563867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400563867 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../URNA-LCD-master/modulo digitos/digitos.v " "Can't analyze file -- file ../URNA-LCD-master/modulo digitos/digitos.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1540400563893 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "digitos.v(27) " "Verilog HDL warning at digitos.v(27): extended using \"x\" or \"z\"" {  } { { "digitos.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/digitos.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1540400563908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitos " "Found entity 1: digitos" {  } { { "digitos.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400563910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400563910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_content.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_content.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTENT " "Found entity 1: LCD_CONTENT" {  } { { "LCD_Content.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400563914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400563914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400563927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400563927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Reset_Delay " "Found entity 1: LCD_Reset_Delay" {  } { { "LCD_Reset_Delay.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400564016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400564016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "urna " "Elaborating entity \"urna\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540400565112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado urna.v(30) " "Verilog HDL or VHDL warning at urna.v(30): object \"estado\" assigned a value but never read" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540400565324 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(91) " "Verilog HDL assignment warning at urna.v(91): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565324 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(92) " "Verilog HDL assignment warning at urna.v(92): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565324 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(93) " "Verilog HDL assignment warning at urna.v(93): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(94) " "Verilog HDL assignment warning at urna.v(94): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(95) " "Verilog HDL assignment warning at urna.v(95): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(96) " "Verilog HDL assignment warning at urna.v(96): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(97) " "Verilog HDL assignment warning at urna.v(97): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(98) " "Verilog HDL assignment warning at urna.v(98): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(99) " "Verilog HDL assignment warning at urna.v(99): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(100) " "Verilog HDL assignment warning at urna.v(100): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565325 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(101) " "Verilog HDL assignment warning at urna.v(101): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565326 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(102) " "Verilog HDL assignment warning at urna.v(102): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565327 "|urna"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "urna.v(109) " "Verilog HDL Case Statement information at urna.v(109): all case item expressions in this case statement are onehot" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1540400565327 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(148) " "Verilog HDL assignment warning at urna.v(148): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565327 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(150) " "Verilog HDL assignment warning at urna.v(150): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565327 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(152) " "Verilog HDL assignment warning at urna.v(152): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(154) " "Verilog HDL assignment warning at urna.v(154): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(156) " "Verilog HDL assignment warning at urna.v(156): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(157) " "Verilog HDL assignment warning at urna.v(157): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cv1 urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"cv1\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cv2 urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"cv2\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cv3 urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"cv3\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cv4 urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"cv4\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nulo urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"nulo\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cadVencedr1 urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"cadVencedr1\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cadVencedr2 urna.v(127) " "Verilog HDL Always Construct warning at urna.v(127): inferring latch(es) for variable \"cadVencedr2\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540400565328 "|urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "confirma urna.v(6) " "Output port \"confirma\" at urna.v(6) has no driver" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "apuracao urna.v(6) " "Output port \"apuracao\" at urna.v(6) has no driver" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr2\[0\] urna.v(127) " "Inferred latch for \"cadVencedr2\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr2\[1\] urna.v(127) " "Inferred latch for \"cadVencedr2\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr2\[2\] urna.v(127) " "Inferred latch for \"cadVencedr2\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr2\[3\] urna.v(127) " "Inferred latch for \"cadVencedr2\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr1\[0\] urna.v(127) " "Inferred latch for \"cadVencedr1\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr1\[1\] urna.v(127) " "Inferred latch for \"cadVencedr1\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr1\[2\] urna.v(127) " "Inferred latch for \"cadVencedr1\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadVencedr1\[3\] urna.v(127) " "Inferred latch for \"cadVencedr1\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nulo\[0\] urna.v(127) " "Inferred latch for \"nulo\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nulo\[1\] urna.v(127) " "Inferred latch for \"nulo\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nulo\[2\] urna.v(127) " "Inferred latch for \"nulo\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nulo\[3\] urna.v(127) " "Inferred latch for \"nulo\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nulo\[4\] urna.v(127) " "Inferred latch for \"nulo\[4\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565329 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nulo\[5\] urna.v(127) " "Inferred latch for \"nulo\[5\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv4\[0\] urna.v(127) " "Inferred latch for \"cv4\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv4\[1\] urna.v(127) " "Inferred latch for \"cv4\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv4\[2\] urna.v(127) " "Inferred latch for \"cv4\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv4\[3\] urna.v(127) " "Inferred latch for \"cv4\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv4\[4\] urna.v(127) " "Inferred latch for \"cv4\[4\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv4\[5\] urna.v(127) " "Inferred latch for \"cv4\[5\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv3\[0\] urna.v(127) " "Inferred latch for \"cv3\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv3\[1\] urna.v(127) " "Inferred latch for \"cv3\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv3\[2\] urna.v(127) " "Inferred latch for \"cv3\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv3\[3\] urna.v(127) " "Inferred latch for \"cv3\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv3\[4\] urna.v(127) " "Inferred latch for \"cv3\[4\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv3\[5\] urna.v(127) " "Inferred latch for \"cv3\[5\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv2\[0\] urna.v(127) " "Inferred latch for \"cv2\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv2\[1\] urna.v(127) " "Inferred latch for \"cv2\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565330 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv2\[2\] urna.v(127) " "Inferred latch for \"cv2\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv2\[3\] urna.v(127) " "Inferred latch for \"cv2\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv2\[4\] urna.v(127) " "Inferred latch for \"cv2\[4\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv2\[5\] urna.v(127) " "Inferred latch for \"cv2\[5\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv1\[0\] urna.v(127) " "Inferred latch for \"cv1\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv1\[1\] urna.v(127) " "Inferred latch for \"cv1\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv1\[2\] urna.v(127) " "Inferred latch for \"cv1\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv1\[3\] urna.v(127) " "Inferred latch for \"cv1\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv1\[4\] urna.v(127) " "Inferred latch for \"cv1\[4\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv1\[5\] urna.v(127) " "Inferred latch for \"cv1\[5\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] urna.v(127) " "Inferred latch for \"total\[0\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] urna.v(127) " "Inferred latch for \"total\[1\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] urna.v(127) " "Inferred latch for \"total\[2\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565331 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] urna.v(127) " "Inferred latch for \"total\[3\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565332 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[4\] urna.v(127) " "Inferred latch for \"total\[4\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565332 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[5\] urna.v(127) " "Inferred latch for \"total\[5\]\" at urna.v(127)" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540400565332 "|urna"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Reset_Delay LCD_Reset_Delay:r0 " "Elaborating entity \"LCD_Reset_Delay\" for hierarchy \"LCD_Reset_Delay:r0\"" {  } { { "urna.v" "r0" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400565481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CONTENT LCD_CONTENT:u1 " "Elaborating entity \"LCD_CONTENT\" for hierarchy \"LCD_CONTENT:u1\"" {  } { { "urna.v" "u1" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400565517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_Content.v(65) " "Verilog HDL assignment warning at LCD_Content.v(65): truncated value with size 32 to match size of target (18)" {  } { { "LCD_Content.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565612 "|urna|LCD_CONTENT:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Content.v(73) " "Verilog HDL assignment warning at LCD_Content.v(73): truncated value with size 32 to match size of target (6)" {  } { { "LCD_Content.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565613 "|urna|LCD_CONTENT:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 LCD_Content.v(116) " "Verilog HDL assignment warning at LCD_Content.v(116): truncated value with size 9 to match size of target (7)" {  } { { "LCD_Content.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400565616 "|urna|LCD_CONTENT:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_CONTENT:u1\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_CONTENT:u1\|LCD_Controller:u0\"" {  } { { "LCD_Content.v" "u0" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400566147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitos digitos:a1 " "Elaborating entity \"digitos\" for hierarchy \"digitos:a1\"" {  } { { "urna.v" "a1" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400566186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(34) " "Verilog HDL assignment warning at digitos.v(34): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/digitos.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400566198 "|urna|digitos:a1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(40) " "Verilog HDL assignment warning at digitos.v(40): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/digitos.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540400566198 "|urna|digitos:a1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cadVencedr2\[0\] " "LATCH primitive \"cadVencedr2\[0\]\" is permanently disabled" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1540400570024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cadVencedr2\[1\] " "LATCH primitive \"cadVencedr2\[1\]\" is permanently disabled" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1540400570024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cadVencedr1\[2\] " "LATCH primitive \"cadVencedr1\[2\]\" is permanently disabled" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1540400570024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cadVencedr2\[2\] " "LATCH primitive \"cadVencedr2\[2\]\" is permanently disabled" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 127 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1540400570024 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "urna.v" "Div1" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "urna.v" "Mod1" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "urna.v" "Div2" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "urna.v" "Mod2" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "urna.v" "Div4" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "urna.v" "Mod4" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "urna.v" "Div0" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "urna.v" "Mod0" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "urna.v" "Div5" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "urna.v" "Mod5" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "urna.v" "Div3" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "urna.v" "Mod3" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400570573 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1540400570573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400571525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400571525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400571525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400571525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400571525 ""}  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540400571525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400571794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400571794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400571813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400571813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400571877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400571877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400572064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400572064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400572199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400572199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400572404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400572404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400572404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400572404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540400572404 ""}  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540400572404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540400572464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540400572464 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1540400573595 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1540400573595 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400574443 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1540400574443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540400574444 "|urna|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "confirma GND " "Pin \"confirma\" is stuck at GND" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540400574444 "|urna|confirma"} { "Warning" "WMLS_MLS_STUCK_PIN" "apuracao GND " "Pin \"apuracao\" is stuck at GND" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540400574444 "|urna|apuracao"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540400574444 "|urna|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540400574444 "|urna|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540400574444 "|urna|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540400574444 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540400578587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/output_files/urna.map.smsg " "Generated suppressed messages file C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/output_files/urna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540400579306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540400581621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400581621 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "finalizar " "No output dependent on input pin \"finalizar\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400587461 "|urna|finalizar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "corrigir " "No output dependent on input pin \"corrigir\"" {  } { { "urna.v" "" { Text "C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540400587461 "|urna|corrigir"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1540400587461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1132 " "Implemented 1132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540400587471 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540400587471 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1540400587471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1092 " "Implemented 1092 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540400587471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540400587471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540400587832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 14:03:07 2018 " "Processing ended: Wed Oct 24 14:03:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540400587832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540400587832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540400587832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540400587832 ""}
