#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13a2fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13a3140 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13942d0 .functor NOT 1, L_0x13ff130, C4<0>, C4<0>, C4<0>;
L_0x13fef10 .functor XOR 2, L_0x13fedb0, L_0x13fee70, C4<00>, C4<00>;
L_0x13ff020 .functor XOR 2, L_0x13fef10, L_0x13fef80, C4<00>, C4<00>;
v0x13f6e20_0 .net *"_ivl_10", 1 0, L_0x13fef80;  1 drivers
v0x13f6f20_0 .net *"_ivl_12", 1 0, L_0x13ff020;  1 drivers
v0x13f7000_0 .net *"_ivl_2", 1 0, L_0x13fa1e0;  1 drivers
v0x13f70c0_0 .net *"_ivl_4", 1 0, L_0x13fedb0;  1 drivers
v0x13f71a0_0 .net *"_ivl_6", 1 0, L_0x13fee70;  1 drivers
v0x13f72d0_0 .net *"_ivl_8", 1 0, L_0x13fef10;  1 drivers
v0x13f73b0_0 .net "a", 0 0, v0x13f1ca0_0;  1 drivers
v0x13f7450_0 .net "b", 0 0, v0x13f1d40_0;  1 drivers
v0x13f74f0_0 .net "c", 0 0, v0x13f1de0_0;  1 drivers
v0x13f7590_0 .var "clk", 0 0;
v0x13f7630_0 .net "d", 0 0, v0x13f1f20_0;  1 drivers
v0x13f76d0_0 .net "out_pos_dut", 0 0, L_0x13fea10;  1 drivers
v0x13f7770_0 .net "out_pos_ref", 0 0, L_0x13f8ca0;  1 drivers
v0x13f7810_0 .net "out_sop_dut", 0 0, L_0x13f9c00;  1 drivers
v0x13f78b0_0 .net "out_sop_ref", 0 0, L_0x13cc450;  1 drivers
v0x13f7950_0 .var/2u "stats1", 223 0;
v0x13f79f0_0 .var/2u "strobe", 0 0;
v0x13f7a90_0 .net "tb_match", 0 0, L_0x13ff130;  1 drivers
v0x13f7b60_0 .net "tb_mismatch", 0 0, L_0x13942d0;  1 drivers
v0x13f7c00_0 .net "wavedrom_enable", 0 0, v0x13f21f0_0;  1 drivers
v0x13f7cd0_0 .net "wavedrom_title", 511 0, v0x13f2290_0;  1 drivers
L_0x13fa1e0 .concat [ 1 1 0 0], L_0x13f8ca0, L_0x13cc450;
L_0x13fedb0 .concat [ 1 1 0 0], L_0x13f8ca0, L_0x13cc450;
L_0x13fee70 .concat [ 1 1 0 0], L_0x13fea10, L_0x13f9c00;
L_0x13fef80 .concat [ 1 1 0 0], L_0x13f8ca0, L_0x13cc450;
L_0x13ff130 .cmp/eeq 2, L_0x13fa1e0, L_0x13ff020;
S_0x13a32d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x13a3140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13946b0 .functor AND 1, v0x13f1de0_0, v0x13f1f20_0, C4<1>, C4<1>;
L_0x1394a90 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1394e70 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13950f0 .functor AND 1, L_0x1394a90, L_0x1394e70, C4<1>, C4<1>;
L_0x13adb40 .functor AND 1, L_0x13950f0, v0x13f1de0_0, C4<1>, C4<1>;
L_0x13cc450 .functor OR 1, L_0x13946b0, L_0x13adb40, C4<0>, C4<0>;
L_0x13f8120 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13f8190 .functor OR 1, L_0x13f8120, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13f82a0 .functor AND 1, v0x13f1de0_0, L_0x13f8190, C4<1>, C4<1>;
L_0x13f8360 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13f8430 .functor OR 1, L_0x13f8360, v0x13f1d40_0, C4<0>, C4<0>;
L_0x13f84a0 .functor AND 1, L_0x13f82a0, L_0x13f8430, C4<1>, C4<1>;
L_0x13f8620 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13f8690 .functor OR 1, L_0x13f8620, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13f85b0 .functor AND 1, v0x13f1de0_0, L_0x13f8690, C4<1>, C4<1>;
L_0x13f8820 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13f8920 .functor OR 1, L_0x13f8820, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13f89e0 .functor AND 1, L_0x13f85b0, L_0x13f8920, C4<1>, C4<1>;
L_0x13f8b90 .functor XNOR 1, L_0x13f84a0, L_0x13f89e0, C4<0>, C4<0>;
v0x1393c00_0 .net *"_ivl_0", 0 0, L_0x13946b0;  1 drivers
v0x1394000_0 .net *"_ivl_12", 0 0, L_0x13f8120;  1 drivers
v0x13943e0_0 .net *"_ivl_14", 0 0, L_0x13f8190;  1 drivers
v0x13947c0_0 .net *"_ivl_16", 0 0, L_0x13f82a0;  1 drivers
v0x1394ba0_0 .net *"_ivl_18", 0 0, L_0x13f8360;  1 drivers
v0x1394f80_0 .net *"_ivl_2", 0 0, L_0x1394a90;  1 drivers
v0x1395200_0 .net *"_ivl_20", 0 0, L_0x13f8430;  1 drivers
v0x13f0210_0 .net *"_ivl_24", 0 0, L_0x13f8620;  1 drivers
v0x13f02f0_0 .net *"_ivl_26", 0 0, L_0x13f8690;  1 drivers
v0x13f03d0_0 .net *"_ivl_28", 0 0, L_0x13f85b0;  1 drivers
v0x13f04b0_0 .net *"_ivl_30", 0 0, L_0x13f8820;  1 drivers
v0x13f0590_0 .net *"_ivl_32", 0 0, L_0x13f8920;  1 drivers
v0x13f0670_0 .net *"_ivl_36", 0 0, L_0x13f8b90;  1 drivers
L_0x7fa53e14c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13f0730_0 .net *"_ivl_38", 0 0, L_0x7fa53e14c018;  1 drivers
v0x13f0810_0 .net *"_ivl_4", 0 0, L_0x1394e70;  1 drivers
v0x13f08f0_0 .net *"_ivl_6", 0 0, L_0x13950f0;  1 drivers
v0x13f09d0_0 .net *"_ivl_8", 0 0, L_0x13adb40;  1 drivers
v0x13f0ab0_0 .net "a", 0 0, v0x13f1ca0_0;  alias, 1 drivers
v0x13f0b70_0 .net "b", 0 0, v0x13f1d40_0;  alias, 1 drivers
v0x13f0c30_0 .net "c", 0 0, v0x13f1de0_0;  alias, 1 drivers
v0x13f0cf0_0 .net "d", 0 0, v0x13f1f20_0;  alias, 1 drivers
v0x13f0db0_0 .net "out_pos", 0 0, L_0x13f8ca0;  alias, 1 drivers
v0x13f0e70_0 .net "out_sop", 0 0, L_0x13cc450;  alias, 1 drivers
v0x13f0f30_0 .net "pos0", 0 0, L_0x13f84a0;  1 drivers
v0x13f0ff0_0 .net "pos1", 0 0, L_0x13f89e0;  1 drivers
L_0x13f8ca0 .functor MUXZ 1, L_0x7fa53e14c018, L_0x13f84a0, L_0x13f8b90, C4<>;
S_0x13f1170 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x13a3140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13f1ca0_0 .var "a", 0 0;
v0x13f1d40_0 .var "b", 0 0;
v0x13f1de0_0 .var "c", 0 0;
v0x13f1e80_0 .net "clk", 0 0, v0x13f7590_0;  1 drivers
v0x13f1f20_0 .var "d", 0 0;
v0x13f2010_0 .var/2u "fail", 0 0;
v0x13f20b0_0 .var/2u "fail1", 0 0;
v0x13f2150_0 .net "tb_match", 0 0, L_0x13ff130;  alias, 1 drivers
v0x13f21f0_0 .var "wavedrom_enable", 0 0;
v0x13f2290_0 .var "wavedrom_title", 511 0;
E_0x13a1920/0 .event negedge, v0x13f1e80_0;
E_0x13a1920/1 .event posedge, v0x13f1e80_0;
E_0x13a1920 .event/or E_0x13a1920/0, E_0x13a1920/1;
S_0x13f14a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13f1170;
 .timescale -12 -12;
v0x13f16e0_0 .var/2s "i", 31 0;
E_0x13a17c0 .event posedge, v0x13f1e80_0;
S_0x13f17e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13f1170;
 .timescale -12 -12;
v0x13f19e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13f1ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13f1170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13f2470 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x13a3140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13f8e50 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13f8ee0 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13f9080 .functor AND 1, L_0x13f8e50, L_0x13f8ee0, C4<1>, C4<1>;
L_0x13f9190 .functor AND 1, L_0x13f9080, v0x13f1de0_0, C4<1>, C4<1>;
L_0x13f9390 .functor NOT 1, v0x13f1f20_0, C4<0>, C4<0>, C4<0>;
L_0x13f9510 .functor AND 1, L_0x13f9190, L_0x13f9390, C4<1>, C4<1>;
L_0x13f9660 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13f97e0 .functor AND 1, L_0x13f9660, v0x13f1d40_0, C4<1>, C4<1>;
L_0x13f98f0 .functor AND 1, L_0x13f97e0, v0x13f1de0_0, C4<1>, C4<1>;
L_0x13f99b0 .functor AND 1, L_0x13f98f0, v0x13f1f20_0, C4<1>, C4<1>;
L_0x13f9ad0 .functor OR 1, L_0x13f9510, L_0x13f99b0, C4<0>, C4<0>;
L_0x13f9b90 .functor AND 1, v0x13f1ca0_0, v0x13f1d40_0, C4<1>, C4<1>;
L_0x13f9c70 .functor AND 1, L_0x13f9b90, v0x13f1de0_0, C4<1>, C4<1>;
L_0x13f9d30 .functor AND 1, L_0x13f9c70, v0x13f1f20_0, C4<1>, C4<1>;
L_0x13f9c00 .functor OR 1, L_0x13f9ad0, L_0x13f9d30, C4<0>, C4<0>;
L_0x13f9f60 .functor OR 1, v0x13f1ca0_0, v0x13f1d40_0, C4<0>, C4<0>;
L_0x13fa060 .functor OR 1, L_0x13f9f60, v0x13f1de0_0, C4<0>, C4<0>;
L_0x13fa120 .functor OR 1, L_0x13fa060, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13fa280 .functor OR 1, v0x13f1ca0_0, v0x13f1d40_0, C4<0>, C4<0>;
L_0x13fa2f0 .functor OR 1, L_0x13fa280, v0x13f1de0_0, C4<0>, C4<0>;
L_0x13fa460 .functor NOT 1, v0x13f1f20_0, C4<0>, C4<0>, C4<0>;
L_0x13fa4d0 .functor OR 1, L_0x13fa2f0, L_0x13fa460, C4<0>, C4<0>;
L_0x13fa6a0 .functor AND 1, L_0x13fa120, L_0x13fa4d0, C4<1>, C4<1>;
L_0x13fa7b0 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13fa8f0 .functor OR 1, v0x13f1ca0_0, L_0x13fa7b0, C4<0>, C4<0>;
L_0x13fa9b0 .functor OR 1, L_0x13fa8f0, v0x13f1de0_0, C4<0>, C4<0>;
L_0x13fab50 .functor OR 1, L_0x13fa9b0, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13fac10 .functor AND 1, L_0x13fa6a0, L_0x13fab50, C4<1>, C4<1>;
L_0x13fae10 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13fae80 .functor OR 1, v0x13f1ca0_0, L_0x13fae10, C4<0>, C4<0>;
L_0x13fb040 .functor OR 1, L_0x13fae80, v0x13f1de0_0, C4<0>, C4<0>;
L_0x13fb100 .functor NOT 1, v0x13f1f20_0, C4<0>, C4<0>, C4<0>;
L_0x13fb280 .functor OR 1, L_0x13fb040, L_0x13fb100, C4<0>, C4<0>;
L_0x13fb390 .functor AND 1, L_0x13fac10, L_0x13fb280, C4<1>, C4<1>;
L_0x13fb5c0 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13fb630 .functor OR 1, v0x13f1ca0_0, L_0x13fb5c0, C4<0>, C4<0>;
L_0x13fb820 .functor NOT 1, v0x13f1de0_0, C4<0>, C4<0>, C4<0>;
L_0x13fb890 .functor OR 1, L_0x13fb630, L_0x13fb820, C4<0>, C4<0>;
L_0x13fb6f0 .functor OR 1, L_0x13fb890, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13fb7b0 .functor AND 1, L_0x13fb390, L_0x13fb6f0, C4<1>, C4<1>;
L_0x13fbcd0 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13fbd40 .functor OR 1, L_0x13fbcd0, v0x13f1d40_0, C4<0>, C4<0>;
L_0x13fbf60 .functor OR 1, L_0x13fbd40, v0x13f1de0_0, C4<0>, C4<0>;
L_0x13fc230 .functor NOT 1, v0x13f1f20_0, C4<0>, C4<0>, C4<0>;
L_0x13fc620 .functor OR 1, L_0x13fbf60, L_0x13fc230, C4<0>, C4<0>;
L_0x13fc730 .functor AND 1, L_0x13fb7b0, L_0x13fc620, C4<1>, C4<1>;
L_0x13fc9c0 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13fcc40 .functor OR 1, L_0x13fc9c0, v0x13f1d40_0, C4<0>, C4<0>;
L_0x13fce90 .functor NOT 1, v0x13f1de0_0, C4<0>, C4<0>, C4<0>;
L_0x13fcf00 .functor OR 1, L_0x13fcc40, L_0x13fce90, C4<0>, C4<0>;
L_0x13fd1b0 .functor OR 1, L_0x13fcf00, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13fd270 .functor AND 1, L_0x13fc730, L_0x13fd1b0, C4<1>, C4<1>;
L_0x13fd530 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13fd5a0 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13fd7d0 .functor OR 1, L_0x13fd530, L_0x13fd5a0, C4<0>, C4<0>;
L_0x13fd8e0 .functor OR 1, L_0x13fd7d0, v0x13f1de0_0, C4<0>, C4<0>;
L_0x13fdb70 .functor NOT 1, v0x13f1f20_0, C4<0>, C4<0>, C4<0>;
L_0x13fdbe0 .functor OR 1, L_0x13fd8e0, L_0x13fdb70, C4<0>, C4<0>;
L_0x13fded0 .functor AND 1, L_0x13fd270, L_0x13fdbe0, C4<1>, C4<1>;
L_0x13fdfe0 .functor NOT 1, v0x13f1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x13fe240 .functor NOT 1, v0x13f1d40_0, C4<0>, C4<0>, C4<0>;
L_0x13fe2b0 .functor OR 1, L_0x13fdfe0, L_0x13fe240, C4<0>, C4<0>;
L_0x13fe5c0 .functor NOT 1, v0x13f1de0_0, C4<0>, C4<0>, C4<0>;
L_0x13fe630 .functor OR 1, L_0x13fe2b0, L_0x13fe5c0, C4<0>, C4<0>;
L_0x13fe950 .functor OR 1, L_0x13fe630, v0x13f1f20_0, C4<0>, C4<0>;
L_0x13fea10 .functor AND 1, L_0x13fded0, L_0x13fe950, C4<1>, C4<1>;
v0x13f2630_0 .net *"_ivl_0", 0 0, L_0x13f8e50;  1 drivers
v0x13f2710_0 .net *"_ivl_10", 0 0, L_0x13f9510;  1 drivers
v0x13f27f0_0 .net *"_ivl_100", 0 0, L_0x13fd1b0;  1 drivers
v0x13f28e0_0 .net *"_ivl_102", 0 0, L_0x13fd270;  1 drivers
v0x13f29c0_0 .net *"_ivl_104", 0 0, L_0x13fd530;  1 drivers
v0x13f2af0_0 .net *"_ivl_106", 0 0, L_0x13fd5a0;  1 drivers
v0x13f2bd0_0 .net *"_ivl_108", 0 0, L_0x13fd7d0;  1 drivers
v0x13f2cb0_0 .net *"_ivl_110", 0 0, L_0x13fd8e0;  1 drivers
v0x13f2d90_0 .net *"_ivl_112", 0 0, L_0x13fdb70;  1 drivers
v0x13f2f00_0 .net *"_ivl_114", 0 0, L_0x13fdbe0;  1 drivers
v0x13f2fe0_0 .net *"_ivl_116", 0 0, L_0x13fded0;  1 drivers
v0x13f30c0_0 .net *"_ivl_118", 0 0, L_0x13fdfe0;  1 drivers
v0x13f31a0_0 .net *"_ivl_12", 0 0, L_0x13f9660;  1 drivers
v0x13f3280_0 .net *"_ivl_120", 0 0, L_0x13fe240;  1 drivers
v0x13f3360_0 .net *"_ivl_122", 0 0, L_0x13fe2b0;  1 drivers
v0x13f3440_0 .net *"_ivl_124", 0 0, L_0x13fe5c0;  1 drivers
v0x13f3520_0 .net *"_ivl_126", 0 0, L_0x13fe630;  1 drivers
v0x13f3710_0 .net *"_ivl_128", 0 0, L_0x13fe950;  1 drivers
v0x13f37f0_0 .net *"_ivl_14", 0 0, L_0x13f97e0;  1 drivers
v0x13f38d0_0 .net *"_ivl_16", 0 0, L_0x13f98f0;  1 drivers
v0x13f39b0_0 .net *"_ivl_18", 0 0, L_0x13f99b0;  1 drivers
v0x13f3a90_0 .net *"_ivl_2", 0 0, L_0x13f8ee0;  1 drivers
v0x13f3b70_0 .net *"_ivl_20", 0 0, L_0x13f9ad0;  1 drivers
v0x13f3c50_0 .net *"_ivl_22", 0 0, L_0x13f9b90;  1 drivers
v0x13f3d30_0 .net *"_ivl_24", 0 0, L_0x13f9c70;  1 drivers
v0x13f3e10_0 .net *"_ivl_26", 0 0, L_0x13f9d30;  1 drivers
v0x13f3ef0_0 .net *"_ivl_30", 0 0, L_0x13f9f60;  1 drivers
v0x13f3fd0_0 .net *"_ivl_32", 0 0, L_0x13fa060;  1 drivers
v0x13f40b0_0 .net *"_ivl_34", 0 0, L_0x13fa120;  1 drivers
v0x13f4190_0 .net *"_ivl_36", 0 0, L_0x13fa280;  1 drivers
v0x13f4270_0 .net *"_ivl_38", 0 0, L_0x13fa2f0;  1 drivers
v0x13f4350_0 .net *"_ivl_4", 0 0, L_0x13f9080;  1 drivers
v0x13f4430_0 .net *"_ivl_40", 0 0, L_0x13fa460;  1 drivers
v0x13f4720_0 .net *"_ivl_42", 0 0, L_0x13fa4d0;  1 drivers
v0x13f4800_0 .net *"_ivl_44", 0 0, L_0x13fa6a0;  1 drivers
v0x13f48e0_0 .net *"_ivl_46", 0 0, L_0x13fa7b0;  1 drivers
v0x13f49c0_0 .net *"_ivl_48", 0 0, L_0x13fa8f0;  1 drivers
v0x13f4aa0_0 .net *"_ivl_50", 0 0, L_0x13fa9b0;  1 drivers
v0x13f4b80_0 .net *"_ivl_52", 0 0, L_0x13fab50;  1 drivers
v0x13f4c60_0 .net *"_ivl_54", 0 0, L_0x13fac10;  1 drivers
v0x13f4d40_0 .net *"_ivl_56", 0 0, L_0x13fae10;  1 drivers
v0x13f4e20_0 .net *"_ivl_58", 0 0, L_0x13fae80;  1 drivers
v0x13f4f00_0 .net *"_ivl_6", 0 0, L_0x13f9190;  1 drivers
v0x13f4fe0_0 .net *"_ivl_60", 0 0, L_0x13fb040;  1 drivers
v0x13f50c0_0 .net *"_ivl_62", 0 0, L_0x13fb100;  1 drivers
v0x13f51a0_0 .net *"_ivl_64", 0 0, L_0x13fb280;  1 drivers
v0x13f5280_0 .net *"_ivl_66", 0 0, L_0x13fb390;  1 drivers
v0x13f5360_0 .net *"_ivl_68", 0 0, L_0x13fb5c0;  1 drivers
v0x13f5440_0 .net *"_ivl_70", 0 0, L_0x13fb630;  1 drivers
v0x13f5520_0 .net *"_ivl_72", 0 0, L_0x13fb820;  1 drivers
v0x13f5600_0 .net *"_ivl_74", 0 0, L_0x13fb890;  1 drivers
v0x13f56e0_0 .net *"_ivl_76", 0 0, L_0x13fb6f0;  1 drivers
v0x13f57c0_0 .net *"_ivl_78", 0 0, L_0x13fb7b0;  1 drivers
v0x13f58a0_0 .net *"_ivl_8", 0 0, L_0x13f9390;  1 drivers
v0x13f5980_0 .net *"_ivl_80", 0 0, L_0x13fbcd0;  1 drivers
v0x13f5a60_0 .net *"_ivl_82", 0 0, L_0x13fbd40;  1 drivers
v0x13f5b40_0 .net *"_ivl_84", 0 0, L_0x13fbf60;  1 drivers
v0x13f5c20_0 .net *"_ivl_86", 0 0, L_0x13fc230;  1 drivers
v0x13f5d00_0 .net *"_ivl_88", 0 0, L_0x13fc620;  1 drivers
v0x13f5de0_0 .net *"_ivl_90", 0 0, L_0x13fc730;  1 drivers
v0x13f5ec0_0 .net *"_ivl_92", 0 0, L_0x13fc9c0;  1 drivers
v0x13f5fa0_0 .net *"_ivl_94", 0 0, L_0x13fcc40;  1 drivers
v0x13f6080_0 .net *"_ivl_96", 0 0, L_0x13fce90;  1 drivers
v0x13f6160_0 .net *"_ivl_98", 0 0, L_0x13fcf00;  1 drivers
v0x13f6240_0 .net "a", 0 0, v0x13f1ca0_0;  alias, 1 drivers
v0x13f66f0_0 .net "b", 0 0, v0x13f1d40_0;  alias, 1 drivers
v0x13f67e0_0 .net "c", 0 0, v0x13f1de0_0;  alias, 1 drivers
v0x13f68d0_0 .net "d", 0 0, v0x13f1f20_0;  alias, 1 drivers
v0x13f69c0_0 .net "out_pos", 0 0, L_0x13fea10;  alias, 1 drivers
v0x13f6a80_0 .net "out_sop", 0 0, L_0x13f9c00;  alias, 1 drivers
S_0x13f6c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x13a3140;
 .timescale -12 -12;
E_0x13899f0 .event anyedge, v0x13f79f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13f79f0_0;
    %nor/r;
    %assign/vec4 v0x13f79f0_0, 0;
    %wait E_0x13899f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13f1170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f2010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f20b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13f1170;
T_4 ;
    %wait E_0x13a1920;
    %load/vec4 v0x13f2150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f2010_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13f1170;
T_5 ;
    %wait E_0x13a17c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %wait E_0x13a17c0;
    %load/vec4 v0x13f2010_0;
    %store/vec4 v0x13f20b0_0, 0, 1;
    %fork t_1, S_0x13f14a0;
    %jmp t_0;
    .scope S_0x13f14a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f16e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13f16e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13a17c0;
    %load/vec4 v0x13f16e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f16e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13f16e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13f1170;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a1920;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1d40_0, 0;
    %assign/vec4 v0x13f1ca0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13f2010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13f20b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13a3140;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f7590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f79f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x13a3140;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13f7590_0;
    %inv;
    %store/vec4 v0x13f7590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x13a3140;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13f1e80_0, v0x13f7b60_0, v0x13f73b0_0, v0x13f7450_0, v0x13f74f0_0, v0x13f7630_0, v0x13f78b0_0, v0x13f7810_0, v0x13f7770_0, v0x13f76d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13a3140;
T_9 ;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x13a3140;
T_10 ;
    %wait E_0x13a1920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f7950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7950_0, 4, 32;
    %load/vec4 v0x13f7a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f7950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13f78b0_0;
    %load/vec4 v0x13f78b0_0;
    %load/vec4 v0x13f7810_0;
    %xor;
    %load/vec4 v0x13f78b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13f7770_0;
    %load/vec4 v0x13f7770_0;
    %load/vec4 v0x13f76d0_0;
    %xor;
    %load/vec4 v0x13f7770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13f7950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
