s1(25Aug2019:23:17:57):  xrun -covoverwrite -covtest uart16550_verif_pkg_3 -coverage all -linedebug -UVMLINEDEBUG -c -access rwc +acc -disable_sem2009 -ALLOWREDEFINITION +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/all_labs/solutions/145-uvm_reg /local/work/aedvices/francois/STVerifSchool_Training_Labs/all_labs/solutions/145-uvm_reg/uart16550_verif_pkg.sv 
s2(25Aug2019:23:18:16):  xrun -linedebug -c +define+LITLE_ENDIAN -access rwc +acc +cover -timescale 1ns/10ps +define+AEDV_LAB_SCOREBOARD +define+AEDV_LAB_ASSERTION +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/raminfr.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_debug_if.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_rfifo.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_tfifo.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_receiver.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_transmitter.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_sync_flops.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_regs.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_wb.v +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog/uart_top.v 
s3(25Aug2019:23:18:16):  xrun -linedebug -c +define+LITLE_ENDIAN -access rwc +acc +cover -timescale 1ns/10ps +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/apb2wb_bridge/src /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/apb2wb_bridge/src/apb2wb_bridge.v 
s4(25Aug2019:23:18:17):  xrun -linedebug -c +define+LITLE_ENDIAN -access rwc +acc +cover -timescale 1ns/10ps +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart_apb/src +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/apb2wb_bridge/src /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart_apb/src/uart_apb.v 
s5(25Aug2019:23:18:21):  xrun -covoverwrite -covtest uart16550_verif_pkg_3 -coverage all -linedebug -UVMLINEDEBUG -c -access rwc +acc -disable_sem2009 -ALLOWREDEFINITION +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/all_labs/solutions/145-uvm_reg /local/work/aedvices/francois/STVerifSchool_Training_Labs/all_labs/solutions/145-uvm_reg/uart16550_verif_pkg.sv 
s6(25Aug2019:23:18:25):  xrun -linedebug -UVMLINEDEBUG -c +define+IMPORT_LAB_PKG +acc=mnprt -timescale 1ns/10ps -access rwc -uvm -ALLOWREDEFINITION +acc=mnprt +acc=mnprt +acc=mnprt +acc=mnprt +acc=mnprt +acc=mnprt +acc=mnprt +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/uart/src/sv /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/uart/src/sv/uart_if.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/uart/src/sv /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/uart/src/sv/aed_uart_pkg.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/apb/src/sv /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/apb/src/sv/apb_if.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/apb/src/sv /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/apb/src/sv/aed_apb_pkg.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/sideband/src/sv /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/sideband/src/sv/sideband_if.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/sideband/src/sv /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/sideband/src/sv/aed_sideband_pkg.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/uart_tb +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/apb/src/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/uart/src/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/uart16550/testbench.4.full_uvm/uart16550_verif_pkg/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/uart16550/testbench.4.full_uvm/uart16550_verif_seq_lib_pkg/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/uart16550/testbench.4.full_uvm/uart16550_verif_complete_seq_lib_pkg/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/uart16550/testbench.4.full_uvm/uart16550_verif_test_pkg/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/uart_tb /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/uart_tb/uart_ip_verif_pkg.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/apb/src/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/uart/src/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/uart16550/dut/uart16550_core/uart16550/rtl/verilog/" +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/uart_tb +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/registers/ids +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/uart_tb /local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/uart_tb/uart_ip_tb.sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/apb/src/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/vip/uart/src/sv +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/opencores/uart_apb/uart16550_core/uart16550/rtl/verilog +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/uart16550/dut/uart16550_core/uart16550/rtl/verilog/" +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/platform/aedvices/uart_tb +incdir+/local/work/aedvices/francois/STVerifSchool_Training_Labs/all_labs/solutions/145-uvm_reg /local/work/aedvices/francois/STVerifSchool_Training_Labs/all_labs/solutions/145-uvm_reg/uart16550_verif_pkg.sv 
