#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Jul 11 04:31:49 2019
# Process ID: 12378
# Current directory: /u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1/top.vds
# Journal file: /u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k160tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12409 
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_cdc_async_rst [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15360]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.863 ; gain = 72.504 ; free physical = 191630 ; free virtual = 253138
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/top.v:24]
	Parameter COUNTER_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20867]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20867]
INFO: [Synth 8-6157] synthesizing module 'core' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:23]
	Parameter IDLE bound to: 9'b000000001 
	Parameter CONFIG_ACCEPTED bound to: 9'b000000010 
	Parameter DECODE bound to: 9'b000000100 
	Parameter SET_RELAY bound to: 9'b000001000 
	Parameter READY_TO_MEASURE bound to: 9'b000010000 
	Parameter MEASURE bound to: 9'b000100000 
	Parameter MEASUREMENT_DONE bound to: 9'b001000000 
	Parameter ENCODE bound to: 9'b010000000 
	Parameter NOTIFY bound to: 9'b100000000 
INFO: [Synth 8-155] case statement is not full and has no default [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:75]
INFO: [Synth 8-6155] done synthesizing module 'core' (2#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/debouncer.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 1023 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (3#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (4#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'sync_counter' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/sync_counter.v:23]
	Parameter WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/sync_counter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sync_counter' (5#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/sync_counter.v:23]
WARNING: [Synth 8-689] width (27) of port connection 'avalanche_count' does not match port width (28) of module 'sync_counter' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/top.v:239]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_fpgatopc' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1/.Xil/Vivado-12378-linrack6.ee.columbia.edu/realtime/fifo_generator_fpgatopc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_fpgatopc' (6#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1/.Xil/Vivado-12378-linrack6.ee.columbia.edu/realtime/fifo_generator_fpgatopc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_pctofpga' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1/.Xil/Vivado-12378-linrack6.ee.columbia.edu/realtime/fifo_generator_pctofpga_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_pctofpga' (7#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1/.Xil/Vivado-12378-linrack6.ee.columbia.edu/realtime/fifo_generator_pctofpga_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'encoder_fast_32b' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v:23]
	Parameter COUNTER_WIDTH bound to: 27 - type: integer 
	Parameter IDLE bound to: 6'b000001 
	Parameter FIRST_PACKET_ATTEMPTED bound to: 6'b000010 
	Parameter FIRST_PACKET_FAILED bound to: 6'b000100 
	Parameter FILL_FIFO bound to: 6'b001000 
	Parameter DONE bound to: 6'b010000 
	Parameter NOT_ACKNOWLEDGED bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v:87]
INFO: [Synth 8-6155] done synthesizing module 'encoder_fast_32b' (8#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_fast_32b' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:23]
	Parameter IDLE bound to: 6'b000001 
	Parameter FIRST_READ_ATTEMPTED bound to: 6'b000010 
	Parameter FIRST_READ_RETRY bound to: 6'b000100 
	Parameter EMPTY_FIFO bound to: 6'b001000 
	Parameter DONE bound to: 6'b010000 
	Parameter WAIT_FOR_ACK bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:74]
INFO: [Synth 8-6155] done synthesizing module 'decoder_fast_32b' (9#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'relay_controller' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:23]
	Parameter IDLE bound to: 7'b0000001 
	Parameter CONFIG bound to: 7'b0000010 
	Parameter SHIFT bound to: 7'b0000100 
	Parameter LATCH bound to: 7'b0001000 
	Parameter RELAY_SET bound to: 7'b0010000 
	Parameter HOLD bound to: 7'b0100000 
	Parameter CLEAR bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'relay_clock_generator_no_reset' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_clock_generator_no_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'relay_clock_generator_no_reset' (10#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_clock_generator_no_reset.v:23]
INFO: [Synth 8-6157] synthesizing module 'relay_shift_register' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:23]
	Parameter IDLE bound to: 5'b00001 
	Parameter WAIT_FOR_DATA bound to: 5'b00010 
	Parameter CAPTURE_SHIFT_OUT_BITS bound to: 5'b00100 
	Parameter SHIFT_OUT bound to: 5'b01000 
	Parameter DONE bound to: 5'b10000 
WARNING: [Synth 8-567] referenced signal 'clk_latch' should be on the sensitivity list [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:77]
WARNING: [Synth 8-567] referenced signal 'clk_latch' should be on the sensitivity list [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:101]
WARNING: [Synth 8-567] referenced signal 'clock_pin' should be on the sensitivity list [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:101]
WARNING: [Synth 8-567] referenced signal 'shift_out' should be on the sensitivity list [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:118]
INFO: [Synth 8-6155] done synthesizing module 'relay_shift_register' (11#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:139]
INFO: [Synth 8-6155] done synthesizing module 'relay_controller' (12#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'okHost' [/u5/krenehan/vivado/FrontPanelHDL/XEM7360-K160T/Vivado/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23616]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (13#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23616]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20853]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (14#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20853]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26838]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (15#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26838]
WARNING: [Synth 8-350] instance 'mmcm0' of module 'MMCME2_BASE' requires 18 connections, but only 6 given [/u5/krenehan/vivado/FrontPanelHDL/XEM7360-K160T/Vivado/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'GND' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4950]
INFO: [Synth 8-6155] done synthesizing module 'GND' (17#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4950]
INFO: [Synth 8-6157] synthesizing module 'VCC' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53065]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (18#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53065]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (19#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (20#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (20#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26489]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (21#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26489]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26451]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (22#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26451]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (22#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (22#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (22#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (23#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26489]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (23#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26489]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (23#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (23#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26417]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (24#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26417]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (25#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_v13_2_0' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15468]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15981]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15982]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15983]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15984]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26451]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26451]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26451]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26451]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26489]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26489]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26417]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (26#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26417]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (27#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (28#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49849]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (29#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49849]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (29#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:17096]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15360]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15370]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (29#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (30#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15360]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26531]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (30#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_v13_2_0' (31#1) [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/imports/Vivado/okCoreHarness.v:15468]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3039]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (33#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3039]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (33#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (33#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (34#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44874]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (35#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44874]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (35#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (35#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (35#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45121]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45121]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26627]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (36#1) [/tools/cad/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26648]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'okHI' of module 'okHost' requires 9 connections, but only 7 given [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/top.v:322]
	Parameter N bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[112]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[111]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[110]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[109]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[108]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[107]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[106]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[105]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[104]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[103]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[102]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[101]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[100]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[99]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[98]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[97]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[96]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[95]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[94]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[93]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[92]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[91]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[90]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[89]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[88]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[87]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[86]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[85]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[84]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[83]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[82]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[81]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[80]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[79]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[78]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[77]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[76]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[75]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[74]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[73]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[72]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[71]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[70]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[69]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[68]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[67]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[66]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[65]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[64]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[63]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[62]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[61]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[60]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[59]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[58]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[57]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[56]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[55]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[54]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[53]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[52]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[51]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[50]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[49]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[48]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[47]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[46]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[45]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[43]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[42]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[31]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[30]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[29]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[28]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[27]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[26]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[25]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[24]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[23]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[22]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[21]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[20]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[19]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[18]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[17]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[16]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[15]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[14]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[13]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[12]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[11]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[10]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[9]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[8]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[7]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[6]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[5]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[4]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[3]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.984 ; gain = 129.625 ; free physical = 191628 ; free virtual = 253139
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin okWireOut:ep_datain[31] to constant 0 [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/top.v:358]
WARNING: [Synth 8-3295] tying undriven pin okWireOut:ep_datain[30] to constant 0 [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/top.v:358]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1497.984 ; gain = 129.625 ; free physical = 191638 ; free virtual = 253148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1497.984 ; gain = 129.625 ; free physical = 191638 ; free virtual = 253148
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/ip/fifo_generator_fpgatopc/fifo_generator_fpgatopc/fifo_generator_fpgatopc_in_context.xdc] for cell 'frontpanel_fifo_32b_fpgatopc'
Finished Parsing XDC File [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/ip/fifo_generator_fpgatopc/fifo_generator_fpgatopc/fifo_generator_fpgatopc_in_context.xdc] for cell 'frontpanel_fifo_32b_fpgatopc'
Parsing XDC File [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/ip/fifo_generator_pctofpga/fifo_generator_pctofpga/fifo_generator_pctofpga_in_context.xdc] for cell 'frontpanel_fifo_32b_pctofpga'
Finished Parsing XDC File [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/ip/fifo_generator_pctofpga/fifo_generator_pctofpga/fifo_generator_pctofpga_in_context.xdc] for cell 'frontpanel_fifo_32b_pctofpga'
Parsing XDC File [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/constrs_1/imports/Downloads/xem7360.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/constrs_1/imports/Downloads/xem7360.xdc:72]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/constrs_1/imports/Downloads/xem7360.xdc:73]
INFO: [Timing 38-2] Deriving generated clocks [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/constrs_1/imports/Downloads/xem7360.xdc:98]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_mmcm0_clk0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/constrs_1/imports/Downloads/xem7360.xdc:1729]
Finished Parsing XDC File [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/constrs_1/imports/Downloads/xem7360.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/constrs_1/imports/Downloads/xem7360.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.633 ; gain = 0.000 ; free physical = 191329 ; free virtual = 252838
Sourcing Tcl File [/tools/cad/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/cad/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/cad/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.633 ; gain = 0.000 ; free physical = 191329 ; free virtual = 252838
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.633 ; gain = 0.000 ; free physical = 191329 ; free virtual = 252839
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.633 ; gain = 0.000 ; free physical = 191329 ; free virtual = 252839
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1824.633 ; gain = 1.000 ; free physical = 191329 ; free virtual = 252839
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1824.633 ; gain = 456.273 ; free physical = 191439 ; free virtual = 252949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1824.633 ; gain = 456.273 ; free physical = 191439 ; free virtual = 252949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for frontpanel_fifo_32b_fpgatopc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frontpanel_fifo_32b_pctofpga. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1824.633 ; gain = 456.273 ; free physical = 191439 ; free virtual = 252949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'core'
INFO: [Synth 8-5546] ROM "config_accepted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "results_written" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready_to_measure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "counter_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'encoder_fast_32b'
INFO: [Synth 8-5544] ROM "wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decoder_fast_32b'
INFO: [Synth 8-5544] ROM "rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'relay_shift_register'
INFO: [Synth 8-5546] ROM "shift_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'relay_controller'
INFO: [Synth 8-5546] ROM "latch_pin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                       0000000001 |                        000000000
*
                    IDLE |                       0000000010 |                        000000001
         CONFIG_ACCEPTED |                       0000000100 |                        000000010
                  DECODE |                       0000001000 |                        000000100
               SET_RELAY |                       0000010000 |                        000001000
        READY_TO_MEASURE |                       0000100000 |                        000010000
                 MEASURE |                       0001000000 |                        000100000
        MEASUREMENT_DONE |                       0010000000 |                        001000000
                  ENCODE |                       0100000000 |                        010000000
                  NOTIFY |                       1000000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'core'
WARNING: [Synth 8-327] inferring latch for variable 'config_accepted_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'decoder_read_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'encoder_write_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'set_relay_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'clear_relay_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'counter_enable_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'counter_clear_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'results_written_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'ready_to_measure_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/core.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'wr_en_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
  FIRST_PACKET_ATTEMPTED |                          0000010 |                          0000010
     FIRST_PACKET_FAILED |                          0000100 |                          0000100
               FILL_FIFO |                          0001000 |                          0001000
                    DONE |                          0010000 |                          0010000
        NOT_ACKNOWLEDGED |                          0100000 |                          0100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'encoder_fast_32b'
WARNING: [Synth 8-327] inferring latch for variable 'fill_fifo_flag_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'packet_written_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'reset_fill_fifo_flag_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'full_packet_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:126]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
    FIRST_READ_ATTEMPTED |                          0000010 |                          0000010
        FIRST_READ_RETRY |                          0000100 |                          0000100
              EMPTY_FIFO |                          0001000 |                          0001000
                    DONE |                          0010000 |                          0010000
            WAIT_FOR_ACK |                          0100000 |                          0100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'decoder_fast_32b'
WARNING: [Synth 8-327] inferring latch for variable 'rd_en_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'packet_read_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'empty_fifo_flag_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'reset_empty_fifo_flag_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'shift_done_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:122]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
           WAIT_FOR_DATA |                            00010 |                            00010
               SHIFT_OUT |                            01000 |                            01000
                    DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'relay_shift_register'
WARNING: [Synth 8-327] inferring latch for variable 'clk_latch_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'data_pin_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'capture_shift_out_bits_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_shift_register.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'latch_pin_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:143]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
                  CONFIG |                          0000010 |                          0000010
                   SHIFT |                          0000100 |                          0000100
                   LATCH |                          0001000 |                          0001000
               RELAY_SET |                          0010000 |                          0010000
                    HOLD |                          0100000 |                          0100000
                   CLEAR |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'relay_controller'
WARNING: [Synth 8-327] inferring latch for variable 'clear_n_pin_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'enable_n_pin_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'relay_set_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'holding_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'shift_start_reg' [/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.srcs/sources_1/new/relay_controller.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191430 ; free virtual = 252941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "debouncer/counter_full" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port led_activelow[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port led_activelow[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port led_activelow[1] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\encoder_fast_32b/state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (okWireOut/\wirehold_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (okWireOut/\wirehold_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_fast_32b/state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relay_controller/relay_shift_register/state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (core/FSM_onehot_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (decoder_fast_32b/full_packet_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lf38b0951701b1c1d5bc7a746e996b3c6_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191418 ; free virtual = 252932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191299 ; free virtual = 252813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191295 ; free virtual = 252809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |fifo_generator_fpgatopc |         1|
|2     |fifo_generator_pctofpga |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |fifo_generator_fpgatopc |     1|
|2     |fifo_generator_pctofpga |     1|
|3     |BUFG                    |     5|
|4     |CARRY4                  |    57|
|5     |DNA_PORT                |     1|
|6     |LUT1                    |    64|
|7     |LUT2                    |    98|
|8     |LUT3                    |    80|
|9     |LUT4                    |   252|
|10    |LUT5                    |   147|
|11    |LUT6                    |   424|
|12    |LUT6_2                  |    50|
|13    |MMCME2_BASE             |     1|
|14    |RAM128X1S               |     8|
|15    |RAM32M                  |     4|
|16    |RAMB18E1                |     1|
|17    |RAMB18E1_1              |     1|
|18    |RAMB36E1                |     1|
|19    |FDCE                    |   187|
|20    |FDPE                    |    37|
|21    |FDRE                    |   808|
|22    |FDSE                    |    55|
|23    |LD                      |    31|
|24    |LDC                     |     1|
|25    |IBUF                    |    15|
|26    |IBUFDS                  |     1|
|27    |IBUFG                   |     1|
|28    |IBUFGDS                 |     1|
|29    |IOBUF                   |    33|
|30    |OBUF                    |    12|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191294 ; free virtual = 252808
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 527 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1825.633 ; gain = 130.625 ; free physical = 191349 ; free virtual = 252863
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191360 ; free virtual = 252874
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1825.633 ; gain = 0.000 ; free physical = 191290 ; free virtual = 252804
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LD => LDCE: 31 instances
  LDC => LDCE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
292 Infos, 244 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1825.633 ; gain = 457.273 ; free physical = 191348 ; free virtual = 252862
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1825.633 ; gain = 0.000 ; free physical = 191348 ; free virtual = 252862
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/u5/krenehan/vivado/pdp_test_proj/pdp_test_proj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 04:32:52 2019...
