// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.050000,HLS_SYN_LAT=32780,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=128,HLS_SYN_FF=3942,HLS_SYN_LUT=3247}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A,
        b_Addr_A,
        b_EN_A,
        b_WEN_A,
        b_Din_A,
        b_Dout_A,
        b_Clk_A,
        b_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 34'b1;
parameter    ap_ST_fsm_pp0_stage0 = 34'b10;
parameter    ap_ST_fsm_pp0_stage1 = 34'b100;
parameter    ap_ST_fsm_pp0_stage2 = 34'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 34'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 34'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 34'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 34'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 34'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 34'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 34'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 34'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 34'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 34'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 34'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 34'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 34'b10000000000000000;
parameter    ap_ST_fsm_pp0_stage16 = 34'b100000000000000000;
parameter    ap_ST_fsm_pp0_stage17 = 34'b1000000000000000000;
parameter    ap_ST_fsm_pp0_stage18 = 34'b10000000000000000000;
parameter    ap_ST_fsm_pp0_stage19 = 34'b100000000000000000000;
parameter    ap_ST_fsm_pp0_stage20 = 34'b1000000000000000000000;
parameter    ap_ST_fsm_pp0_stage21 = 34'b10000000000000000000000;
parameter    ap_ST_fsm_pp0_stage22 = 34'b100000000000000000000000;
parameter    ap_ST_fsm_pp0_stage23 = 34'b1000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage24 = 34'b10000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage25 = 34'b100000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage26 = 34'b1000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage27 = 34'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage28 = 34'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage29 = 34'b1000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage30 = 34'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage31 = 34'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state45 = 34'b1000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv53_0 = 53'b00000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv11_6 = 11'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv11_7 = 11'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv11_A = 11'b1010;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv11_B = 11'b1011;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv11_C = 11'b1100;
parameter    ap_const_lv58_6 = 58'b110;
parameter    ap_const_lv11_D = 11'b1101;
parameter    ap_const_lv11_E = 11'b1110;
parameter    ap_const_lv58_7 = 58'b111;
parameter    ap_const_lv11_F = 11'b1111;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv11_10 = 11'b10000;
parameter    ap_const_lv58_8 = 58'b1000;
parameter    ap_const_lv11_11 = 11'b10001;
parameter    ap_const_lv10_220 = 10'b1000100000;
parameter    ap_const_lv11_12 = 11'b10010;
parameter    ap_const_lv58_9 = 58'b1001;
parameter    ap_const_lv11_13 = 11'b10011;
parameter    ap_const_lv10_260 = 10'b1001100000;
parameter    ap_const_lv11_14 = 11'b10100;
parameter    ap_const_lv58_A = 58'b1010;
parameter    ap_const_lv11_15 = 11'b10101;
parameter    ap_const_lv10_2A0 = 10'b1010100000;
parameter    ap_const_lv11_16 = 11'b10110;
parameter    ap_const_lv58_B = 58'b1011;
parameter    ap_const_lv11_17 = 11'b10111;
parameter    ap_const_lv10_2E0 = 10'b1011100000;
parameter    ap_const_lv11_18 = 11'b11000;
parameter    ap_const_lv58_C = 58'b1100;
parameter    ap_const_lv11_19 = 11'b11001;
parameter    ap_const_lv11_1A = 11'b11010;
parameter    ap_const_lv58_D = 58'b1101;
parameter    ap_const_lv11_1B = 11'b11011;
parameter    ap_const_lv11_1C = 11'b11100;
parameter    ap_const_lv58_E = 58'b1110;
parameter    ap_const_lv11_1D = 11'b11101;
parameter    ap_const_lv11_1E = 11'b11110;
parameter    ap_const_lv58_F = 58'b1111;
parameter    ap_const_lv11_1F = 11'b11111;
parameter    ap_const_lv11_3E0 = 11'b1111100000;
parameter    ap_const_lv32_21 = 32'b100001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;
output  [31:0] b_Addr_A;
output   b_EN_A;
output  [3:0] b_WEN_A;
output  [31:0] b_Din_A;
input  [31:0] b_Dout_A;
output   b_Clk_A;
output   b_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg b_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1582;
reg   [5:0] i_reg_1593;
reg   [5:0] j_reg_1604;
reg   [31:0] reg_1615;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_3429;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [0:0] tmp_3_reg_3622;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage16;
wire   [0:0] ap_CS_fsm_pp0_stage19;
wire   [0:0] ap_CS_fsm_pp0_stage22;
wire   [0:0] ap_CS_fsm_pp0_stage25;
wire   [0:0] ap_CS_fsm_pp0_stage28;
wire   [0:0] ap_CS_fsm_pp0_stage31;
reg   [31:0] reg_1619;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [0:0] ap_CS_fsm_pp0_stage17;
wire   [0:0] ap_CS_fsm_pp0_stage20;
wire   [0:0] ap_CS_fsm_pp0_stage23;
wire   [0:0] ap_CS_fsm_pp0_stage26;
wire   [0:0] ap_CS_fsm_pp0_stage29;
reg   [31:0] reg_1623;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [0:0] ap_CS_fsm_pp0_stage18;
wire   [0:0] ap_CS_fsm_pp0_stage21;
wire   [0:0] ap_CS_fsm_pp0_stage24;
wire   [0:0] ap_CS_fsm_pp0_stage27;
wire   [0:0] ap_CS_fsm_pp0_stage30;
wire   [0:0] exitcond_flatten_fu_1627_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429;
wire   [10:0] indvar_flatten_next_fu_1633_p2;
reg   [10:0] indvar_flatten_next_reg_3433;
wire   [5:0] j_mid2_fu_1651_p3;
reg   [5:0] j_mid2_reg_3438;
wire   [0:0] tmp_mid2_fu_1671_p3;
reg   [0:0] tmp_mid2_reg_3466;
wire   [5:0] tmp_1_mid2_v_fu_1679_p3;
reg   [5:0] tmp_1_mid2_v_reg_3470;
wire   [10:0] tmp_1_fu_1687_p3;
reg   [10:0] tmp_1_reg_3475;
wire   [63:0] tmp_6_fu_1700_p1;
reg   [63:0] tmp_6_reg_3516;
wire   [63:0] tmp_9_fu_1755_p1;
reg   [63:0] tmp_9_reg_3577;
wire   [0:0] tmp_3_fu_1773_p2;
wire   [7:0] tmp_6_cast37_cast1_fu_1778_p1;
reg   [7:0] tmp_6_cast37_cast1_reg_3658;
wire   [31:0] b_copy_0_q0;
reg  signed [31:0] b_copy_0_load_reg_3668;
wire  signed [31:0] a_row_0_1_fu_1809_p3;
wire   [31:0] b_copy_1_q0;
reg  signed [31:0] b_copy_1_load_reg_3693;
wire  signed [31:0] a_row_1_1_fu_1851_p3;
wire   [7:0] tmp_73_fu_1863_p2;
reg   [7:0] tmp_73_reg_3713;
wire   [31:0] b_copy_2_q0;
reg  signed [31:0] b_copy_2_load_reg_3724;
wire  signed [31:0] a_row_2_1_fu_1895_p3;
wire   [31:0] b_copy_3_q0;
reg  signed [31:0] b_copy_3_load_reg_3749;
wire  signed [31:0] a_row_3_1_fu_1937_p3;
wire   [8:0] tmp_6_cast37_cast_fu_1949_p1;
reg   [8:0] tmp_6_cast37_cast_reg_3769;
wire   [31:0] b_copy_4_q0;
reg  signed [31:0] b_copy_4_load_reg_3780;
wire  signed [31:0] a_row_4_1_fu_1985_p3;
wire   [31:0] b_copy_5_q0;
reg  signed [31:0] b_copy_5_load_reg_3805;
wire  signed [31:0] a_row_5_1_fu_2027_p3;
wire   [8:0] tmp_77_fu_2039_p2;
reg   [8:0] tmp_77_reg_3825;
wire   [31:0] grp_fu_1829_p2;
reg   [31:0] tmp_s_reg_3835;
wire   [31:0] b_copy_6_q0;
reg  signed [31:0] b_copy_6_load_reg_3840;
wire  signed [31:0] a_row_6_1_fu_2071_p3;
wire   [31:0] grp_fu_1873_p2;
reg   [31:0] tmp_2_1_reg_3865;
wire   [31:0] b_copy_7_q0;
reg  signed [31:0] b_copy_7_load_reg_3870;
wire  signed [31:0] a_row_7_1_fu_2113_p3;
wire   [8:0] tmp_79_fu_2125_p2;
reg   [8:0] tmp_79_reg_3890;
wire   [31:0] grp_fu_1915_p2;
reg   [31:0] tmp_2_2_reg_3900;
wire   [31:0] b_copy_8_q0;
reg  signed [31:0] b_copy_8_load_reg_3905;
wire   [31:0] tmp4_fu_2140_p2;
reg   [31:0] tmp4_reg_3915;
wire  signed [31:0] a_row_8_1_fu_2161_p3;
wire   [31:0] grp_fu_1963_p2;
reg   [31:0] tmp_2_3_reg_3935;
wire   [31:0] b_copy_9_q0;
reg  signed [31:0] b_copy_9_load_reg_3940;
wire  signed [31:0] a_row_9_1_fu_2203_p3;
wire   [31:0] grp_fu_2005_p2;
reg   [31:0] tmp_2_4_reg_3965;
wire   [31:0] b_copy_10_q0;
reg  signed [31:0] b_copy_10_load_reg_3970;
wire   [31:0] tmp3_fu_2232_p2;
reg   [31:0] tmp3_reg_3980;
wire  signed [31:0] a_row_10_1_fu_2254_p3;
wire   [31:0] grp_fu_2049_p2;
reg   [31:0] tmp_2_5_reg_4000;
wire   [31:0] b_copy_11_q0;
reg  signed [31:0] b_copy_11_load_reg_4005;
wire  signed [31:0] a_row_11_1_fu_2296_p3;
wire   [9:0] tmp_6_cast2_fu_2308_p1;
reg   [9:0] tmp_6_cast2_reg_4025;
wire   [31:0] grp_fu_2091_p2;
reg   [31:0] tmp_2_6_reg_4038;
wire   [31:0] b_copy_12_q0;
reg  signed [31:0] b_copy_12_load_reg_4043;
wire   [31:0] tmp7_fu_2327_p2;
reg   [31:0] tmp7_reg_4053;
wire  signed [31:0] a_row_12_1_fu_2348_p3;
wire   [31:0] grp_fu_2135_p2;
reg   [31:0] tmp_2_7_reg_4073;
wire   [31:0] b_copy_13_q0;
reg  signed [31:0] b_copy_13_load_reg_4078;
wire  signed [31:0] a_row_13_1_fu_2390_p3;
wire   [31:0] grp_fu_2181_p2;
reg   [31:0] tmp_2_8_reg_4103;
wire   [31:0] b_copy_14_q0;
reg  signed [31:0] b_copy_14_load_reg_4108;
wire   [31:0] tmp2_fu_2426_p2;
reg   [31:0] tmp2_reg_4118;
wire  signed [31:0] a_row_14_1_fu_2448_p3;
wire   [31:0] grp_fu_2223_p2;
reg   [31:0] tmp_2_9_reg_4138;
wire   [31:0] b_copy_15_q0;
reg  signed [31:0] b_copy_15_load_reg_4143;
wire  signed [31:0] a_row_15_1_fu_2490_p3;
wire   [31:0] grp_fu_2274_p2;
reg   [31:0] tmp_2_s_reg_4168;
wire   [31:0] b_copy_16_q0;
reg  signed [31:0] b_copy_16_load_reg_4173;
wire   [31:0] tmp11_fu_2517_p2;
reg   [31:0] tmp11_reg_4183;
wire  signed [31:0] a_row_16_1_fu_2538_p3;
wire   [31:0] grp_fu_2322_p2;
reg   [31:0] tmp_2_10_reg_4203;
wire   [31:0] b_copy_17_q0;
reg  signed [31:0] b_copy_17_load_reg_4208;
wire  signed [31:0] a_row_17_1_fu_2580_p3;
wire   [31:0] grp_fu_2368_p2;
reg   [31:0] tmp_2_11_reg_4233;
wire   [31:0] b_copy_18_q0;
reg  signed [31:0] b_copy_18_load_reg_4238;
wire   [31:0] tmp10_fu_2611_p2;
reg   [31:0] tmp10_reg_4248;
wire  signed [31:0] a_row_18_1_fu_2633_p3;
wire   [31:0] grp_fu_2412_p2;
reg   [31:0] tmp_2_12_reg_4268;
wire   [31:0] b_copy_19_q0;
reg  signed [31:0] b_copy_19_load_reg_4273;
wire  signed [31:0] a_row_19_1_fu_2675_p3;
wire   [31:0] grp_fu_2468_p2;
reg   [31:0] tmp_2_13_reg_4298;
wire   [31:0] b_copy_20_q0;
reg  signed [31:0] b_copy_20_load_reg_4303;
wire   [31:0] tmp14_fu_2702_p2;
reg   [31:0] tmp14_reg_4313;
wire  signed [31:0] a_row_20_1_fu_2723_p3;
wire   [31:0] grp_fu_2512_p2;
reg   [31:0] tmp_2_14_reg_4333;
wire   [31:0] b_copy_21_q0;
reg  signed [31:0] b_copy_21_load_reg_4338;
wire  signed [31:0] a_row_21_1_fu_2765_p3;
wire   [31:0] grp_fu_2558_p2;
reg   [31:0] tmp_2_15_reg_4363;
wire   [31:0] b_copy_22_q0;
reg  signed [31:0] b_copy_22_load_reg_4368;
wire   [31:0] tmp1_fu_2804_p2;
reg   [31:0] tmp1_reg_4378;
wire  signed [31:0] a_row_22_1_fu_2826_p3;
wire   [31:0] grp_fu_2602_p2;
reg   [31:0] tmp_2_16_reg_4398;
wire   [31:0] b_copy_23_q0;
reg  signed [31:0] b_copy_23_load_reg_4403;
wire  signed [31:0] a_row_23_1_fu_2868_p3;
wire   [31:0] grp_fu_2653_p2;
reg   [31:0] tmp_2_17_reg_4428;
wire   [31:0] b_copy_24_q0;
reg  signed [31:0] b_copy_24_load_reg_4433;
wire   [31:0] tmp19_fu_2893_p2;
reg   [31:0] tmp19_reg_4443;
wire  signed [31:0] a_row_24_1_fu_2914_p3;
wire   [31:0] grp_fu_2697_p2;
reg   [31:0] tmp_2_18_reg_4463;
wire   [31:0] b_copy_25_q0;
reg  signed [31:0] b_copy_25_load_reg_4468;
wire  signed [31:0] a_row_25_1_fu_2956_p3;
wire   [31:0] grp_fu_2743_p2;
reg   [31:0] tmp_2_19_reg_4493;
wire   [31:0] b_copy_26_q0;
reg  signed [31:0] b_copy_26_load_reg_4498;
wire   [31:0] tmp18_fu_2985_p2;
reg   [31:0] tmp18_reg_4508;
wire  signed [31:0] a_row_26_1_fu_3007_p3;
wire   [31:0] grp_fu_2785_p2;
reg   [31:0] tmp_2_20_reg_4528;
wire   [31:0] b_copy_27_q0;
reg  signed [31:0] b_copy_27_load_reg_4533;
wire  signed [31:0] a_row_27_1_fu_3052_p3;
wire   [11:0] tmp_96_fu_3081_p2;
reg   [11:0] tmp_96_reg_4558;
wire   [31:0] grp_fu_2846_p2;
reg   [31:0] tmp_2_21_reg_4563;
wire   [31:0] b_copy_28_q0;
reg  signed [31:0] b_copy_28_load_reg_4568;
wire   [31:0] tmp22_fu_3092_p2;
reg   [31:0] tmp22_reg_4578;
wire   [5:0] j_1_fu_3096_p2;
reg   [5:0] j_1_reg_4583;
wire  signed [31:0] a_row_31_1_fu_3113_p3;
reg  signed [31:0] a_row_31_1_reg_4588;
wire  signed [31:0] a_row_30_1_fu_3120_p3;
reg  signed [31:0] a_row_30_1_reg_4593;
wire  signed [31:0] a_row_29_1_fu_3127_p3;
reg  signed [31:0] a_row_29_1_reg_4598;
wire  signed [31:0] a_row_28_1_fu_3134_p3;
wire   [31:0] grp_fu_2888_p2;
reg   [31:0] tmp_2_22_reg_4608;
wire   [31:0] b_copy_29_q0;
reg  signed [31:0] b_copy_29_load_reg_4613;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] grp_fu_2934_p2;
reg   [31:0] tmp_2_23_reg_4623;
wire   [31:0] b_copy_30_q0;
reg  signed [31:0] b_copy_30_load_reg_4628;
wire   [31:0] tmp17_fu_3179_p2;
reg   [31:0] tmp17_reg_4638;
wire   [31:0] grp_fu_2976_p2;
reg   [31:0] tmp_2_24_reg_4643;
wire   [31:0] b_copy_31_q0;
reg  signed [31:0] b_copy_31_load_reg_4648;
wire   [31:0] grp_fu_3027_p2;
reg   [31:0] tmp_2_25_reg_4653;
wire   [31:0] tmp26_fu_3192_p2;
reg   [31:0] tmp26_reg_4658;
wire   [31:0] grp_fu_3087_p2;
reg   [31:0] tmp_2_26_reg_4663;
wire   [31:0] grp_fu_3161_p2;
reg   [31:0] tmp_2_27_reg_4668;
wire   [31:0] tmp25_fu_3200_p2;
reg   [31:0] tmp25_reg_4673;
wire   [31:0] grp_fu_3166_p2;
reg   [31:0] tmp_2_28_reg_4678;
wire   [31:0] grp_fu_3184_p2;
reg   [31:0] tmp_2_29_reg_4683;
wire   [31:0] tmp29_fu_3205_p2;
reg   [31:0] tmp29_reg_4688;
wire   [31:0] grp_fu_3188_p2;
reg   [31:0] tmp_2_30_reg_4693;
wire   [31:0] tmp24_fu_3218_p2;
reg   [31:0] tmp24_reg_4698;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_phi_fu_1586_p4;
reg   [5:0] i_phi_fu_1597_p4;
reg   [5:0] j_phi_fu_1608_p4;
wire   [63:0] tmp_4_fu_1695_p1;
wire   [63:0] tmp_7_fu_1710_p3;
wire   [63:0] tmp_69_cast_fu_1728_p1;
wire   [63:0] tmp_10_fu_1738_p3;
wire   [63:0] tmp_70_fu_1747_p3;
wire   [63:0] tmp_12_fu_1764_p3;
wire   [63:0] tmp_71_cast_fu_1787_p1;
wire   [63:0] tmp_14_fu_1800_p3;
wire   [63:0] tmp_72_fu_1821_p3;
wire   [63:0] tmp_16_fu_1842_p3;
wire   [63:0] tmp_73_cast_fu_1868_p1;
wire   [63:0] tmp_18_fu_1886_p3;
wire   [63:0] tmp_74_fu_1907_p3;
wire   [63:0] tmp_20_fu_1928_p3;
wire   [63:0] tmp_75_cast_fu_1958_p1;
wire   [63:0] tmp_22_fu_1976_p3;
wire   [63:0] tmp_76_fu_1997_p3;
wire   [63:0] tmp_24_fu_2018_p3;
wire   [63:0] tmp_77_cast_fu_2044_p1;
wire   [63:0] tmp_26_fu_2062_p3;
wire   [63:0] tmp_78_fu_2083_p3;
wire   [63:0] tmp_28_fu_2104_p3;
wire   [63:0] tmp_79_cast_fu_2130_p1;
wire   [63:0] tmp_30_fu_2152_p3;
wire   [63:0] tmp_80_fu_2173_p3;
wire   [63:0] tmp_32_fu_2194_p3;
wire   [63:0] tmp_81_cast_fu_2218_p1;
wire   [63:0] tmp_34_fu_2245_p3;
wire   [63:0] tmp_81_fu_2266_p3;
wire   [63:0] tmp_36_fu_2287_p3;
wire   [63:0] tmp_83_cast_fu_2317_p1;
wire   [63:0] tmp_38_fu_2339_p3;
wire   [63:0] tmp_83_fu_2360_p3;
wire   [63:0] tmp_40_fu_2381_p3;
wire   [63:0] tmp_85_cast_fu_2407_p1;
wire   [63:0] tmp_42_fu_2439_p3;
wire   [63:0] tmp_85_fu_2460_p3;
wire   [63:0] tmp_44_fu_2481_p3;
wire   [63:0] tmp_87_cast_fu_2507_p1;
wire   [63:0] tmp_46_fu_2529_p3;
wire   [63:0] tmp_87_fu_2550_p3;
wire   [63:0] tmp_48_fu_2571_p3;
wire   [63:0] tmp_89_cast_fu_2597_p1;
wire   [63:0] tmp_50_fu_2624_p3;
wire   [63:0] tmp_89_fu_2645_p3;
wire   [63:0] tmp_52_fu_2666_p3;
wire   [63:0] tmp_91_cast_fu_2692_p1;
wire   [63:0] tmp_54_fu_2714_p3;
wire   [63:0] tmp_91_fu_2735_p3;
wire   [63:0] tmp_56_fu_2756_p3;
wire   [63:0] tmp_93_cast_fu_2780_p1;
wire   [63:0] tmp_58_fu_2817_p3;
wire   [63:0] tmp_92_fu_2838_p3;
wire   [63:0] tmp_60_fu_2859_p3;
wire   [63:0] tmp_95_cast_fu_2883_p1;
wire   [63:0] tmp_62_fu_2905_p3;
wire   [63:0] tmp_93_fu_2926_p3;
wire   [63:0] tmp_64_fu_2947_p3;
wire   [63:0] tmp_97_cast_fu_2971_p1;
wire   [63:0] tmp_66_fu_2998_p3;
wire   [63:0] tmp_94_fu_3019_p3;
wire   [63:0] tmp_68_fu_3043_p3;
wire   [63:0] tmp_99_cast_fu_3073_p1;
wire   [63:0] tmp_100_cast_fu_3223_p1;
reg   [31:0] a_row_0_2_fu_186;
reg   [31:0] a_row_1_2_fu_190;
reg   [31:0] a_row_2_2_fu_194;
reg   [31:0] a_row_3_2_fu_198;
reg   [31:0] a_row_4_2_fu_202;
reg   [31:0] a_row_5_2_fu_206;
reg   [31:0] a_row_6_2_fu_210;
reg   [31:0] a_row_7_2_fu_214;
reg   [31:0] a_row_8_2_fu_218;
reg   [31:0] a_row_9_2_fu_222;
reg   [31:0] a_row_10_2_fu_226;
reg   [31:0] a_row_11_2_fu_230;
reg   [31:0] a_row_12_2_fu_234;
reg   [31:0] a_row_13_2_fu_238;
reg   [31:0] a_row_14_2_fu_242;
reg   [31:0] a_row_15_2_fu_246;
reg   [31:0] a_row_16_2_fu_250;
reg   [31:0] a_row_17_2_fu_254;
reg   [31:0] a_row_18_2_fu_258;
reg   [31:0] a_row_19_2_fu_262;
reg   [31:0] a_row_20_2_fu_266;
reg   [31:0] a_row_21_2_fu_270;
reg   [31:0] a_row_22_2_fu_274;
reg   [31:0] a_row_23_2_fu_278;
reg   [31:0] a_row_24_2_fu_282;
reg   [31:0] a_row_25_2_fu_286;
reg   [31:0] a_row_26_2_fu_290;
reg   [31:0] a_row_27_2_fu_294;
reg   [31:0] a_row_28_2_fu_298;
reg   [31:0] a_row_29_2_fu_302;
reg   [31:0] a_row_30_2_fu_306;
reg   [31:0] a_row_31_2_fu_310;
reg   [31:0] a_Addr_A_orig;
reg   [31:0] b_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
wire   [0:0] exitcond_fu_1645_p2;
wire   [5:0] i_1_fu_1639_p2;
wire   [0:0] tmp_mid1_fu_1659_p2;
wire   [0:0] tmp_fu_1665_p2;
wire   [10:0] tmp_5_fu_1705_p2;
wire   [6:0] tmp_6_cast_fu_1719_p1;
wire   [6:0] tmp_69_fu_1722_p2;
wire   [10:0] tmp_8_fu_1733_p2;
wire   [10:0] tmp_11_fu_1759_p2;
wire   [7:0] tmp_71_fu_1781_p2;
wire   [10:0] tmp_13_fu_1795_p2;
wire  signed [31:0] grp_fu_1829_p0;
wire   [10:0] tmp_15_fu_1837_p2;
wire  signed [31:0] grp_fu_1873_p0;
wire   [10:0] tmp_17_fu_1881_p2;
wire  signed [31:0] grp_fu_1915_p0;
wire   [10:0] tmp_19_fu_1923_p2;
wire   [8:0] tmp_75_fu_1952_p2;
wire  signed [31:0] grp_fu_1963_p0;
wire   [10:0] tmp_21_fu_1971_p2;
wire  signed [31:0] grp_fu_2005_p0;
wire   [10:0] tmp_23_fu_2013_p2;
wire  signed [31:0] grp_fu_2049_p0;
wire   [10:0] tmp_25_fu_2057_p2;
wire  signed [31:0] grp_fu_2091_p0;
wire   [10:0] tmp_27_fu_2099_p2;
wire  signed [31:0] grp_fu_2135_p0;
wire   [10:0] tmp_29_fu_2147_p2;
wire  signed [31:0] grp_fu_2181_p0;
wire   [10:0] tmp_31_fu_2189_p2;
wire  signed [8:0] tmp_81_cast1_fu_2215_p1;
wire  signed [31:0] grp_fu_2223_p0;
wire   [31:0] tmp5_fu_2228_p2;
wire   [10:0] tmp_33_fu_2240_p2;
wire  signed [31:0] grp_fu_2274_p0;
wire   [10:0] tmp_35_fu_2282_p2;
wire   [9:0] tmp_82_fu_2311_p2;
wire  signed [31:0] grp_fu_2322_p0;
wire   [10:0] tmp_37_fu_2334_p2;
wire  signed [31:0] grp_fu_2368_p0;
wire   [10:0] tmp_39_fu_2376_p2;
wire   [9:0] tmp_84_fu_2402_p2;
wire  signed [31:0] grp_fu_2412_p0;
wire   [31:0] tmp8_fu_2417_p2;
wire   [31:0] tmp6_fu_2421_p2;
wire   [10:0] tmp_41_fu_2434_p2;
wire  signed [31:0] grp_fu_2468_p0;
wire   [10:0] tmp_43_fu_2476_p2;
wire   [9:0] tmp_86_fu_2502_p2;
wire  signed [31:0] grp_fu_2512_p0;
wire   [10:0] tmp_45_fu_2524_p2;
wire  signed [31:0] grp_fu_2558_p0;
wire   [10:0] tmp_47_fu_2566_p2;
wire   [9:0] tmp_88_fu_2592_p2;
wire  signed [31:0] grp_fu_2602_p0;
wire   [31:0] tmp12_fu_2607_p2;
wire   [10:0] tmp_49_fu_2619_p2;
wire  signed [31:0] grp_fu_2653_p0;
wire   [10:0] tmp_51_fu_2661_p2;
wire   [9:0] tmp_90_fu_2687_p2;
wire  signed [31:0] grp_fu_2697_p0;
wire   [10:0] tmp_53_fu_2709_p2;
wire  signed [31:0] grp_fu_2743_p0;
wire   [10:0] tmp_55_fu_2751_p2;
wire  signed [9:0] tmp_93_cast1_fu_2777_p1;
wire  signed [31:0] grp_fu_2785_p0;
wire   [31:0] tmp15_fu_2790_p2;
wire   [31:0] tmp13_fu_2794_p2;
wire   [31:0] tmp9_fu_2799_p2;
wire   [10:0] tmp_57_fu_2812_p2;
wire  signed [31:0] grp_fu_2846_p0;
wire   [10:0] tmp_59_fu_2854_p2;
wire  signed [9:0] tmp_95_cast1_fu_2880_p1;
wire  signed [31:0] grp_fu_2888_p0;
wire   [10:0] tmp_61_fu_2900_p2;
wire  signed [31:0] grp_fu_2934_p0;
wire   [10:0] tmp_63_fu_2942_p2;
wire  signed [9:0] tmp_97_cast1_fu_2968_p1;
wire  signed [31:0] grp_fu_2976_p0;
wire   [31:0] tmp20_fu_2981_p2;
wire   [10:0] tmp_65_fu_2993_p2;
wire  signed [31:0] grp_fu_3027_p0;
wire   [10:0] tmp_67_fu_3038_p2;
wire   [10:0] tmp_6_cast1_fu_3064_p1;
wire   [10:0] tmp_95_fu_3067_p2;
wire   [11:0] tmp_4_cast_fu_3035_p1;
wire   [11:0] tmp_9_cast_fu_3078_p1;
wire  signed [31:0] grp_fu_3087_p0;
wire  signed [31:0] grp_fu_3161_p0;
wire   [31:0] tmp23_fu_3170_p2;
wire   [31:0] tmp21_fu_3174_p2;
wire   [31:0] tmp27_fu_3196_p2;
wire   [31:0] tmp30_fu_3209_p2;
wire   [31:0] tmp28_fu_3213_p2;
wire   [31:0] tmp16_fu_3227_p2;
wire   [0:0] ap_CS_fsm_state45;
reg   [33:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(b_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(b_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(b_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(b_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(b_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(b_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(b_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(b_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(b_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(b_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(b_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(b_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(b_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(b_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(b_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(b_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1829_p0),
    .din1(b_copy_0_load_reg_3668),
    .ce(1'b1),
    .dout(grp_fu_1829_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1873_p0),
    .din1(b_copy_1_load_reg_3693),
    .ce(1'b1),
    .dout(grp_fu_1873_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1915_p0),
    .din1(b_copy_2_load_reg_3724),
    .ce(1'b1),
    .dout(grp_fu_1915_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1963_p0),
    .din1(b_copy_3_load_reg_3749),
    .ce(1'b1),
    .dout(grp_fu_1963_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2005_p0),
    .din1(b_copy_4_load_reg_3780),
    .ce(1'b1),
    .dout(grp_fu_2005_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2049_p0),
    .din1(b_copy_5_load_reg_3805),
    .ce(1'b1),
    .dout(grp_fu_2049_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2091_p0),
    .din1(b_copy_6_load_reg_3840),
    .ce(1'b1),
    .dout(grp_fu_2091_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2135_p0),
    .din1(b_copy_7_load_reg_3870),
    .ce(1'b1),
    .dout(grp_fu_2135_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2181_p0),
    .din1(b_copy_8_load_reg_3905),
    .ce(1'b1),
    .dout(grp_fu_2181_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2223_p0),
    .din1(b_copy_9_load_reg_3940),
    .ce(1'b1),
    .dout(grp_fu_2223_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2274_p0),
    .din1(b_copy_10_load_reg_3970),
    .ce(1'b1),
    .dout(grp_fu_2274_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2322_p0),
    .din1(b_copy_11_load_reg_4005),
    .ce(1'b1),
    .dout(grp_fu_2322_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2368_p0),
    .din1(b_copy_12_load_reg_4043),
    .ce(1'b1),
    .dout(grp_fu_2368_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2412_p0),
    .din1(b_copy_13_load_reg_4078),
    .ce(1'b1),
    .dout(grp_fu_2412_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2468_p0),
    .din1(b_copy_14_load_reg_4108),
    .ce(1'b1),
    .dout(grp_fu_2468_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2512_p0),
    .din1(b_copy_15_load_reg_4143),
    .ce(1'b1),
    .dout(grp_fu_2512_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2558_p0),
    .din1(b_copy_16_load_reg_4173),
    .ce(1'b1),
    .dout(grp_fu_2558_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2602_p0),
    .din1(b_copy_17_load_reg_4208),
    .ce(1'b1),
    .dout(grp_fu_2602_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2653_p0),
    .din1(b_copy_18_load_reg_4238),
    .ce(1'b1),
    .dout(grp_fu_2653_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2697_p0),
    .din1(b_copy_19_load_reg_4273),
    .ce(1'b1),
    .dout(grp_fu_2697_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2743_p0),
    .din1(b_copy_20_load_reg_4303),
    .ce(1'b1),
    .dout(grp_fu_2743_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2785_p0),
    .din1(b_copy_21_load_reg_4338),
    .ce(1'b1),
    .dout(grp_fu_2785_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2846_p0),
    .din1(b_copy_22_load_reg_4368),
    .ce(1'b1),
    .dout(grp_fu_2846_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2888_p0),
    .din1(b_copy_23_load_reg_4403),
    .ce(1'b1),
    .dout(grp_fu_2888_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2934_p0),
    .din1(b_copy_24_load_reg_4433),
    .ce(1'b1),
    .dout(grp_fu_2934_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2976_p0),
    .din1(b_copy_25_load_reg_4468),
    .ce(1'b1),
    .dout(grp_fu_2976_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3027_p0),
    .din1(b_copy_26_load_reg_4498),
    .ce(1'b1),
    .dout(grp_fu_3027_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3087_p0),
    .din1(b_copy_27_load_reg_4533),
    .ce(1'b1),
    .dout(grp_fu_3087_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3161_p0),
    .din1(b_copy_28_load_reg_4568),
    .ce(1'b1),
    .dout(grp_fu_3161_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_29_1_reg_4598),
    .din1(b_copy_29_load_reg_4613),
    .ce(1'b1),
    .dout(grp_fu_3166_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_30_1_reg_4593),
    .din1(b_copy_30_load_reg_4628),
    .ce(1'b1),
    .dout(grp_fu_3184_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_31_1_reg_4588),
    .din1(b_copy_31_load_reg_4648),
    .ce(1'b1),
    .dout(grp_fu_3188_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1627_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & ~(exitcond_flatten_reg_3429 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1593 <= tmp_1_mid2_v_reg_3470;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1593 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1582 <= indvar_flatten_next_reg_3433;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1582 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_1604 <= j_1_reg_4583;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1604 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_0_2_fu_186 <= a_row_0_1_fu_1809_p3;
        b_copy_1_load_reg_3693 <= b_copy_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        a_row_10_2_fu_226 <= a_row_10_1_fu_2254_p3;
        b_copy_11_load_reg_4005 <= b_copy_11_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        a_row_11_2_fu_230 <= a_row_11_1_fu_2296_p3;
        b_copy_12_load_reg_4043 <= b_copy_12_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        a_row_12_2_fu_234 <= a_row_12_1_fu_2348_p3;
        b_copy_13_load_reg_4078 <= b_copy_13_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        a_row_13_2_fu_238 <= a_row_13_1_fu_2390_p3;
        b_copy_14_load_reg_4108 <= b_copy_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        a_row_14_2_fu_242 <= a_row_14_1_fu_2448_p3;
        b_copy_15_load_reg_4143 <= b_copy_15_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        a_row_15_2_fu_246 <= a_row_15_1_fu_2490_p3;
        b_copy_16_load_reg_4173 <= b_copy_16_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        a_row_16_2_fu_250 <= a_row_16_1_fu_2538_p3;
        b_copy_17_load_reg_4208 <= b_copy_17_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        a_row_17_2_fu_254 <= a_row_17_1_fu_2580_p3;
        b_copy_18_load_reg_4238 <= b_copy_18_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        a_row_18_2_fu_258 <= a_row_18_1_fu_2633_p3;
        b_copy_19_load_reg_4273 <= b_copy_19_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        a_row_19_2_fu_262 <= a_row_19_1_fu_2675_p3;
        b_copy_20_load_reg_4303 <= b_copy_20_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_1_2_fu_190 <= a_row_1_1_fu_1851_p3;
        b_copy_2_load_reg_3724 <= b_copy_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        a_row_20_2_fu_266 <= a_row_20_1_fu_2723_p3;
        b_copy_21_load_reg_4338 <= b_copy_21_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        a_row_21_2_fu_270 <= a_row_21_1_fu_2765_p3;
        b_copy_22_load_reg_4368 <= b_copy_22_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        a_row_22_2_fu_274 <= a_row_22_1_fu_2826_p3;
        b_copy_23_load_reg_4403 <= b_copy_23_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        a_row_23_2_fu_278 <= a_row_23_1_fu_2868_p3;
        b_copy_24_load_reg_4433 <= b_copy_24_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        a_row_24_2_fu_282 <= a_row_24_1_fu_2914_p3;
        b_copy_25_load_reg_4468 <= b_copy_25_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        a_row_25_2_fu_286 <= a_row_25_1_fu_2956_p3;
        b_copy_26_load_reg_4498 <= b_copy_26_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        a_row_26_2_fu_290 <= a_row_26_1_fu_3007_p3;
        b_copy_27_load_reg_4533 <= b_copy_27_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        a_row_27_2_fu_294 <= a_row_27_1_fu_3052_p3;
        b_copy_28_load_reg_4568 <= b_copy_28_q0;
        j_1_reg_4583 <= j_1_fu_3096_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_28_2_fu_298 <= a_row_28_1_fu_3134_p3;
        a_row_29_2_fu_302 <= a_row_29_1_fu_3127_p3;
        a_row_30_2_fu_306 <= a_row_30_1_fu_3120_p3;
        a_row_31_2_fu_310 <= a_row_31_1_fu_3113_p3;
        b_copy_29_load_reg_4613 <= b_copy_29_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_29_1_reg_4598 <= a_row_29_1_fu_3127_p3;
        a_row_30_1_reg_4593 <= a_row_30_1_fu_3120_p3;
        a_row_31_1_reg_4588 <= a_row_31_1_fu_3113_p3;
        tmp_2_22_reg_4608 <= grp_fu_2888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_2_2_fu_194 <= a_row_2_1_fu_1895_p3;
        b_copy_3_load_reg_3749 <= b_copy_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_3_2_fu_198 <= a_row_3_1_fu_1937_p3;
        b_copy_4_load_reg_3780 <= b_copy_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_row_4_2_fu_202 <= a_row_4_1_fu_1985_p3;
        b_copy_5_load_reg_3805 <= b_copy_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_row_5_2_fu_206 <= a_row_5_1_fu_2027_p3;
        b_copy_6_load_reg_3840 <= b_copy_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_row_6_2_fu_210 <= a_row_6_1_fu_2071_p3;
        b_copy_7_load_reg_3870 <= b_copy_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        a_row_7_2_fu_214 <= a_row_7_1_fu_2113_p3;
        b_copy_8_load_reg_3905 <= b_copy_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        a_row_8_2_fu_218 <= a_row_8_1_fu_2161_p3;
        b_copy_9_load_reg_3940 <= b_copy_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        a_row_9_2_fu_222 <= a_row_9_1_fu_2203_p3;
        b_copy_10_load_reg_3970 <= b_copy_10_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429 <= exitcond_flatten_reg_3429;
        exitcond_flatten_reg_3429 <= exitcond_flatten_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_0_load_reg_3668 <= b_copy_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        b_copy_30_load_reg_4628 <= b_copy_30_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        b_copy_31_load_reg_4648 <= b_copy_31_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_3433 <= indvar_flatten_next_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1627_p2))) begin
        j_mid2_reg_3438 <= j_mid2_fu_1651_p3;
        tmp_1_reg_3475[10 : 5] <= tmp_1_fu_1687_p3[10 : 5];
        tmp_mid2_reg_3466 <= tmp_mid2_fu_1671_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_3_reg_3622)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        reg_1615 <= a_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        reg_1619 <= a_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_3_reg_3622) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        reg_1623 <= a_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp10_reg_4248 <= tmp10_fu_2611_p2;
        tmp_2_11_reg_4233 <= grp_fu_2368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp11_reg_4183 <= tmp11_fu_2517_p2;
        tmp_2_s_reg_4168 <= grp_fu_2274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp14_reg_4313 <= tmp14_fu_2702_p2;
        tmp_2_13_reg_4298 <= grp_fu_2468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp17_reg_4638 <= tmp17_fu_3179_p2;
        tmp_2_23_reg_4623 <= grp_fu_2934_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        tmp18_reg_4508 <= tmp18_fu_2985_p2;
        tmp_2_19_reg_4493 <= grp_fu_2743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp19_reg_4443 <= tmp19_fu_2893_p2;
        tmp_2_17_reg_4428 <= grp_fu_2653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp1_reg_4378 <= tmp1_fu_2804_p2;
        tmp_2_15_reg_4363 <= grp_fu_2558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp22_reg_4578 <= tmp22_fu_3092_p2;
        tmp_2_21_reg_4563 <= grp_fu_2846_p2;
        tmp_96_reg_4558 <= tmp_96_fu_3081_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp24_reg_4698 <= tmp24_fu_3218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp25_reg_4673 <= tmp25_fu_3200_p2;
        tmp_2_27_reg_4668 <= grp_fu_3161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp26_reg_4658 <= tmp26_fu_3192_p2;
        tmp_2_25_reg_4653 <= grp_fu_3027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp29_reg_4688 <= tmp29_fu_3205_p2;
        tmp_2_29_reg_4683 <= grp_fu_3184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp2_reg_4118 <= tmp2_fu_2426_p2;
        tmp_2_8_reg_4103 <= grp_fu_2181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp3_reg_3980 <= tmp3_fu_2232_p2;
        tmp_2_4_reg_3965 <= grp_fu_2005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp4_reg_3915 <= tmp4_fu_2140_p2;
        tmp_2_2_reg_3900 <= grp_fu_1915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp7_reg_4053 <= tmp7_fu_2327_p2;
        tmp_2_6_reg_4038 <= grp_fu_2091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1627_p2))) begin
        tmp_1_mid2_v_reg_3470 <= tmp_1_mid2_v_fu_1679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_2_10_reg_4203 <= grp_fu_2322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_2_12_reg_4268 <= grp_fu_2412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_2_14_reg_4333 <= grp_fu_2512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        tmp_2_16_reg_4398 <= grp_fu_2602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        tmp_2_18_reg_4463 <= grp_fu_2697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_2_1_reg_3865 <= grp_fu_1873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        tmp_2_20_reg_4528 <= grp_fu_2785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp_2_24_reg_4643 <= grp_fu_2976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp_2_26_reg_4663 <= grp_fu_3087_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp_2_28_reg_4678 <= grp_fu_3166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        tmp_2_30_reg_4693 <= grp_fu_3188_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_2_3_reg_3935 <= grp_fu_1963_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_2_5_reg_4000 <= grp_fu_2049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_2_7_reg_4073 <= grp_fu_2135_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_2_9_reg_4138 <= grp_fu_2223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_3_reg_3622 <= tmp_3_fu_1773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        tmp_6_cast2_reg_4025[5 : 0] <= tmp_6_cast2_fu_2308_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        tmp_6_cast37_cast1_reg_3658[5 : 0] <= tmp_6_cast37_cast1_fu_1778_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        tmp_6_cast37_cast_reg_3769[5 : 0] <= tmp_6_cast37_cast_fu_1949_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1627_p2) & ~(1'b0 == tmp_mid2_fu_1671_p3))) begin
        tmp_6_reg_3516[5 : 0] <= tmp_6_fu_1700_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        tmp_73_reg_3713 <= tmp_73_fu_1863_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        tmp_77_reg_3825 <= tmp_77_fu_2039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        tmp_79_reg_3890 <= tmp_79_fu_2125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_9_reg_3577[5 : 0] <= tmp_9_fu_1755_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_s_reg_3835 <= grp_fu_1829_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            a_Addr_A_orig = tmp_68_fu_3043_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            a_Addr_A_orig = tmp_66_fu_2998_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            a_Addr_A_orig = tmp_64_fu_2947_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            a_Addr_A_orig = tmp_62_fu_2905_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            a_Addr_A_orig = tmp_60_fu_2859_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            a_Addr_A_orig = tmp_58_fu_2817_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            a_Addr_A_orig = tmp_56_fu_2756_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            a_Addr_A_orig = tmp_54_fu_2714_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            a_Addr_A_orig = tmp_52_fu_2666_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            a_Addr_A_orig = tmp_50_fu_2624_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            a_Addr_A_orig = tmp_48_fu_2571_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            a_Addr_A_orig = tmp_46_fu_2529_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            a_Addr_A_orig = tmp_44_fu_2481_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            a_Addr_A_orig = tmp_42_fu_2439_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            a_Addr_A_orig = tmp_40_fu_2381_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            a_Addr_A_orig = tmp_38_fu_2339_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_Addr_A_orig = tmp_36_fu_2287_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_Addr_A_orig = tmp_34_fu_2245_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_Addr_A_orig = tmp_32_fu_2194_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_Addr_A_orig = tmp_30_fu_2152_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_Addr_A_orig = tmp_28_fu_2104_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_Addr_A_orig = tmp_26_fu_2062_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_Addr_A_orig = tmp_24_fu_2018_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_Addr_A_orig = tmp_22_fu_1976_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_Addr_A_orig = tmp_20_fu_1928_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_Addr_A_orig = tmp_18_fu_1886_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_Addr_A_orig = tmp_16_fu_1842_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_Addr_A_orig = tmp_14_fu_1800_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_Addr_A_orig = tmp_12_fu_1764_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_Addr_A_orig = tmp_10_fu_1738_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_Addr_A_orig = tmp_7_fu_1710_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_Addr_A_orig = tmp_4_fu_1695_p1;
        end else begin
            a_Addr_A_orig = 'bx;
        end
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            b_Addr_A_orig = tmp_99_cast_fu_3073_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            b_Addr_A_orig = tmp_94_fu_3019_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            b_Addr_A_orig = tmp_97_cast_fu_2971_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            b_Addr_A_orig = tmp_93_fu_2926_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            b_Addr_A_orig = tmp_95_cast_fu_2883_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            b_Addr_A_orig = tmp_92_fu_2838_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            b_Addr_A_orig = tmp_93_cast_fu_2780_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            b_Addr_A_orig = tmp_91_fu_2735_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            b_Addr_A_orig = tmp_91_cast_fu_2692_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            b_Addr_A_orig = tmp_89_fu_2645_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            b_Addr_A_orig = tmp_89_cast_fu_2597_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            b_Addr_A_orig = tmp_87_fu_2550_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            b_Addr_A_orig = tmp_87_cast_fu_2507_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            b_Addr_A_orig = tmp_85_fu_2460_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            b_Addr_A_orig = tmp_85_cast_fu_2407_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_Addr_A_orig = tmp_83_fu_2360_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_Addr_A_orig = tmp_83_cast_fu_2317_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_Addr_A_orig = tmp_81_fu_2266_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_Addr_A_orig = tmp_81_cast_fu_2218_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_Addr_A_orig = tmp_80_fu_2173_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_Addr_A_orig = tmp_79_cast_fu_2130_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_Addr_A_orig = tmp_78_fu_2083_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_Addr_A_orig = tmp_77_cast_fu_2044_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_Addr_A_orig = tmp_76_fu_1997_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_Addr_A_orig = tmp_75_cast_fu_1958_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_Addr_A_orig = tmp_74_fu_1907_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_Addr_A_orig = tmp_73_cast_fu_1868_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_Addr_A_orig = tmp_72_fu_1821_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_Addr_A_orig = tmp_71_cast_fu_1787_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_Addr_A_orig = tmp_70_fu_1747_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_Addr_A_orig = tmp_69_cast_fu_1728_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_Addr_A_orig = tmp_6_fu_1700_p1;
        end else begin
            b_Addr_A_orig = 'bx;
        end
    end else begin
        b_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_EN_A = 1'b1;
    end else begin
        b_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1755_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_10_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_10_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_11_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_11_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_12_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_12_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_13_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_13_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_copy_14_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_14_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_14_address0 = 'bx;
        end
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            b_copy_15_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_copy_15_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage16) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            b_copy_16_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            b_copy_16_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_16_address0 = 'bx;
        end
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage17) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            b_copy_17_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            b_copy_17_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_17_address0 = 'bx;
        end
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            b_copy_18_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            b_copy_18_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_18_address0 = 'bx;
        end
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            b_copy_19_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            b_copy_19_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_19_address0 = 'bx;
        end
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage20) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            b_copy_20_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            b_copy_20_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_20_address0 = 'bx;
        end
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage21) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            b_copy_21_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            b_copy_21_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_21_address0 = 'bx;
        end
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage22) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            b_copy_22_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            b_copy_22_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_22_address0 = 'bx;
        end
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            b_copy_23_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            b_copy_23_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_23_address0 = 'bx;
        end
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            b_copy_24_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            b_copy_24_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_24_address0 = 'bx;
        end
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            b_copy_25_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            b_copy_25_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_25_address0 = 'bx;
        end
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            b_copy_26_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            b_copy_26_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_26_address0 = 'bx;
        end
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            b_copy_27_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            b_copy_27_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_27_address0 = 'bx;
        end
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            b_copy_28_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            b_copy_28_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_28_address0 = 'bx;
        end
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            b_copy_29_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            b_copy_29_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_29_address0 = 'bx;
        end
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_30_address0 = tmp_9_reg_3577;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        b_copy_30_address0 = tmp_6_reg_3516;
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_31_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_31_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_31_address0 = 'bx;
        end
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_3466) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_6_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_6_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_6_address0 = 'bx;
        end
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_7_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_7_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_8_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_8_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_9_address0 = tmp_9_reg_3577;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_9_address0 = tmp_6_reg_3516;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_3466))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3429))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_1597_p4 = tmp_1_mid2_v_reg_3470;
    end else begin
        i_phi_fu_1597_p4 = i_reg_1593;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1586_p4 = indvar_flatten_next_reg_3433;
    end else begin
        indvar_flatten_phi_fu_1586_p4 = indvar_flatten_reg_1582;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3429 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_1608_p4 = j_1_reg_4583;
    end else begin
        j_phi_fu_1608_p4 = j_reg_1604;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1627_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage16;
        end
        ap_ST_fsm_pp0_stage16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage17;
        end
        ap_ST_fsm_pp0_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage18;
        end
        ap_ST_fsm_pp0_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage19;
        end
        ap_ST_fsm_pp0_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage20;
        end
        ap_ST_fsm_pp0_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage21;
        end
        ap_ST_fsm_pp0_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage22;
        end
        ap_ST_fsm_pp0_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage23;
        end
        ap_ST_fsm_pp0_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage24;
        end
        ap_ST_fsm_pp0_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage25;
        end
        ap_ST_fsm_pp0_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage26;
        end
        ap_ST_fsm_pp0_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage27;
        end
        ap_ST_fsm_pp0_stage27 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage28;
        end
        ap_ST_fsm_pp0_stage28 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage29;
        end
        ap_ST_fsm_pp0_stage29 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage30;
        end
        ap_ST_fsm_pp0_stage30 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage31;
        end
        ap_ST_fsm_pp0_stage31 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = ap_const_lv32_0;

assign a_Rst_A = ap_rst;

assign a_WEN_A = ap_const_lv4_0;

assign a_row_0_1_fu_1809_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_0_2_fu_186);

assign a_row_10_1_fu_2254_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_10_2_fu_226);

assign a_row_11_1_fu_2296_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_11_2_fu_230);

assign a_row_12_1_fu_2348_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_12_2_fu_234);

assign a_row_13_1_fu_2390_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_13_2_fu_238);

assign a_row_14_1_fu_2448_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_14_2_fu_242);

assign a_row_15_1_fu_2490_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_15_2_fu_246);

assign a_row_16_1_fu_2538_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_16_2_fu_250);

assign a_row_17_1_fu_2580_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_17_2_fu_254);

assign a_row_18_1_fu_2633_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_18_2_fu_258);

assign a_row_19_1_fu_2675_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_19_2_fu_262);

assign a_row_1_1_fu_1851_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_1_2_fu_190);

assign a_row_20_1_fu_2723_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_20_2_fu_266);

assign a_row_21_1_fu_2765_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_21_2_fu_270);

assign a_row_22_1_fu_2826_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_22_2_fu_274);

assign a_row_23_1_fu_2868_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_23_2_fu_278);

assign a_row_24_1_fu_2914_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_24_2_fu_282);

assign a_row_25_1_fu_2956_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_25_2_fu_286);

assign a_row_26_1_fu_3007_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_26_2_fu_290);

assign a_row_27_1_fu_3052_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_27_2_fu_294);

assign a_row_28_1_fu_3134_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_28_2_fu_298);

assign a_row_29_1_fu_3127_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_29_2_fu_302);

assign a_row_2_1_fu_1895_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_2_2_fu_194);

assign a_row_30_1_fu_3120_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_30_2_fu_306);

assign a_row_31_1_fu_3113_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? a_Dout_A : a_row_31_2_fu_310);

assign a_row_3_1_fu_1937_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_3_2_fu_198);

assign a_row_4_1_fu_1985_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_4_2_fu_202);

assign a_row_5_1_fu_2027_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_5_2_fu_206);

assign a_row_6_1_fu_2071_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_6_2_fu_210);

assign a_row_7_1_fu_2113_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_7_2_fu_214);

assign a_row_8_1_fu_2161_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_8_2_fu_218);

assign a_row_9_1_fu_2203_p3 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_9_2_fu_222);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state45 = ap_CS_fsm[ap_const_lv32_21];

assign b_Addr_A = b_Addr_A_orig << ap_const_lv32_2;

assign b_Clk_A = ap_clk;

assign b_Din_A = ap_const_lv32_0;

assign b_Rst_A = ap_rst;

assign b_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_100_cast_fu_3223_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = (tmp1_reg_4378 + tmp16_fu_3227_p2);

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1627_p2 = ((indvar_flatten_phi_fu_1586_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1645_p2 = ((j_phi_fu_1608_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_1829_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_0_2_fu_186);

assign grp_fu_1873_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_1_2_fu_190);

assign grp_fu_1915_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_2_2_fu_194);

assign grp_fu_1963_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_3_2_fu_198);

assign grp_fu_2005_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_4_2_fu_202);

assign grp_fu_2049_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_5_2_fu_206);

assign grp_fu_2091_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_6_2_fu_210);

assign grp_fu_2135_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_7_2_fu_214);

assign grp_fu_2181_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_8_2_fu_218);

assign grp_fu_2223_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_9_2_fu_222);

assign grp_fu_2274_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_10_2_fu_226);

assign grp_fu_2322_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_11_2_fu_230);

assign grp_fu_2368_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_12_2_fu_234);

assign grp_fu_2412_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_13_2_fu_238);

assign grp_fu_2468_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_14_2_fu_242);

assign grp_fu_2512_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_15_2_fu_246);

assign grp_fu_2558_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_16_2_fu_250);

assign grp_fu_2602_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_17_2_fu_254);

assign grp_fu_2653_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_18_2_fu_258);

assign grp_fu_2697_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_19_2_fu_262);

assign grp_fu_2743_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_20_2_fu_266);

assign grp_fu_2785_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_21_2_fu_270);

assign grp_fu_2846_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_22_2_fu_274);

assign grp_fu_2888_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_23_2_fu_278);

assign grp_fu_2934_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_24_2_fu_282);

assign grp_fu_2976_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_25_2_fu_286);

assign grp_fu_3027_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1623 : a_row_26_2_fu_290);

assign grp_fu_3087_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1615 : a_row_27_2_fu_294);

assign grp_fu_3161_p0 = ((tmp_3_reg_3622[0:0] === 1'b1) ? reg_1619 : a_row_28_2_fu_298);

assign i_1_fu_1639_p2 = (i_phi_fu_1597_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1633_p2 = (indvar_flatten_phi_fu_1586_p4 + ap_const_lv11_1);

assign j_1_fu_3096_p2 = (j_mid2_reg_3438 + ap_const_lv6_1);

assign j_mid2_fu_1651_p3 = ((exitcond_fu_1645_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_1608_p4);

assign tmp10_fu_2611_p2 = (tmp11_reg_4183 + tmp12_fu_2607_p2);

assign tmp11_fu_2517_p2 = (tmp_2_9_reg_4138 + tmp_2_8_reg_4103);

assign tmp12_fu_2607_p2 = (tmp_2_10_reg_4203 + tmp_2_s_reg_4168);

assign tmp13_fu_2794_p2 = (tmp14_reg_4313 + tmp15_fu_2790_p2);

assign tmp14_fu_2702_p2 = (tmp_2_12_reg_4268 + tmp_2_11_reg_4233);

assign tmp15_fu_2790_p2 = (tmp_2_14_reg_4333 + tmp_2_13_reg_4298);

assign tmp16_fu_3227_p2 = (tmp17_reg_4638 + tmp24_reg_4698);

assign tmp17_fu_3179_p2 = (tmp18_reg_4508 + tmp21_fu_3174_p2);

assign tmp18_fu_2985_p2 = (tmp19_reg_4443 + tmp20_fu_2981_p2);

assign tmp19_fu_2893_p2 = (tmp_2_16_reg_4398 + tmp_2_15_reg_4363);

assign tmp1_fu_2804_p2 = (tmp2_reg_4118 + tmp9_fu_2799_p2);

assign tmp20_fu_2981_p2 = (tmp_2_18_reg_4463 + tmp_2_17_reg_4428);

assign tmp21_fu_3174_p2 = (tmp22_reg_4578 + tmp23_fu_3170_p2);

assign tmp22_fu_3092_p2 = (tmp_2_20_reg_4528 + tmp_2_19_reg_4493);

assign tmp23_fu_3170_p2 = (tmp_2_22_reg_4608 + tmp_2_21_reg_4563);

assign tmp24_fu_3218_p2 = (tmp25_reg_4673 + tmp28_fu_3213_p2);

assign tmp25_fu_3200_p2 = (tmp26_reg_4658 + tmp27_fu_3196_p2);

assign tmp26_fu_3192_p2 = (tmp_2_24_reg_4643 + tmp_2_23_reg_4623);

assign tmp27_fu_3196_p2 = (tmp_2_26_reg_4663 + tmp_2_25_reg_4653);

assign tmp28_fu_3213_p2 = (tmp29_reg_4688 + tmp30_fu_3209_p2);

assign tmp29_fu_3205_p2 = (tmp_2_28_reg_4678 + tmp_2_27_reg_4668);

assign tmp2_fu_2426_p2 = (tmp3_reg_3980 + tmp6_fu_2421_p2);

assign tmp30_fu_3209_p2 = (tmp_2_30_reg_4693 + tmp_2_29_reg_4683);

assign tmp3_fu_2232_p2 = (tmp4_reg_3915 + tmp5_fu_2228_p2);

assign tmp4_fu_2140_p2 = (tmp_2_1_reg_3865 + tmp_s_reg_3835);

assign tmp5_fu_2228_p2 = (tmp_2_3_reg_3935 + tmp_2_2_reg_3900);

assign tmp6_fu_2421_p2 = (tmp7_reg_4053 + tmp8_fu_2417_p2);

assign tmp7_fu_2327_p2 = (tmp_2_5_reg_4000 + tmp_2_4_reg_3965);

assign tmp8_fu_2417_p2 = (tmp_2_7_reg_4073 + tmp_2_6_reg_4038);

assign tmp9_fu_2799_p2 = (tmp10_reg_4248 + tmp13_fu_2794_p2);

assign tmp_100_cast_fu_3223_p1 = tmp_96_reg_4558;

assign tmp_10_fu_1738_p3 = {{ap_const_lv53_0}, {tmp_8_fu_1733_p2}};

assign tmp_11_fu_1759_p2 = (tmp_1_reg_3475 | ap_const_lv11_3);

assign tmp_12_fu_1764_p3 = {{ap_const_lv53_0}, {tmp_11_fu_1759_p2}};

assign tmp_13_fu_1795_p2 = (tmp_1_reg_3475 | ap_const_lv11_4);

assign tmp_14_fu_1800_p3 = {{ap_const_lv53_0}, {tmp_13_fu_1795_p2}};

assign tmp_15_fu_1837_p2 = (tmp_1_reg_3475 | ap_const_lv11_5);

assign tmp_16_fu_1842_p3 = {{ap_const_lv53_0}, {tmp_15_fu_1837_p2}};

assign tmp_17_fu_1881_p2 = (tmp_1_reg_3475 | ap_const_lv11_6);

assign tmp_18_fu_1886_p3 = {{ap_const_lv53_0}, {tmp_17_fu_1881_p2}};

assign tmp_19_fu_1923_p2 = (tmp_1_reg_3475 | ap_const_lv11_7);

assign tmp_1_fu_1687_p3 = {{tmp_1_mid2_v_fu_1679_p3}, {ap_const_lv5_0}};

assign tmp_1_mid2_v_fu_1679_p3 = ((exitcond_fu_1645_p2[0:0] === 1'b1) ? i_1_fu_1639_p2 : i_phi_fu_1597_p4);

assign tmp_20_fu_1928_p3 = {{ap_const_lv53_0}, {tmp_19_fu_1923_p2}};

assign tmp_21_fu_1971_p2 = (tmp_1_reg_3475 | ap_const_lv11_8);

assign tmp_22_fu_1976_p3 = {{ap_const_lv53_0}, {tmp_21_fu_1971_p2}};

assign tmp_23_fu_2013_p2 = (tmp_1_reg_3475 | ap_const_lv11_9);

assign tmp_24_fu_2018_p3 = {{ap_const_lv53_0}, {tmp_23_fu_2013_p2}};

assign tmp_25_fu_2057_p2 = (tmp_1_reg_3475 | ap_const_lv11_A);

assign tmp_26_fu_2062_p3 = {{ap_const_lv53_0}, {tmp_25_fu_2057_p2}};

assign tmp_27_fu_2099_p2 = (tmp_1_reg_3475 | ap_const_lv11_B);

assign tmp_28_fu_2104_p3 = {{ap_const_lv53_0}, {tmp_27_fu_2099_p2}};

assign tmp_29_fu_2147_p2 = (tmp_1_reg_3475 | ap_const_lv11_C);

assign tmp_30_fu_2152_p3 = {{ap_const_lv53_0}, {tmp_29_fu_2147_p2}};

assign tmp_31_fu_2189_p2 = (tmp_1_reg_3475 | ap_const_lv11_D);

assign tmp_32_fu_2194_p3 = {{ap_const_lv53_0}, {tmp_31_fu_2189_p2}};

assign tmp_33_fu_2240_p2 = (tmp_1_reg_3475 | ap_const_lv11_E);

assign tmp_34_fu_2245_p3 = {{ap_const_lv53_0}, {tmp_33_fu_2240_p2}};

assign tmp_35_fu_2282_p2 = (tmp_1_reg_3475 | ap_const_lv11_F);

assign tmp_36_fu_2287_p3 = {{ap_const_lv53_0}, {tmp_35_fu_2282_p2}};

assign tmp_37_fu_2334_p2 = (tmp_1_reg_3475 | ap_const_lv11_10);

assign tmp_38_fu_2339_p3 = {{ap_const_lv53_0}, {tmp_37_fu_2334_p2}};

assign tmp_39_fu_2376_p2 = (tmp_1_reg_3475 | ap_const_lv11_11);

assign tmp_3_fu_1773_p2 = ((j_mid2_reg_3438 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_40_fu_2381_p3 = {{ap_const_lv53_0}, {tmp_39_fu_2376_p2}};

assign tmp_41_fu_2434_p2 = (tmp_1_reg_3475 | ap_const_lv11_12);

assign tmp_42_fu_2439_p3 = {{ap_const_lv53_0}, {tmp_41_fu_2434_p2}};

assign tmp_43_fu_2476_p2 = (tmp_1_reg_3475 | ap_const_lv11_13);

assign tmp_44_fu_2481_p3 = {{ap_const_lv53_0}, {tmp_43_fu_2476_p2}};

assign tmp_45_fu_2524_p2 = (tmp_1_reg_3475 | ap_const_lv11_14);

assign tmp_46_fu_2529_p3 = {{ap_const_lv53_0}, {tmp_45_fu_2524_p2}};

assign tmp_47_fu_2566_p2 = (tmp_1_reg_3475 | ap_const_lv11_15);

assign tmp_48_fu_2571_p3 = {{ap_const_lv53_0}, {tmp_47_fu_2566_p2}};

assign tmp_49_fu_2619_p2 = (tmp_1_reg_3475 | ap_const_lv11_16);

assign tmp_4_cast_fu_3035_p1 = tmp_1_reg_3475;

assign tmp_4_fu_1695_p1 = tmp_1_fu_1687_p3;

assign tmp_50_fu_2624_p3 = {{ap_const_lv53_0}, {tmp_49_fu_2619_p2}};

assign tmp_51_fu_2661_p2 = (tmp_1_reg_3475 | ap_const_lv11_17);

assign tmp_52_fu_2666_p3 = {{ap_const_lv53_0}, {tmp_51_fu_2661_p2}};

assign tmp_53_fu_2709_p2 = (tmp_1_reg_3475 | ap_const_lv11_18);

assign tmp_54_fu_2714_p3 = {{ap_const_lv53_0}, {tmp_53_fu_2709_p2}};

assign tmp_55_fu_2751_p2 = (tmp_1_reg_3475 | ap_const_lv11_19);

assign tmp_56_fu_2756_p3 = {{ap_const_lv53_0}, {tmp_55_fu_2751_p2}};

assign tmp_57_fu_2812_p2 = (tmp_1_reg_3475 | ap_const_lv11_1A);

assign tmp_58_fu_2817_p3 = {{ap_const_lv53_0}, {tmp_57_fu_2812_p2}};

assign tmp_59_fu_2854_p2 = (tmp_1_reg_3475 | ap_const_lv11_1B);

assign tmp_5_fu_1705_p2 = (tmp_1_reg_3475 | ap_const_lv11_1);

assign tmp_60_fu_2859_p3 = {{ap_const_lv53_0}, {tmp_59_fu_2854_p2}};

assign tmp_61_fu_2900_p2 = (tmp_1_reg_3475 | ap_const_lv11_1C);

assign tmp_62_fu_2905_p3 = {{ap_const_lv53_0}, {tmp_61_fu_2900_p2}};

assign tmp_63_fu_2942_p2 = (tmp_1_reg_3475 | ap_const_lv11_1D);

assign tmp_64_fu_2947_p3 = {{ap_const_lv53_0}, {tmp_63_fu_2942_p2}};

assign tmp_65_fu_2993_p2 = (tmp_1_reg_3475 | ap_const_lv11_1E);

assign tmp_66_fu_2998_p3 = {{ap_const_lv53_0}, {tmp_65_fu_2993_p2}};

assign tmp_67_fu_3038_p2 = (tmp_1_reg_3475 | ap_const_lv11_1F);

assign tmp_68_fu_3043_p3 = {{ap_const_lv53_0}, {tmp_67_fu_3038_p2}};

assign tmp_69_cast_fu_1728_p1 = tmp_69_fu_1722_p2;

assign tmp_69_fu_1722_p2 = (tmp_6_cast_fu_1719_p1 + ap_const_lv7_20);

assign tmp_6_cast1_fu_3064_p1 = j_mid2_reg_3438;

assign tmp_6_cast2_fu_2308_p1 = j_mid2_reg_3438;

assign tmp_6_cast37_cast1_fu_1778_p1 = j_mid2_reg_3438;

assign tmp_6_cast37_cast_fu_1949_p1 = j_mid2_reg_3438;

assign tmp_6_cast_fu_1719_p1 = j_mid2_reg_3438;

assign tmp_6_fu_1700_p1 = j_mid2_fu_1651_p3;

assign tmp_70_fu_1747_p3 = {{ap_const_lv58_1}, {j_mid2_reg_3438}};

assign tmp_71_cast_fu_1787_p1 = tmp_71_fu_1781_p2;

assign tmp_71_fu_1781_p2 = (tmp_6_cast37_cast1_fu_1778_p1 + ap_const_lv8_60);

assign tmp_72_fu_1821_p3 = {{ap_const_lv58_2}, {j_mid2_reg_3438}};

assign tmp_73_cast_fu_1868_p1 = tmp_73_fu_1863_p2;

assign tmp_73_fu_1863_p2 = ($signed(tmp_6_cast37_cast1_reg_3658) + $signed(ap_const_lv8_A0));

assign tmp_74_fu_1907_p3 = {{ap_const_lv58_3}, {j_mid2_reg_3438}};

assign tmp_75_cast_fu_1958_p1 = tmp_75_fu_1952_p2;

assign tmp_75_fu_1952_p2 = (tmp_6_cast37_cast_fu_1949_p1 + ap_const_lv9_E0);

assign tmp_76_fu_1997_p3 = {{ap_const_lv58_4}, {j_mid2_reg_3438}};

assign tmp_77_cast_fu_2044_p1 = tmp_77_fu_2039_p2;

assign tmp_77_fu_2039_p2 = ($signed(tmp_6_cast37_cast_reg_3769) + $signed(ap_const_lv9_120));

assign tmp_78_fu_2083_p3 = {{ap_const_lv58_5}, {j_mid2_reg_3438}};

assign tmp_79_cast_fu_2130_p1 = tmp_79_fu_2125_p2;

assign tmp_79_fu_2125_p2 = ($signed(tmp_6_cast37_cast_reg_3769) + $signed(ap_const_lv9_160));

assign tmp_7_fu_1710_p3 = {{ap_const_lv53_0}, {tmp_5_fu_1705_p2}};

assign tmp_80_fu_2173_p3 = {{ap_const_lv58_6}, {j_mid2_reg_3438}};

assign tmp_81_cast1_fu_2215_p1 = $signed(tmp_73_reg_3713);

assign tmp_81_cast_fu_2218_p1 = $unsigned(tmp_81_cast1_fu_2215_p1);

assign tmp_81_fu_2266_p3 = {{ap_const_lv58_7}, {j_mid2_reg_3438}};

assign tmp_82_fu_2311_p2 = (tmp_6_cast2_fu_2308_p1 + ap_const_lv10_1E0);

assign tmp_83_cast_fu_2317_p1 = tmp_82_fu_2311_p2;

assign tmp_83_fu_2360_p3 = {{ap_const_lv58_8}, {j_mid2_reg_3438}};

assign tmp_84_fu_2402_p2 = ($signed(tmp_6_cast2_reg_4025) + $signed(ap_const_lv10_220));

assign tmp_85_cast_fu_2407_p1 = tmp_84_fu_2402_p2;

assign tmp_85_fu_2460_p3 = {{ap_const_lv58_9}, {j_mid2_reg_3438}};

assign tmp_86_fu_2502_p2 = ($signed(tmp_6_cast2_reg_4025) + $signed(ap_const_lv10_260));

assign tmp_87_cast_fu_2507_p1 = tmp_86_fu_2502_p2;

assign tmp_87_fu_2550_p3 = {{ap_const_lv58_A}, {j_mid2_reg_3438}};

assign tmp_88_fu_2592_p2 = ($signed(tmp_6_cast2_reg_4025) + $signed(ap_const_lv10_2A0));

assign tmp_89_cast_fu_2597_p1 = tmp_88_fu_2592_p2;

assign tmp_89_fu_2645_p3 = {{ap_const_lv58_B}, {j_mid2_reg_3438}};

assign tmp_8_fu_1733_p2 = (tmp_1_reg_3475 | ap_const_lv11_2);

assign tmp_90_fu_2687_p2 = ($signed(tmp_6_cast2_reg_4025) + $signed(ap_const_lv10_2E0));

assign tmp_91_cast_fu_2692_p1 = tmp_90_fu_2687_p2;

assign tmp_91_fu_2735_p3 = {{ap_const_lv58_C}, {j_mid2_reg_3438}};

assign tmp_92_fu_2838_p3 = {{ap_const_lv58_D}, {j_mid2_reg_3438}};

assign tmp_93_cast1_fu_2777_p1 = $signed(tmp_77_reg_3825);

assign tmp_93_cast_fu_2780_p1 = $unsigned(tmp_93_cast1_fu_2777_p1);

assign tmp_93_fu_2926_p3 = {{ap_const_lv58_E}, {j_mid2_reg_3438}};

assign tmp_94_fu_3019_p3 = {{ap_const_lv58_F}, {j_mid2_reg_3438}};

assign tmp_95_cast1_fu_2880_p1 = $signed(tmp_79_reg_3890);

assign tmp_95_cast_fu_2883_p1 = $unsigned(tmp_95_cast1_fu_2880_p1);

assign tmp_95_fu_3067_p2 = (tmp_6_cast1_fu_3064_p1 + ap_const_lv11_3E0);

assign tmp_96_fu_3081_p2 = (tmp_4_cast_fu_3035_p1 + tmp_9_cast_fu_3078_p1);

assign tmp_97_cast1_fu_2968_p1 = $signed(tmp_73_reg_3713);

assign tmp_97_cast_fu_2971_p1 = $unsigned(tmp_97_cast1_fu_2968_p1);

assign tmp_99_cast_fu_3073_p1 = tmp_95_fu_3067_p2;

assign tmp_9_cast_fu_3078_p1 = j_mid2_reg_3438;

assign tmp_9_fu_1755_p1 = j_mid2_reg_3438;

assign tmp_fu_1665_p2 = ((i_phi_fu_1597_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_1659_p2 = ((i_1_fu_1639_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1671_p3 = ((exitcond_fu_1645_p2[0:0] === 1'b1) ? tmp_mid1_fu_1659_p2 : tmp_fu_1665_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_3475[4:0] <= 5'b00000;
    tmp_6_reg_3516[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_3577[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast37_cast1_reg_3658[7:6] <= 2'b00;
    tmp_6_cast37_cast_reg_3769[8:6] <= 3'b000;
    tmp_6_cast2_reg_4025[9:6] <= 4'b0000;
end

endmodule //matmul_hw
