Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Mar 31 01:25:20 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 149
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 30         |
| TIMING-6  | Warning  | No common primary clock between related clocks  | 44         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                     | 20         |
| TIMING-18 | Warning  | Missing input or output delay                   | 52         |
| XDCB-1    | Warning  | Runtime intensive exceptions                    | 2          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg in site SLICE_X9Y17 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg in site SLICE_X15Y16 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg in site SLICE_X19Y24 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg in site SLICE_X17Y24 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X29Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X26Y6 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X27Y6 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X28Y6 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X26Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X24Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X25Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X23Y9 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X23Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X23Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X29Y11 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X29Y12 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X26Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X26Y11 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X50Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X46Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X47Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X49Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X46Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X51Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X44Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X45Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X49Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X47Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#29 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X50Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#30 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X48Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_1_0 and clk_out1_design_1_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_1_0] -to [get_clocks clk_out1_design_1_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_1_0 and clk_out3_design_1_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_1_0] -to [get_clocks clk_out3_design_1_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_1_0_1 and clk_out1_design_1_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_1_0_1] -to [get_clocks clk_out1_design_1_clk_wiz_1_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_1_0_1 and clk_out3_design_1_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_1_0_1] -to [get_clocks clk_out3_design_1_clk_wiz_1_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_out2_design_1_clk_wiz_1_0 and clk_out2_design_1_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_1_0] -to [get_clocks clk_out2_design_1_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_out2_design_1_clk_wiz_1_0_1 and clk_out2_design_1_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_1_0_1] -to [get_clocks clk_out2_design_1_clk_wiz_1_0]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clk_out3_design_1_clk_wiz_1_0 and clk_out1_design_1_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_design_1_clk_wiz_1_0] -to [get_clocks clk_out1_design_1_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks clk_out3_design_1_clk_wiz_1_0 and clk_out3_design_1_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_design_1_clk_wiz_1_0] -to [get_clocks clk_out3_design_1_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#9 Warning
No common primary clock between related clocks  
The clocks clk_out3_design_1_clk_wiz_1_0_1 and clk_out1_design_1_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_design_1_clk_wiz_1_0_1] -to [get_clocks clk_out1_design_1_clk_wiz_1_0]
Related violations: <none>

TIMING-6#10 Warning
No common primary clock between related clocks  
The clocks clk_out3_design_1_clk_wiz_1_0_1 and clk_out3_design_1_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_design_1_clk_wiz_1_0_1] -to [get_clocks clk_out3_design_1_clk_wiz_1_0]
Related violations: <none>

TIMING-6#11 Warning
No common primary clock between related clocks  
The clocks clk_pll_i and clk_pll_i_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i] -to [get_clocks clk_pll_i_1]
Related violations: <none>

TIMING-6#12 Warning
No common primary clock between related clocks  
The clocks clk_pll_i and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i] -to [get_clocks u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1]
Related violations: <none>

TIMING-6#13 Warning
No common primary clock between related clocks  
The clocks clk_pll_i and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i] -to [get_clocks u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1]
Related violations: <none>

TIMING-6#14 Warning
No common primary clock between related clocks  
The clocks clk_pll_i_1 and clk_pll_i are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i_1] -to [get_clocks clk_pll_i]
Related violations: <none>

TIMING-6#15 Warning
No common primary clock between related clocks  
The clocks clk_pll_i_1 and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i_1] -to [get_clocks u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk]
Related violations: <none>

TIMING-6#16 Warning
No common primary clock between related clocks  
The clocks clk_pll_i_1 and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i_1] -to [get_clocks u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk]
Related violations: <none>

TIMING-6#17 Warning
No common primary clock between related clocks  
The clocks iserdes_clkdiv and iserdes_clkdiv_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks iserdes_clkdiv] -to [get_clocks iserdes_clkdiv_2]
Related violations: <none>

TIMING-6#18 Warning
No common primary clock between related clocks  
The clocks iserdes_clkdiv_1 and iserdes_clkdiv_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks iserdes_clkdiv_1] -to [get_clocks iserdes_clkdiv_3]
Related violations: <none>

TIMING-6#19 Warning
No common primary clock between related clocks  
The clocks iserdes_clkdiv_2 and iserdes_clkdiv are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks iserdes_clkdiv_2] -to [get_clocks iserdes_clkdiv]
Related violations: <none>

TIMING-6#20 Warning
No common primary clock between related clocks  
The clocks iserdes_clkdiv_3 and iserdes_clkdiv_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks iserdes_clkdiv_3] -to [get_clocks iserdes_clkdiv_1]
Related violations: <none>

TIMING-6#21 Warning
No common primary clock between related clocks  
The clocks mem_refclk and mem_refclk_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mem_refclk] -to [get_clocks mem_refclk_1]
Related violations: <none>

TIMING-6#22 Warning
No common primary clock between related clocks  
The clocks mem_refclk_1 and mem_refclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mem_refclk_1] -to [get_clocks mem_refclk]
Related violations: <none>

TIMING-6#23 Warning
No common primary clock between related clocks  
The clocks oserdes_clk and oserdes_clk_4 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk] -to [get_clocks oserdes_clk_4]
Related violations: <none>

TIMING-6#24 Warning
No common primary clock between related clocks  
The clocks oserdes_clk and oserdes_clkdiv_4 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk] -to [get_clocks oserdes_clkdiv_4]
Related violations: <none>

TIMING-6#25 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_1 and oserdes_clkdiv_5 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_1] -to [get_clocks oserdes_clkdiv_5]
Related violations: <none>

TIMING-6#26 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_2 and oserdes_clk_6 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_2] -to [get_clocks oserdes_clk_6]
Related violations: <none>

TIMING-6#27 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_2 and oserdes_clkdiv_6 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_2] -to [get_clocks oserdes_clkdiv_6]
Related violations: <none>

TIMING-6#28 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_3 and oserdes_clkdiv_7 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_3] -to [get_clocks oserdes_clkdiv_7]
Related violations: <none>

TIMING-6#29 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_4 and oserdes_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_4] -to [get_clocks oserdes_clk]
Related violations: <none>

TIMING-6#30 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_4 and oserdes_clkdiv are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_4] -to [get_clocks oserdes_clkdiv]
Related violations: <none>

TIMING-6#31 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_5 and oserdes_clkdiv_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_5] -to [get_clocks oserdes_clkdiv_1]
Related violations: <none>

TIMING-6#32 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_6 and oserdes_clk_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_6] -to [get_clocks oserdes_clk_2]
Related violations: <none>

TIMING-6#33 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_6 and oserdes_clkdiv_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_6] -to [get_clocks oserdes_clkdiv_2]
Related violations: <none>

TIMING-6#34 Warning
No common primary clock between related clocks  
The clocks oserdes_clk_7 and oserdes_clkdiv_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clk_7] -to [get_clocks oserdes_clkdiv_3]
Related violations: <none>

TIMING-6#35 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv and oserdes_clkdiv_4 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv] -to [get_clocks oserdes_clkdiv_4]
Related violations: <none>

TIMING-6#36 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv_1 and oserdes_clkdiv_5 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv_1] -to [get_clocks oserdes_clkdiv_5]
Related violations: <none>

TIMING-6#37 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv_2 and oserdes_clkdiv_6 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv_2] -to [get_clocks oserdes_clkdiv_6]
Related violations: <none>

TIMING-6#38 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv_3 and oserdes_clkdiv_7 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv_3] -to [get_clocks oserdes_clkdiv_7]
Related violations: <none>

TIMING-6#39 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv_4 and oserdes_clkdiv are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv_4] -to [get_clocks oserdes_clkdiv]
Related violations: <none>

TIMING-6#40 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv_5 and oserdes_clkdiv_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv_5] -to [get_clocks oserdes_clkdiv_1]
Related violations: <none>

TIMING-6#41 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv_6 and oserdes_clkdiv_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv_6] -to [get_clocks oserdes_clkdiv_2]
Related violations: <none>

TIMING-6#42 Warning
No common primary clock between related clocks  
The clocks oserdes_clkdiv_7 and oserdes_clkdiv_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks oserdes_clkdiv_7] -to [get_clocks oserdes_clkdiv_3]
Related violations: <none>

TIMING-6#43 Warning
No common primary clock between related clocks  
The clocks sync_pulse and mem_refclk_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sync_pulse] -to [get_clocks mem_refclk_1]
Related violations: <none>

TIMING-6#44 Warning
No common primary clock between related clocks  
The clocks sync_pulse_1 and mem_refclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sync_pulse_1] -to [get_clocks mem_refclk]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/x_base_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on calibrate relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin10_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin1_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin2_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin3_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin4_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin7_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin8_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on pmod_out_pin9_io relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out2_design_1_clk_wiz_1_0 VIRTUAL_clk_pll_i sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on reset_target relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on reset_yy relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on switches[0] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on switches[1] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on switches[2] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on switches[3] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on switches[4] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on B[0] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on B[1] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on B[2] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on B[3] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on G[0] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on G[1] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on G[2] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on G[3] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on H relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on R[0] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on R[1] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on R[2] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on R[3] relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on V relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on edge_2k relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on error_o relative to clock(s) VIRTUAL_clk_out3_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on pins[0] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on pins[1] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on pins[2] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on pins[3] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 2213 design objects. 
set_max_delay -datapath_only -from [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only] IS_LEAF] -to [f...
c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc (Line: 20)
Related violations: <none>

XDCB-1#2 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 2288 design objects. 
-to = expands to 1179 design objects. 
set_max_delay -datapath_only -from [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only] IS_LEAF] -to [f...
c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc (Line: 21)
Related violations: <none>


