#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x11ce19060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11ce191d0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x11ce44350 .functor BUFZ 32, L_0x11ce442b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ce0dfc0_0 .net *"_ivl_0", 31 0, L_0x11ce442b0;  1 drivers
o0x120018040 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ce3bb10_0 .net "clk", 0 0, o0x120018040;  0 drivers
o0x120018070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ce3bbb0_0 .net "data_address", 31 0, o0x120018070;  0 drivers
o0x1200180a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ce3bc50_0 .net "data_read", 0 0, o0x1200180a0;  0 drivers
v0x11ce3bcf0_0 .net "data_readdata", 31 0, L_0x11ce44350;  1 drivers
o0x120018100 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ce3bde0_0 .net "data_write", 0 0, o0x120018100;  0 drivers
o0x120018130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ce3be80_0 .net "data_writedata", 31 0, o0x120018130;  0 drivers
v0x11ce3bf30_0 .var/i "i", 31 0;
v0x11ce3bfe0 .array "ram", 0 65535, 31 0;
E_0x11ce24740 .event posedge, v0x11ce3bb10_0;
L_0x11ce442b0 .array/port v0x11ce3bfe0, o0x120018070;
S_0x11ce175f0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x11ce19e20 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x11ce44700 .functor BUFZ 32, L_0x11ce44400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ce3c3c0_0 .net *"_ivl_0", 31 0, L_0x11ce44400;  1 drivers
v0x11ce3c480_0 .net *"_ivl_3", 29 0, L_0x11ce444a0;  1 drivers
v0x11ce3c520_0 .net *"_ivl_4", 31 0, L_0x11ce44580;  1 drivers
L_0x120050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ce3c5c0_0 .net *"_ivl_7", 1 0, L_0x120050010;  1 drivers
o0x1200183a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ce3c670_0 .net "instr_address", 31 0, o0x1200183a0;  0 drivers
v0x11ce3c760_0 .net "instr_readdata", 31 0, L_0x11ce44700;  1 drivers
v0x11ce3c810 .array "memory1", 0 1073741823, 31 0;
L_0x11ce44400 .array/port v0x11ce3c810, L_0x11ce44580;
L_0x11ce444a0 .part o0x1200183a0, 0, 30;
L_0x11ce44580 .concat [ 30 2 0 0], L_0x11ce444a0, L_0x120050010;
S_0x11ce3c170 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 9, 4 9 0, S_0x11ce175f0;
 .timescale 0 0;
v0x11ce3c330_0 .var/i "i", 31 0;
S_0x11ce17760 .scope module, "lw_harvard_tb" "lw_harvard_tb" 5 1;
 .timescale 0 0;
S_0x11ce20c10 .scope module, "mips_cpu_harvard" "mips_cpu_harvard" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x11ce47f00 .functor BUFZ 1, L_0x11ce45b10, C4<0>, C4<0>, C4<0>;
L_0x11ce485f0 .functor BUFZ 32, L_0x11ce48170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ce489f0 .functor BUFZ 32, v0x11ce3cef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ce491f0 .functor OR 1, L_0x11ce48e50, L_0x11ce49110, C4<0>, C4<0>;
L_0x11ce499e0 .functor OR 1, L_0x11ce49730, L_0x11ce49690, C4<0>, C4<0>;
L_0x11ce49ad0 .functor AND 1, L_0x11ce49550, L_0x11ce499e0, C4<1>, C4<1>;
L_0x11ce49bc0 .functor BUFZ 32, v0x11ce402a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120050250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce415e0_0 .net/2u *"_ivl_20", 15 0, L_0x120050250;  1 drivers
v0x11ce41670_0 .net *"_ivl_23", 15 0, L_0x11ce48720;  1 drivers
L_0x1200502e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11ce41700_0 .net/2u *"_ivl_30", 31 0, L_0x1200502e0;  1 drivers
v0x11ce41790_0 .net *"_ivl_34", 31 0, L_0x11ce48d00;  1 drivers
L_0x120050328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce41820_0 .net *"_ivl_37", 25 0, L_0x120050328;  1 drivers
L_0x120050370 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11ce418f0_0 .net/2u *"_ivl_38", 31 0, L_0x120050370;  1 drivers
v0x11ce41990_0 .net *"_ivl_40", 0 0, L_0x11ce48e50;  1 drivers
v0x11ce41a30_0 .net *"_ivl_42", 31 0, L_0x11ce48f30;  1 drivers
L_0x1200503b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce41ae0_0 .net *"_ivl_45", 25 0, L_0x1200503b8;  1 drivers
L_0x120050400 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11ce41bf0_0 .net/2u *"_ivl_46", 31 0, L_0x120050400;  1 drivers
v0x11ce41ca0_0 .net *"_ivl_48", 0 0, L_0x11ce49110;  1 drivers
v0x11ce41d40_0 .net *"_ivl_52", 31 0, L_0x11ce492e0;  1 drivers
L_0x120050448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce41df0_0 .net *"_ivl_55", 25 0, L_0x120050448;  1 drivers
L_0x120050490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce41ea0_0 .net/2u *"_ivl_56", 31 0, L_0x120050490;  1 drivers
v0x11ce41f50_0 .net *"_ivl_58", 0 0, L_0x11ce49550;  1 drivers
v0x11ce41ff0_0 .net *"_ivl_60", 31 0, L_0x11ce495f0;  1 drivers
L_0x1200504d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce420a0_0 .net *"_ivl_63", 25 0, L_0x1200504d8;  1 drivers
L_0x120050520 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x11ce42230_0 .net/2u *"_ivl_64", 31 0, L_0x120050520;  1 drivers
v0x11ce422c0_0 .net *"_ivl_66", 0 0, L_0x11ce49730;  1 drivers
v0x11ce42360_0 .net *"_ivl_68", 31 0, L_0x11ce497d0;  1 drivers
v0x11ce42410_0 .net *"_ivl_7", 4 0, L_0x11ce47ac0;  1 drivers
L_0x120050568 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce424c0_0 .net *"_ivl_71", 25 0, L_0x120050568;  1 drivers
L_0x1200505b0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x11ce42570_0 .net/2u *"_ivl_72", 31 0, L_0x1200505b0;  1 drivers
v0x11ce42620_0 .net *"_ivl_74", 0 0, L_0x11ce49690;  1 drivers
v0x11ce426c0_0 .net *"_ivl_77", 0 0, L_0x11ce499e0;  1 drivers
v0x11ce42760_0 .net *"_ivl_9", 4 0, L_0x11ce47be0;  1 drivers
v0x11ce42810_0 .var "active", 0 0;
v0x11ce428b0_0 .net "alu_control_out", 3 0, v0x11ce3d340_0;  1 drivers
v0x11ce42990_0 .net "alu_fcode", 5 0, L_0x11ce48510;  1 drivers
v0x11ce42a20_0 .net "alu_op", 1 0, L_0x11ce471b0;  1 drivers
v0x11ce42ab0_0 .net "alu_op1", 31 0, L_0x11ce485f0;  1 drivers
v0x11ce42b40_0 .net "alu_op2", 31 0, L_0x11ce488b0;  1 drivers
v0x11ce42bd0_0 .net "alu_out", 31 0, v0x11ce3cef0_0;  1 drivers
v0x11ce42150_0 .net "alu_src", 0 0, L_0x11ce45440;  1 drivers
v0x11ce42e60_0 .net "alu_z_flag", 0 0, L_0x11ce48a60;  1 drivers
v0x11ce42ef0_0 .net "branch", 0 0, L_0x11ce46bb0;  1 drivers
o0x1200193c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ce42fa0_0 .net "clk", 0 0, o0x1200193c0;  0 drivers
o0x120019660 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ce43070_0 .net "clk_enable", 0 0, o0x120019660;  0 drivers
v0x11ce43100_0 .net "curr_addr", 31 0, v0x11ce402a0_0;  1 drivers
v0x11ce431b0_0 .net "curr_addr_p4", 31 0, L_0x11ce48bc0;  1 drivers
v0x11ce43240_0 .net "data_address", 31 0, L_0x11ce489f0;  1 drivers
v0x11ce432d0_0 .var "data_read", 0 0;
o0x120019f60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ce43360_0 .net "data_readdata", 31 0, o0x120019f60;  0 drivers
v0x11ce43400_0 .var "data_write", 0 0;
v0x11ce434a0_0 .var "data_writedata", 31 0;
v0x11ce43550_0 .net "instr_address", 31 0, L_0x11ce49bc0;  1 drivers
v0x11ce43600_0 .net "instr_opcode", 5 0, L_0x11ce447b0;  1 drivers
o0x12001a020 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ce436c0_0 .net "instr_readdata", 31 0, o0x12001a020;  0 drivers
v0x11ce43760_0 .net "j_type", 0 0, L_0x11ce491f0;  1 drivers
v0x11ce43800_0 .net "jr_type", 0 0, L_0x11ce49ad0;  1 drivers
v0x11ce438a0_0 .net "mem_read", 0 0, L_0x11ce46080;  1 drivers
v0x11ce43950_0 .net "mem_to_reg", 0 0, L_0x11ce456e0;  1 drivers
v0x11ce43a00_0 .net "mem_write", 0 0, L_0x11ce46620;  1 drivers
v0x11ce43ab0_0 .var "next_instr_addr", 31 0;
v0x11ce43b40_0 .net "offset", 31 0, L_0x11ce48810;  1 drivers
v0x11ce43be0_0 .net "reg_a_read_data", 31 0, L_0x11ce48170;  1 drivers
v0x11ce43ca0_0 .net "reg_a_read_index", 4 0, L_0x11ce47a20;  1 drivers
v0x11ce43d50_0 .net "reg_b_read_data", 31 0, L_0x11ce48420;  1 drivers
v0x11ce43e00_0 .net "reg_b_read_index", 4 0, L_0x11ce47520;  1 drivers
v0x11ce43eb0_0 .net "reg_dst", 0 0, L_0x11ce44fb0;  1 drivers
v0x11ce43f60_0 .net "reg_write", 0 0, L_0x11ce45b10;  1 drivers
v0x11ce44010_0 .net "reg_write_data", 31 0, L_0x11ce47de0;  1 drivers
v0x11ce440c0_0 .net "reg_write_enable", 0 0, L_0x11ce47f00;  1 drivers
v0x11ce44170_0 .net "reg_write_index", 4 0, L_0x11ce47c80;  1 drivers
v0x11ce44220_0 .var "register_v0", 31 0;
o0x120019450 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ce42c60_0 .net "reset", 0 0, o0x120019450;  0 drivers
E_0x11ce3c8e0/0 .event edge, v0x11ce3f840_0, v0x11ce3cfe0_0, v0x11ce431b0_0, v0x11ce43b40_0;
E_0x11ce3c8e0/1 .event edge, v0x11ce43760_0, v0x11ce436c0_0, v0x11ce43800_0, v0x11ce40db0_0;
E_0x11ce3c8e0 .event/or E_0x11ce3c8e0/0, E_0x11ce3c8e0/1;
L_0x11ce447b0 .part o0x12001a020, 26, 6;
L_0x11ce47a20 .part o0x12001a020, 21, 5;
L_0x11ce47520 .part o0x12001a020, 16, 5;
L_0x11ce47ac0 .part o0x12001a020, 11, 5;
L_0x11ce47be0 .part o0x12001a020, 16, 5;
L_0x11ce47c80 .functor MUXZ 5, L_0x11ce47be0, L_0x11ce47ac0, L_0x11ce44fb0, C4<>;
L_0x11ce47de0 .functor MUXZ 32, v0x11ce3cef0_0, o0x120019f60, L_0x11ce456e0, C4<>;
L_0x11ce48510 .part o0x12001a020, 0, 6;
L_0x11ce48720 .part o0x12001a020, 0, 16;
L_0x11ce48810 .concat [ 16 16 0 0], L_0x11ce48720, L_0x120050250;
L_0x11ce488b0 .functor MUXZ 32, L_0x11ce48420, L_0x11ce48810, L_0x11ce45440, C4<>;
L_0x11ce48bc0 .arith/sum 32, v0x11ce402a0_0, L_0x1200502e0;
L_0x11ce48d00 .concat [ 6 26 0 0], L_0x11ce447b0, L_0x120050328;
L_0x11ce48e50 .cmp/eq 32, L_0x11ce48d00, L_0x120050370;
L_0x11ce48f30 .concat [ 6 26 0 0], L_0x11ce447b0, L_0x1200503b8;
L_0x11ce49110 .cmp/eq 32, L_0x11ce48f30, L_0x120050400;
L_0x11ce492e0 .concat [ 6 26 0 0], L_0x11ce447b0, L_0x120050448;
L_0x11ce49550 .cmp/eq 32, L_0x11ce492e0, L_0x120050490;
L_0x11ce495f0 .concat [ 6 26 0 0], L_0x11ce48510, L_0x1200504d8;
L_0x11ce49730 .cmp/eq 32, L_0x11ce495f0, L_0x120050520;
L_0x11ce497d0 .concat [ 6 26 0 0], L_0x11ce48510, L_0x120050568;
L_0x11ce49690 .cmp/eq 32, L_0x11ce497d0, L_0x1200505b0;
S_0x11ce3c950 .scope module, "cpu_alu" "alu" 6 106, 7 1 0, S_0x11ce20c10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x120050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce3cc10_0 .net/2u *"_ivl_0", 31 0, L_0x120050298;  1 drivers
v0x11ce3ccd0_0 .net "control", 3 0, v0x11ce3d340_0;  alias, 1 drivers
v0x11ce3cd80_0 .net "op1", 31 0, L_0x11ce485f0;  alias, 1 drivers
v0x11ce3ce40_0 .net "op2", 31 0, L_0x11ce488b0;  alias, 1 drivers
v0x11ce3cef0_0 .var "result", 31 0;
v0x11ce3cfe0_0 .net "z_flag", 0 0, L_0x11ce48a60;  alias, 1 drivers
E_0x11ce3cbc0 .event edge, v0x11ce3ce40_0, v0x11ce3cd80_0, v0x11ce3ccd0_0;
L_0x11ce48a60 .cmp/eq 32, v0x11ce3cef0_0, L_0x120050298;
S_0x11ce3d100 .scope module, "cpu_alu_control" "alu_control" 6 91, 8 1 0, S_0x11ce20c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x11ce3d340_0 .var "alu_control_out", 3 0;
v0x11ce3d400_0 .net "alu_fcode", 5 0, L_0x11ce48510;  alias, 1 drivers
v0x11ce3d4a0_0 .net "alu_opcode", 1 0, L_0x11ce471b0;  alias, 1 drivers
E_0x11ce3d310 .event edge, v0x11ce3d4a0_0, v0x11ce3d400_0;
S_0x11ce3d5b0 .scope module, "cpu_control" "control" 6 35, 9 1 0, S_0x11ce20c10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x11ce44fb0 .functor AND 1, L_0x11ce44a00, L_0x11ce44ed0, C4<1>, C4<1>;
L_0x11ce451c0 .functor AND 1, L_0x11ce450e0, L_0x11ce44b40, C4<1>, C4<1>;
L_0x11ce45270 .functor AND 1, L_0x11ce451c0, L_0x11ce44cc0, C4<1>, C4<1>;
L_0x11ce45440 .functor AND 1, L_0x11ce45270, L_0x11ce45360, C4<1>, C4<1>;
L_0x11ce456e0 .functor AND 1, L_0x11ce45570, L_0x11ce44b40, C4<1>, C4<1>;
L_0x11ce457d0 .functor AND 1, L_0x11ce44a00, L_0x11ce44b40, C4<1>, C4<1>;
L_0x11ce458e0 .functor AND 1, L_0x11ce457d0, L_0x11ce45840, C4<1>, C4<1>;
L_0x11ce45b10 .functor AND 1, L_0x11ce458e0, L_0x11ce45a10, C4<1>, C4<1>;
L_0x11ce45ca0 .functor AND 1, L_0x11ce45c00, L_0x11ce44b40, C4<1>, C4<1>;
L_0x11ce45ef0 .functor AND 1, L_0x11ce45ca0, L_0x11ce45d60, C4<1>, C4<1>;
L_0x11ce46080 .functor AND 1, L_0x11ce45ef0, L_0x11ce45f60, C4<1>, C4<1>;
L_0x11ce45e80 .functor AND 1, L_0x11ce461d0, L_0x11ce462f0, C4<1>, C4<1>;
L_0x11ce463d0 .functor AND 1, L_0x11ce45e80, L_0x11ce44cc0, C4<1>, C4<1>;
L_0x11ce46620 .functor AND 1, L_0x11ce463d0, L_0x11ce464f0, C4<1>, C4<1>;
L_0x11ce45750 .functor AND 1, L_0x11ce46690, L_0x11ce46830, C4<1>, C4<1>;
L_0x11ce46480 .functor AND 1, L_0x11ce45750, L_0x11ce46a70, C4<1>, C4<1>;
L_0x11ce46bb0 .functor AND 1, L_0x11ce46480, L_0x11ce44da0, C4<1>, C4<1>;
L_0x11ce46df0 .functor AND 1, L_0x11ce44a00, L_0x11ce46ca0, C4<1>, C4<1>;
L_0x11ce46f00 .functor AND 1, L_0x11ce46df0, L_0x11ce46e60, C4<1>, C4<1>;
L_0x11ce46590 .functor AND 1, L_0x11ce46f00, L_0x11ce47050, C4<1>, C4<1>;
L_0x11ce470f0 .functor AND 1, L_0x11ce47290, L_0x11ce47400, C4<1>, C4<1>;
L_0x11ce45e00 .functor AND 1, L_0x11ce470f0, L_0x11ce46fb0, C4<1>, C4<1>;
L_0x11ce477b0 .functor AND 1, L_0x11ce45e00, L_0x11ce44da0, C4<1>, C4<1>;
v0x11ce3d8b0_0 .net *"_ivl_0", 31 0, L_0x11ce44890;  1 drivers
v0x11ce3d960_0 .net *"_ivl_102", 0 0, L_0x11ce47290;  1 drivers
v0x11ce3da00_0 .net *"_ivl_104", 0 0, L_0x11ce47400;  1 drivers
v0x11ce3dab0_0 .net *"_ivl_106", 0 0, L_0x11ce470f0;  1 drivers
v0x11ce3db50_0 .net *"_ivl_108", 0 0, L_0x11ce46fb0;  1 drivers
v0x11ce3dc30_0 .net *"_ivl_110", 0 0, L_0x11ce45e00;  1 drivers
v0x11ce3dcd0_0 .net *"_ivl_112", 0 0, L_0x11ce477b0;  1 drivers
L_0x120050130 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x11ce3dd70_0 .net/2u *"_ivl_12", 5 0, L_0x120050130;  1 drivers
L_0x120050178 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x11ce3de20_0 .net/2u *"_ivl_16", 5 0, L_0x120050178;  1 drivers
v0x11ce3df30_0 .net *"_ivl_21", 0 0, L_0x11ce44ed0;  1 drivers
v0x11ce3dfd0_0 .net *"_ivl_25", 0 0, L_0x11ce450e0;  1 drivers
v0x11ce3e070_0 .net *"_ivl_27", 0 0, L_0x11ce451c0;  1 drivers
v0x11ce3e110_0 .net *"_ivl_29", 0 0, L_0x11ce45270;  1 drivers
L_0x120050058 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce3e1b0_0 .net *"_ivl_3", 25 0, L_0x120050058;  1 drivers
v0x11ce3e260_0 .net *"_ivl_31", 0 0, L_0x11ce45360;  1 drivers
v0x11ce3e300_0 .net *"_ivl_35", 0 0, L_0x11ce45570;  1 drivers
v0x11ce3e3a0_0 .net *"_ivl_39", 0 0, L_0x11ce457d0;  1 drivers
L_0x1200500a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ce3e530_0 .net/2u *"_ivl_4", 31 0, L_0x1200500a0;  1 drivers
v0x11ce3e5c0_0 .net *"_ivl_41", 0 0, L_0x11ce45840;  1 drivers
v0x11ce3e650_0 .net *"_ivl_43", 0 0, L_0x11ce458e0;  1 drivers
v0x11ce3e6f0_0 .net *"_ivl_45", 0 0, L_0x11ce45a10;  1 drivers
v0x11ce3e790_0 .net *"_ivl_49", 0 0, L_0x11ce45c00;  1 drivers
v0x11ce3e830_0 .net *"_ivl_51", 0 0, L_0x11ce45ca0;  1 drivers
v0x11ce3e8d0_0 .net *"_ivl_53", 0 0, L_0x11ce45d60;  1 drivers
v0x11ce3e970_0 .net *"_ivl_55", 0 0, L_0x11ce45ef0;  1 drivers
v0x11ce3ea10_0 .net *"_ivl_57", 0 0, L_0x11ce45f60;  1 drivers
v0x11ce3eab0_0 .net *"_ivl_61", 0 0, L_0x11ce461d0;  1 drivers
v0x11ce3eb50_0 .net *"_ivl_63", 0 0, L_0x11ce462f0;  1 drivers
v0x11ce3ebf0_0 .net *"_ivl_65", 0 0, L_0x11ce45e80;  1 drivers
v0x11ce3ec90_0 .net *"_ivl_67", 0 0, L_0x11ce463d0;  1 drivers
v0x11ce3ed30_0 .net *"_ivl_69", 0 0, L_0x11ce464f0;  1 drivers
v0x11ce3edd0_0 .net *"_ivl_73", 0 0, L_0x11ce46690;  1 drivers
v0x11ce3ee70_0 .net *"_ivl_75", 0 0, L_0x11ce46830;  1 drivers
v0x11ce3e440_0 .net *"_ivl_77", 0 0, L_0x11ce45750;  1 drivers
v0x11ce3f100_0 .net *"_ivl_79", 0 0, L_0x11ce46a70;  1 drivers
L_0x1200500e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x11ce3f190_0 .net/2u *"_ivl_8", 5 0, L_0x1200500e8;  1 drivers
v0x11ce3f220_0 .net *"_ivl_81", 0 0, L_0x11ce46480;  1 drivers
v0x11ce3f2b0_0 .net *"_ivl_87", 0 0, L_0x11ce46ca0;  1 drivers
v0x11ce3f340_0 .net *"_ivl_89", 0 0, L_0x11ce46df0;  1 drivers
v0x11ce3f3e0_0 .net *"_ivl_91", 0 0, L_0x11ce46e60;  1 drivers
v0x11ce3f480_0 .net *"_ivl_93", 0 0, L_0x11ce46f00;  1 drivers
v0x11ce3f520_0 .net *"_ivl_95", 0 0, L_0x11ce47050;  1 drivers
v0x11ce3f5c0_0 .net *"_ivl_97", 0 0, L_0x11ce46590;  1 drivers
v0x11ce3f660_0 .net "alu_op", 1 0, L_0x11ce471b0;  alias, 1 drivers
v0x11ce3f720_0 .net "alu_src", 0 0, L_0x11ce45440;  alias, 1 drivers
v0x11ce3f7b0_0 .net "beq", 0 0, L_0x11ce44da0;  1 drivers
v0x11ce3f840_0 .net "branch", 0 0, L_0x11ce46bb0;  alias, 1 drivers
v0x11ce3f8d0_0 .net "instr_opcode", 5 0, L_0x11ce447b0;  alias, 1 drivers
v0x11ce3f960_0 .var "jump", 0 0;
v0x11ce3f9f0_0 .net "lw", 0 0, L_0x11ce44b40;  1 drivers
v0x11ce3fa80_0 .net "mem_read", 0 0, L_0x11ce46080;  alias, 1 drivers
v0x11ce3fb10_0 .net "mem_to_reg", 0 0, L_0x11ce456e0;  alias, 1 drivers
v0x11ce3fba0_0 .net "mem_write", 0 0, L_0x11ce46620;  alias, 1 drivers
v0x11ce3fc40_0 .net "r_format", 0 0, L_0x11ce44a00;  1 drivers
v0x11ce3fce0_0 .net "reg_dst", 0 0, L_0x11ce44fb0;  alias, 1 drivers
v0x11ce3fd80_0 .net "reg_write", 0 0, L_0x11ce45b10;  alias, 1 drivers
v0x11ce3fe20_0 .net "sw", 0 0, L_0x11ce44cc0;  1 drivers
L_0x11ce44890 .concat [ 6 26 0 0], L_0x11ce447b0, L_0x120050058;
L_0x11ce44a00 .cmp/eq 32, L_0x11ce44890, L_0x1200500a0;
L_0x11ce44b40 .cmp/eq 6, L_0x11ce447b0, L_0x1200500e8;
L_0x11ce44cc0 .cmp/eq 6, L_0x11ce447b0, L_0x120050130;
L_0x11ce44da0 .cmp/eq 6, L_0x11ce447b0, L_0x120050178;
L_0x11ce44ed0 .reduce/nor L_0x11ce44b40;
L_0x11ce450e0 .reduce/nor L_0x11ce44a00;
L_0x11ce45360 .reduce/nor L_0x11ce44da0;
L_0x11ce45570 .reduce/nor L_0x11ce44a00;
L_0x11ce45840 .reduce/nor L_0x11ce44cc0;
L_0x11ce45a10 .reduce/nor L_0x11ce44da0;
L_0x11ce45c00 .reduce/nor L_0x11ce44a00;
L_0x11ce45d60 .reduce/nor L_0x11ce44cc0;
L_0x11ce45f60 .reduce/nor L_0x11ce44da0;
L_0x11ce461d0 .reduce/nor L_0x11ce44a00;
L_0x11ce462f0 .reduce/nor L_0x11ce44b40;
L_0x11ce464f0 .reduce/nor L_0x11ce44da0;
L_0x11ce46690 .reduce/nor L_0x11ce44a00;
L_0x11ce46830 .reduce/nor L_0x11ce44b40;
L_0x11ce46a70 .reduce/nor L_0x11ce44cc0;
L_0x11ce46ca0 .reduce/nor L_0x11ce44b40;
L_0x11ce46e60 .reduce/nor L_0x11ce44cc0;
L_0x11ce47050 .reduce/nor L_0x11ce44da0;
L_0x11ce471b0 .concat8 [ 1 1 0 0], L_0x11ce477b0, L_0x11ce46590;
L_0x11ce47290 .reduce/nor L_0x11ce44a00;
L_0x11ce47400 .reduce/nor L_0x11ce44b40;
L_0x11ce46fb0 .reduce/nor L_0x11ce44cc0;
S_0x11ce3ffb0 .scope module, "cpu_pc" "pc" 6 140, 10 1 0, S_0x11ce20c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x11ce401f0_0 .net "clk", 0 0, o0x1200193c0;  alias, 0 drivers
v0x11ce402a0_0 .var "curr_addr", 31 0;
v0x11ce40350_0 .net "next_addr", 31 0, v0x11ce43ab0_0;  1 drivers
v0x11ce40410_0 .net "reset", 0 0, o0x120019450;  alias, 0 drivers
E_0x11ce401a0 .event posedge, v0x11ce401f0_0;
S_0x11ce40510 .scope module, "register" "regfile" 6 66, 11 1 0, S_0x11ce20c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x11ce48170 .functor BUFZ 32, L_0x11ce47fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ce48420 .functor BUFZ 32, L_0x11ce48260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ce40850_0 .net *"_ivl_0", 31 0, L_0x11ce47fb0;  1 drivers
v0x11ce408f0_0 .net *"_ivl_10", 6 0, L_0x11ce48300;  1 drivers
L_0x120050208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ce40990_0 .net *"_ivl_13", 1 0, L_0x120050208;  1 drivers
v0x11ce40a40_0 .net *"_ivl_2", 6 0, L_0x11ce48050;  1 drivers
L_0x1200501c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ce40af0_0 .net *"_ivl_5", 1 0, L_0x1200501c0;  1 drivers
v0x11ce40be0_0 .net *"_ivl_8", 31 0, L_0x11ce48260;  1 drivers
v0x11ce40c90_0 .net "r_clk", 0 0, o0x1200193c0;  alias, 0 drivers
v0x11ce40d20_0 .net "r_clk_enable", 0 0, o0x120019660;  alias, 0 drivers
v0x11ce40db0_0 .net "read_data1", 31 0, L_0x11ce48170;  alias, 1 drivers
v0x11ce40ee0_0 .net "read_data2", 31 0, L_0x11ce48420;  alias, 1 drivers
v0x11ce40f90_0 .net "read_reg1", 4 0, L_0x11ce47a20;  alias, 1 drivers
v0x11ce41040_0 .net "read_reg2", 4 0, L_0x11ce47520;  alias, 1 drivers
v0x11ce410f0 .array "registers", 31 0, 31 0;
v0x11ce41190_0 .net "reset", 0 0, o0x120019450;  alias, 0 drivers
v0x11ce41240_0 .net "write_control", 0 0, L_0x11ce47f00;  alias, 1 drivers
v0x11ce412d0_0 .net "write_data", 31 0, L_0x11ce47de0;  alias, 1 drivers
v0x11ce41360_0 .net "write_reg", 4 0, L_0x11ce47c80;  alias, 1 drivers
L_0x11ce47fb0 .array/port v0x11ce410f0, L_0x11ce48050;
L_0x11ce48050 .concat [ 5 2 0 0], L_0x11ce47a20, L_0x1200501c0;
L_0x11ce48260 .array/port v0x11ce410f0, L_0x11ce48300;
L_0x11ce48300 .concat [ 5 2 0 0], L_0x11ce47520, L_0x120050208;
    .scope S_0x11ce191d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ce3bf30_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x11ce3bf30_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11ce3bf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce3bfe0, 0, 4;
    %load/vec4 v0x11ce3bf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ce3bf30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x11ce191d0;
T_1 ;
    %wait E_0x11ce24740;
    %load/vec4 v0x11ce3bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x11ce3be80_0;
    %ix/getv 3, v0x11ce3bbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce3bfe0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11ce175f0;
T_2 ;
    %fork t_1, S_0x11ce3c170;
    %jmp t_0;
    .scope S_0x11ce3c170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ce3c330_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x11ce3c330_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x11ce3c330_0;
    %store/vec4a v0x11ce3c810, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11ce3c330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11ce3c330_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ce3c810, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ce3c810, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ce3c810, 4, 0;
    %end;
    .scope S_0x11ce175f0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x11ce40510;
T_3 ;
    %wait E_0x11ce401a0;
    %load/vec4 v0x11ce41190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11ce40d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11ce41240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x11ce412d0_0;
    %load/vec4 v0x11ce41360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ce410f0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11ce3d100;
T_4 ;
    %wait E_0x11ce3d310;
    %load/vec4 v0x11ce3d4a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ce3d340_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11ce3d4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11ce3d340_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x11ce3d4a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x11ce3d400_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ce3d340_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11ce3d340_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ce3d340_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11ce3d340_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11ce3d340_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11ce3c950;
T_5 ;
    %wait E_0x11ce3cbc0;
    %load/vec4 v0x11ce3ccd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11ce3cef0_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x11ce3cd80_0;
    %load/vec4 v0x11ce3ce40_0;
    %and;
    %assign/vec4 v0x11ce3cef0_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x11ce3cd80_0;
    %load/vec4 v0x11ce3ce40_0;
    %or;
    %assign/vec4 v0x11ce3cef0_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x11ce3cd80_0;
    %load/vec4 v0x11ce3ce40_0;
    %add;
    %assign/vec4 v0x11ce3cef0_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x11ce3cd80_0;
    %load/vec4 v0x11ce3ce40_0;
    %sub;
    %assign/vec4 v0x11ce3cef0_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x11ce3cd80_0;
    %load/vec4 v0x11ce3ce40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x11ce3cef0_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x11ce3cd80_0;
    %load/vec4 v0x11ce3ce40_0;
    %or;
    %inv;
    %assign/vec4 v0x11ce3cef0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11ce3ffb0;
T_6 ;
    %wait E_0x11ce401a0;
    %load/vec4 v0x11ce40410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11ce402a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11ce40350_0;
    %assign/vec4 v0x11ce402a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11ce20c10;
T_7 ;
    %wait E_0x11ce3c8e0;
    %load/vec4 v0x11ce42ef0_0;
    %load/vec4 v0x11ce42e60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x11ce431b0_0;
    %load/vec4 v0x11ce43b40_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11ce43ab0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x11ce43760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x11ce431b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x11ce436c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11ce43ab0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x11ce43800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x11ce43be0_0;
    %store/vec4 v0x11ce43ab0_0, 0, 32;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
