0.7
2020.2
Jun 10 2021
20:04:57
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1669045273,verilog,,E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v,,clk_wiz_0,,,../../../../STEP3.gen/sources_1/ip/clk_wiz_0,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1669045272,verilog,,E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../STEP3.gen/sources_1/ip/clk_wiz_0,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v,1669046173,verilog,,,,te,,,../../../../STEP3.gen/sources_1/ip/clk_wiz_0,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v,1669045492,verilog,,E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v,,test,,,../../../../STEP3.gen/sources_1/ip/clk_wiz_0,,,,,
