Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Jan 27 18:19:34 2024
| Host         : tardis-c03 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_top_wrapper_timing_summary_routed.rpt -rpx zybo_top_wrapper_timing_summary_routed.rpx
| Design       : zybo_top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 546 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.518        0.000                      0                 3079        0.043        0.000                      0                 3079       -0.455      -10.989                      26                  1347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_i                                 {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_top_clk_gen_0         {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_top_clk_gen_0         {0.000 3.333}        6.667           150.000         
  clkfbout_zybo_top_clk_gen_0         {0.000 20.000}       40.000          25.000          
hdmi_rx_clk_p_i                       {0.000 3.030}        6.060           165.017         
  CLKFBIN                             {0.000 3.030}        6.060           165.017         
  CLK_OUT_5x_hdmi_clk                 {0.000 0.606}        1.212           825.083         
    PixelClk_int                      {0.000 2.424}        6.060           165.017         
      FeedbackClkOut                  {0.000 3.030}        6.060           165.017         
        CLKFBIN_1                     {0.000 3.030}        6.060           165.017         
      PixelClkInX5                    {0.000 0.606}        1.212           825.083         
        PixelClkIO                    {0.000 2.424}        6.060           165.017         
sys_clk                               {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_top_clk_gen_0_1       {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_top_clk_gen_0_1       {0.000 3.333}        6.667           150.000         
  clkfbout_zybo_top_clk_gen_0_1       {0.000 20.000}       40.000          25.000          
zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_zybo_top_clk_gen_0                                                                                                                                                           2.845        0.000                       0                     2  
  clk_out2_zybo_top_clk_gen_0               0.658        0.000                      0                 1329        0.134        0.000                      0                 1329        2.833        0.000                       0                   548  
  clkfbout_zybo_top_clk_gen_0                                                                                                                                                          12.633        0.000                       0                     3  
hdmi_rx_clk_p_i                                                                                                                                                                         1.530        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                               4.811        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                  -0.455       -6.404                      15                    15  
    PixelClk_int                            1.448        0.000                      0                 1126        0.047        0.000                      0                 1126        0.924        0.000                       0                   589  
      FeedbackClkOut                                                                                                                                                                    2.886        0.000                       0                     2  
        CLKFBIN_1                                                                                                                                                                       4.811        0.000                       0                     1  
      PixelClkInX5                                                                                                                                                                     -0.455       -4.584                      11                    11  
        PixelClkIO                                                                                                                                                                      4.393        0.000                       0                     8  
sys_clk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_zybo_top_clk_gen_0_1                                                                                                                                                         2.845        0.000                       0                     2  
  clk_out2_zybo_top_clk_gen_0_1             0.660        0.000                      0                 1329        0.134        0.000                      0                 1329        2.833        0.000                       0                   548  
  clkfbout_zybo_top_clk_gen_0_1                                                                                                                                                        12.633        0.000                       0                     3  
zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk        1.539        0.000                      0                  349        0.122        0.000                      0                  349        0.264        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_zybo_top_clk_gen_0_1  clk_out2_zybo_top_clk_gen_0          0.658        0.000                      0                 1329        0.043        0.000                      0                 1329  
PixelClk_int                   PixelClkIO                           0.518        0.000                      0                   38        0.130        0.000                      0                   38  
clk_out2_zybo_top_clk_gen_0    clk_out2_zybo_top_clk_gen_0_1        0.658        0.000                      0                 1329        0.043        0.000                      0                 1329  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     PixelClk_int                          PixelClk_int                                3.028        0.000                      0                   10        0.396        0.000                      0                   10  
**async_default**                     clk_out2_zybo_top_clk_gen_0           clk_out2_zybo_top_clk_gen_0                 1.949        0.000                      0                  224        0.953        0.000                      0                  224  
**async_default**                     clk_out2_zybo_top_clk_gen_0_1         clk_out2_zybo_top_clk_gen_0                 1.949        0.000                      0                  224        0.862        0.000                      0                  224  
**async_default**                     clk_out2_zybo_top_clk_gen_0           clk_out2_zybo_top_clk_gen_0_1               1.949        0.000                      0                  224        0.862        0.000                      0                  224  
**async_default**                     clk_out2_zybo_top_clk_gen_0_1         clk_out2_zybo_top_clk_gen_0_1               1.951        0.000                      0                  224        0.953        0.000                      0                  224  
**async_default**                     zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk        3.378        0.000                      0                    3        0.444        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_top_clk_gen_0
  To Clock:  clk_out1_zybo_top_clk_gen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_top_clk_gen_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_top_clk_gen_0
  To Clock:  clk_out2_zybo_top_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.767ns (47.776%)  route 3.025ns (52.224%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.781    -2.419    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X102Y87        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/Q
                         net (fo=2, routed)           0.758    -1.143    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[16]_bret__1_0[1]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    -1.019 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_sum_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.019    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[3]_fret__14_0[1]
    SLICE_X104Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.486 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.486    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry_n_0
    SLICE_X104Y88        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry__0/O[2]
                         net (fo=1, routed)           0.665     0.418    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/C[8]
    SLICE_X106Y88        LUT2 (Prop_lut2_I1_O)        0.301     0.719 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.719    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.120 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.468 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[1]
                         net (fo=9, routed)           0.978     2.447    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[23]_bret_bret__11[2]
    SLICE_X100Y94        LUT4 (Prop_lut4_I0_O)        0.303     2.750 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[2]_bret__2_i_1/O
                         net (fo=2, routed)           0.623     3.372    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][0]
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y94        FDRE (Setup_fdre_C_D)       -0.067     4.030    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2
  -------------------------------------------------------------------
                         required time                          4.030    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.111ns (38.600%)  route 3.358ns (61.400%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.654     3.127    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.062     4.035    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.111ns (38.873%)  route 3.320ns (61.127%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.616     3.088    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.093     4.005    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2
  -------------------------------------------------------------------
                         required time                          4.005    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 2.111ns (38.667%)  route 3.349ns (61.333%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.645     3.117    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.061     4.037    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.111ns (38.095%)  route 3.430ns (61.905%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.745     3.199    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.091     4.213    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.061     4.152    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.111ns (38.391%)  route 3.388ns (61.609%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 4.685 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.702     3.156    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.682     4.685    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                         clock pessimism             -0.382     4.303    
                         clock uncertainty           -0.091     4.212    
    SLICE_X106Y92        FDRE (Setup_fdre_C_D)       -0.093     4.119    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.111ns (38.303%)  route 3.400ns (61.697%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.715     3.169    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.091     4.213    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.081     4.132    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.111ns (39.901%)  route 3.180ns (60.099%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.476     2.948    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.092     4.005    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.005    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.111ns (39.558%)  route 3.225ns (60.442%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.540     2.994    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X104Y93        FDSE (Setup_fdse_C_D)       -0.047     4.051    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.051    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.111ns (39.610%)  route 3.219ns (60.390%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.515     2.987    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.047     4.051    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                          4.051    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/Q
                         net (fo=1, routed)           0.053    -0.328    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[24]
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.904    -0.290    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/C
                         clock pessimism             -0.218    -0.509    
    SLICE_X107Y92        FDCE (Hold_fdce_C_D)         0.092    -0.417    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X109Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.292    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[19]
    SLICE_X108Y94        LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[19]
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X108Y94        FDCE (Hold_fdce_C_D)         0.120    -0.388    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X113Y89        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1_n_0
    SLICE_X112Y89        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.248    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[12]
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.906    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.220    -0.509    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.120    -0.389    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.319    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1_n_0
    SLICE_X102Y94        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[6]
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.218    -0.535    
    SLICE_X102Y94        FDCE (Hold_fdce_C_D)         0.120    -0.415    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.306    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[13]
    SLICE_X113Y91        LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[13]
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092    -0.416    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/Q
                         net (fo=1, routed)           0.050    -0.333    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3_n_0
    SLICE_X105Y93        LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[26]
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.879    -0.315    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/C
                         clock pessimism             -0.219    -0.535    
    SLICE_X105Y93        FDCE (Hold_fdce_C_D)         0.092    -0.443    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.636    -0.520    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[0]
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.908    -0.286    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/C
                         clock pessimism             -0.220    -0.507    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.057    -0.450    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[17]
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.055    -0.453    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.607    -0.549    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X105Y91        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/Q[4]
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.076    -0.457    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X109Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/Q
                         net (fo=2, routed)           0.109    -0.270    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg_n_0_[22]
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/C
                         clock pessimism             -0.215    -0.505    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.072    -0.433    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_top_clk_gen_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         6.667       4.091      RAMB18_X5Y40    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         6.667       4.091      RAMB18_X5Y32    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFG/I             n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X110Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/state_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X107Y89   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/vde_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X108Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/vsync_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/hsync_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X110Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/state_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/hsync_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X108Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/vsync_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X105Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X104Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X102Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X102Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_top_clk_gen_0
  To Clock:  clkfbout_zybo_top_clk_gen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_top_clk_gen_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19  zybo_top_i/hdmi_rx/clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_rx_clk_p_i
  To Clock:  hdmi_rx_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_rx_clk_p_i
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_rx_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           15  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -6.404ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y72     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y72     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y68     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y68     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y70     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y70     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y69     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y69     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y71     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y71     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.254ns (27.528%)  route 3.301ns (72.472%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.850ns = ( 12.910 - 6.060 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.019     7.501    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X5Y40         FIFO18E1                                     r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[4])
                                                      0.882     8.383 r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[4]
                         net (fo=6, routed)           2.326    10.709    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X107Y134       LUT3 (Prop_lut3_I0_O)        0.124    10.833 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_5/O
                         net (fo=1, routed)           0.403    11.236    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_5_n_0
    SLICE_X107Y134       LUT6 (Prop_lut6_I1_O)        0.124    11.360 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=2, routed)           0.572    11.932    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/sum_bits0__0[2]
    SLICE_X106Y137       LUT2 (Prop_lut2_I0_O)        0.124    12.056 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    12.056    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X106Y137       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.853    12.910    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X106Y137       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.617    13.526    
                         clock uncertainty           -0.053    13.473    
    SLICE_X106Y137       FDRE (Setup_fdre_C_D)        0.031    13.504    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.254ns (27.552%)  route 3.297ns (72.448%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.850ns = ( 12.910 - 6.060 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.019     7.501    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X5Y40         FIFO18E1                                     r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[4])
                                                      0.882     8.383 r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[4]
                         net (fo=6, routed)           2.326    10.709    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X107Y134       LUT3 (Prop_lut3_I0_O)        0.124    10.833 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_5/O
                         net (fo=1, routed)           0.403    11.236    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_5_n_0
    SLICE_X107Y134       LUT6 (Prop_lut6_I1_O)        0.124    11.360 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=2, routed)           0.568    11.928    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/sum_bits0__0[2]
    SLICE_X106Y137       LUT2 (Prop_lut2_I1_O)        0.124    12.052 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    12.052    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X106Y137       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.853    12.910    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X106Y137       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.617    13.526    
                         clock uncertainty           -0.053    13.473    
    SLICE_X106Y137       FDRE (Setup_fdre_C_D)        0.029    13.502    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.254ns (28.214%)  route 3.191ns (71.786%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.846ns = ( 12.906 - 6.060 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.019     7.501    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X5Y40         FIFO18E1                                     r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[17])
                                                      0.882     8.383 r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[17]
                         net (fo=6, routed)           2.153    10.536    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X106Y130       LUT3 (Prop_lut3_I1_O)        0.124    10.660 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_5/O
                         net (fo=1, routed)           0.607    11.267    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_5_n_0
    SLICE_X106Y130       LUT6 (Prop_lut6_I1_O)        0.124    11.391 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=2, routed)           0.431    11.821    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/sum_bits0__0[2]
    SLICE_X106Y132       LUT2 (Prop_lut2_I0_O)        0.124    11.945 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    11.945    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X106Y132       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.849    12.906    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X106Y132       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.617    13.522    
                         clock uncertainty           -0.053    13.469    
    SLICE_X106Y132       FDRE (Setup_fdre_C_D)        0.031    13.500    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.254ns (28.240%)  route 3.187ns (71.760%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.846ns = ( 12.906 - 6.060 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.019     7.501    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X5Y40         FIFO18E1                                     r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[17])
                                                      0.882     8.383 r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[17]
                         net (fo=6, routed)           2.153    10.536    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X106Y130       LUT3 (Prop_lut3_I1_O)        0.124    10.660 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_5/O
                         net (fo=1, routed)           0.607    11.267    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_5_n_0
    SLICE_X106Y130       LUT6 (Prop_lut6_I1_O)        0.124    11.391 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=2, routed)           0.427    11.817    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/sum_bits0__0[2]
    SLICE_X106Y132       LUT2 (Prop_lut2_I1_O)        0.124    11.941 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.941    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X106Y132       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.849    12.906    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X106Y132       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.617    13.522    
                         clock uncertainty           -0.053    13.469    
    SLICE_X106Y132       FDRE (Setup_fdre_C_D)        0.029    13.498    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.254ns (28.272%)  route 3.181ns (71.728%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 12.902 - 6.060 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.019     7.501    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X5Y40         FIFO18E1                                     r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[12])
                                                      0.882     8.383 r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[12]
                         net (fo=6, routed)           2.092    10.475    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X106Y120       LUT3 (Prop_lut3_I0_O)        0.124    10.599 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_5/O
                         net (fo=1, routed)           0.674    11.273    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_5_n_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I1_O)        0.124    11.397 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=2, routed)           0.415    11.812    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits0__0[2]
    SLICE_X107Y121       LUT2 (Prop_lut2_I1_O)        0.124    11.936 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.936    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X107Y121       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.845    12.902    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X107Y121       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.617    13.518    
                         clock uncertainty           -0.053    13.465    
    SLICE_X107Y121       FDRE (Setup_fdre_C_D)        0.031    13.496    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.254ns (28.298%)  route 3.177ns (71.702%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 12.902 - 6.060 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.019     7.501    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X5Y40         FIFO18E1                                     r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[12])
                                                      0.882     8.383 r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[12]
                         net (fo=6, routed)           2.092    10.475    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X106Y120       LUT3 (Prop_lut3_I0_O)        0.124    10.599 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_5/O
                         net (fo=1, routed)           0.674    11.273    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_5_n_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I1_O)        0.124    11.397 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=2, routed)           0.411    11.808    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits0__0[2]
    SLICE_X107Y121       LUT2 (Prop_lut2_I0_O)        0.124    11.932 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    11.932    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X107Y121       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.845    12.902    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X107Y121       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.617    13.518    
                         clock uncertainty           -0.053    13.465    
    SLICE_X107Y121       FDRE (Setup_fdre_C_D)        0.029    13.494    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.103%)  route 3.291ns (79.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 10.859 - 6.060 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.874     5.309    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X105Y70        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.456     5.765 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.179     6.945    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[9]
    SLICE_X101Y68        LUT6 (Prop_lut6_I3_O)        0.124     7.069 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/iIn_q_i_2__0/O
                         net (fo=7, routed)           0.645     7.714    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/iIn_q_i_2__0_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.124     7.838 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=6, routed)           0.932     8.770    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.124     8.894 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.534     9.428    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X112Y69        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.751    10.859    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X112Y69        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.388    11.246    
                         clock uncertainty           -0.053    11.193    
    SLICE_X112Y69        FDRE (Setup_fdre_C_CE)      -0.169    11.024    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.103%)  route 3.291ns (79.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 10.859 - 6.060 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.874     5.309    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X105Y70        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.456     5.765 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.179     6.945    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[9]
    SLICE_X101Y68        LUT6 (Prop_lut6_I3_O)        0.124     7.069 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/iIn_q_i_2__0/O
                         net (fo=7, routed)           0.645     7.714    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/iIn_q_i_2__0_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.124     7.838 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=6, routed)           0.932     8.770    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.124     8.894 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.534     9.428    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X112Y69        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.751    10.859    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X112Y69        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.388    11.246    
                         clock uncertainty           -0.053    11.193    
    SLICE_X112Y69        FDRE (Setup_fdre_C_CE)      -0.169    11.024    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.978ns (24.196%)  route 3.064ns (75.804%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.852ns = ( 12.912 - 6.060 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.048     7.529    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X106Y134       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDRE (Prop_fdre_C_Q)         0.456     7.985 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=4, routed)           0.982     8.968    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X106Y138       LUT5 (Prop_lut5_I2_O)        0.124     9.092 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[3]_i_2__0/O
                         net (fo=7, routed)           0.388     9.479    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_11__5
    SLICE_X107Y138       LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_2__0/O
                         net (fo=5, routed)           0.485    10.088    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_2__0_n_0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.124    10.212 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_2__0/O
                         net (fo=2, routed)           0.813    11.025    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/sum_bits0[0]
    SLICE_X109Y140       LUT2 (Prop_lut2_I0_O)        0.150    11.175 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=2, routed)           0.396    11.571    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X109Y140       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.855    12.912    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y140       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.658    13.569    
                         clock uncertainty           -0.053    13.516    
    SLICE_X109Y140       FDRE (Setup_fdre_C_D)       -0.289    13.227    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.978ns (24.196%)  route 3.064ns (75.804%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.852ns = ( 12.912 - 6.060 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.048     7.529    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X106Y134       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDRE (Prop_fdre_C_Q)         0.456     7.985 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=4, routed)           0.982     8.968    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X106Y138       LUT5 (Prop_lut5_I2_O)        0.124     9.092 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[3]_i_2__0/O
                         net (fo=7, routed)           0.388     9.479    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_11__5
    SLICE_X107Y138       LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_2__0/O
                         net (fo=5, routed)           0.485    10.088    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_2__0_n_0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.124    10.212 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_2__0/O
                         net (fo=2, routed)           0.813    11.025    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/sum_bits0[0]
    SLICE_X109Y140       LUT2 (Prop_lut2_I0_O)        0.150    11.175 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=2, routed)           0.396    11.571    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X109Y140       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.855    12.912    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y140       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.658    13.569    
                         clock uncertainty           -0.053    13.516    
    SLICE_X109Y140       FDRE (Setup_fdre_C_D)       -0.275    13.241    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pDataIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.367ns (15.447%)  route 2.009ns (84.553%))
  Logic Levels:           0  
  Clock Path Skew:        2.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.332ns
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.748     4.796    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X107Y77        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pDataIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.367     5.163 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pDataIn_reg[3]/Q
                         net (fo=1, routed)           2.009     7.171    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/D[11]
    SLICE_X107Y80        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.851     7.332    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X107Y80        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
                         clock pessimism             -0.388     6.945    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.180     7.125    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.125    
                         arrival time                           7.171    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[23]
                            (rising edge-triggered cell FIFO18E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.728%)  route 0.225ns (60.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.598     2.530    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X104Y78        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDRE (Prop_fdre_C_Q)         0.148     2.678 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=1, routed)           0.225     2.902    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[25]
    RAMB18_X5Y32         FIFO18E1                                     r  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.912     3.177    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X5Y32         FIFO18E1                                     r  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.587     2.589    
    RAMB18_X5Y32         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[23])
                                                      0.243     2.832    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pDataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.418ns (18.088%)  route 1.893ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.252ns
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.810     4.858    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X104Y72        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pDataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.418     5.276 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pDataIn_reg[4]/Q
                         net (fo=1, routed)           1.893     7.168    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/D[4]
    SLICE_X104Y78        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.771     7.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X104Y78        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/C
                         clock pessimism             -0.388     6.865    
    SLICE_X104Y78        FDRE (Hold_fdre_C_D)         0.233     7.098    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.098    
                         arrival time                           7.168    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.251     1.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     2.004 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.158     2.162    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.287     2.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.312     1.878    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.078    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.251     1.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     2.004 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.158     2.162    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.287     2.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.312     1.878    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.078    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.251     1.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     2.004 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.158     2.162    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.287     2.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.312     1.878    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.078    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.251     1.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     2.004 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.158     2.162    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.287     2.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.312     1.878    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.078    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.251     1.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     2.004 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.158     2.162    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.287     2.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.312     1.878    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.078    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.251     1.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     2.004 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.158     2.162    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.287     2.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.312     1.878    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.078    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.251     1.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     2.004 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.158     2.162    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X108Y72        RAMS32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.287     2.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMS32                                       r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.312     1.878    
    SLICE_X108Y72        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.078    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         6.060       3.484      RAMB18_X5Y40     zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         6.060       3.484      RAMB18_X5Y32     zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         6.060       3.700      IDELAY_X1Y72     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         6.060       3.700      IDELAY_X1Y68     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         6.060       3.700      IDELAY_X1Y70     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I             n/a            2.155         6.060       3.905      BUFGCTRL_X0Y18   zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         6.060       4.393      ILOGIC_X1Y72     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         6.060       4.393      ILOGIC_X1Y68     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         6.060       4.393      ILOGIC_X1Y70     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         6.060       4.393      ILOGIC_X1Y69     zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.636       2.136      MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.636       2.136      MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         3.636       2.386      SLICE_X108Y70    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.424       0.924      MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.424       0.924      MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         2.424       1.174      SLICE_X108Y73    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         6.060       2.886      BUFR_X1Y8        zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       6.060       93.940     MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           11  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -4.584ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y148    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y147    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y124    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y123    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y142    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y141    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y146    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y145    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         1.212       -0.454     BUFR_X1Y9        zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         1.212       -0.454     BUFIO_X1Y9       zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X1Y2  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y148  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y147  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y124  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y123  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y142  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y141  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y146  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.060       4.393      OLOGIC_X1Y145  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_top_clk_gen_0_1
  To Clock:  clk_out1_zybo_top_clk_gen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_top_clk_gen_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_top_clk_gen_0_1
  To Clock:  clk_out2_zybo_top_clk_gen_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.767ns (47.776%)  route 3.025ns (52.224%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.781    -2.419    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X102Y87        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/Q
                         net (fo=2, routed)           0.758    -1.143    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[16]_bret__1_0[1]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    -1.019 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_sum_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.019    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[3]_fret__14_0[1]
    SLICE_X104Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.486 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.486    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry_n_0
    SLICE_X104Y88        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry__0/O[2]
                         net (fo=1, routed)           0.665     0.418    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/C[8]
    SLICE_X106Y88        LUT2 (Prop_lut2_I1_O)        0.301     0.719 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.719    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.120 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.468 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[1]
                         net (fo=9, routed)           0.978     2.447    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[23]_bret_bret__11[2]
    SLICE_X100Y94        LUT4 (Prop_lut4_I0_O)        0.303     2.750 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[2]_bret__2_i_1/O
                         net (fo=2, routed)           0.623     3.372    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][0]
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.090     4.099    
    SLICE_X101Y94        FDRE (Setup_fdre_C_D)       -0.067     4.032    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2
  -------------------------------------------------------------------
                         required time                          4.032    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.111ns (38.600%)  route 3.358ns (61.400%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.654     3.127    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.090     4.099    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.062     4.037    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.111ns (38.873%)  route 3.320ns (61.127%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.616     3.088    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.093     4.007    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 2.111ns (38.667%)  route 3.349ns (61.333%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.645     3.117    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.061     4.039    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.111ns (38.095%)  route 3.430ns (61.905%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.745     3.199    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.090     4.215    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.061     4.154    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret
  -------------------------------------------------------------------
                         required time                          4.154    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.111ns (38.391%)  route 3.388ns (61.609%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 4.685 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.702     3.156    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.682     4.685    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                         clock pessimism             -0.382     4.303    
                         clock uncertainty           -0.090     4.214    
    SLICE_X106Y92        FDRE (Setup_fdre_C_D)       -0.093     4.121    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0
  -------------------------------------------------------------------
                         required time                          4.121    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.111ns (38.303%)  route 3.400ns (61.697%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.715     3.169    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.090     4.215    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.081     4.134    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.111ns (39.901%)  route 3.180ns (60.099%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.476     2.948    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.090     4.099    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.092     4.007    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.111ns (39.558%)  route 3.225ns (60.442%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.540     2.994    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X104Y93        FDSE (Setup_fdse_C_D)       -0.047     4.053    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.053    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.111ns (39.610%)  route 3.219ns (60.390%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.515     2.987    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.047     4.053    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                          4.053    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/Q
                         net (fo=1, routed)           0.053    -0.328    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[24]
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.904    -0.290    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/C
                         clock pessimism             -0.218    -0.509    
    SLICE_X107Y92        FDCE (Hold_fdce_C_D)         0.092    -0.417    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X109Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.292    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[19]
    SLICE_X108Y94        LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[19]
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X108Y94        FDCE (Hold_fdce_C_D)         0.120    -0.388    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X113Y89        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1_n_0
    SLICE_X112Y89        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.248    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[12]
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.906    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.220    -0.509    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.120    -0.389    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.319    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1_n_0
    SLICE_X102Y94        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[6]
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.218    -0.535    
    SLICE_X102Y94        FDCE (Hold_fdce_C_D)         0.120    -0.415    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.306    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[13]
    SLICE_X113Y91        LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[13]
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092    -0.416    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/Q
                         net (fo=1, routed)           0.050    -0.333    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3_n_0
    SLICE_X105Y93        LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[26]
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.879    -0.315    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/C
                         clock pessimism             -0.219    -0.535    
    SLICE_X105Y93        FDCE (Hold_fdce_C_D)         0.092    -0.443    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.636    -0.520    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[0]
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.908    -0.286    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/C
                         clock pessimism             -0.220    -0.507    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.057    -0.450    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[17]
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.055    -0.453    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.607    -0.549    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X105Y91        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/Q[4]
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.076    -0.457    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X109Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/Q
                         net (fo=2, routed)           0.109    -0.270    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg_n_0_[22]
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/C
                         clock pessimism             -0.215    -0.505    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.072    -0.433    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_top_clk_gen_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         6.667       4.091      RAMB18_X5Y40    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         6.667       4.091      RAMB18_X5Y32    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFG/I             n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X110Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/state_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X107Y89   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/vde_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X108Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/vsync_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/hsync_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X110Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/state_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/hsync_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X111Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X108Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg/vsync_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X106Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_ff_shim_reg2/rgb_q_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X107Y87   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X105Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X104Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X102Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X102Y91   zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_top_clk_gen_0_1
  To Clock:  clkfbout_zybo_top_clk_gen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_top_clk_gen_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19  zybo_top_i/hdmi_rx/clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  To Clock:  zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843     1.843    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y75        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456     2.299 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/Q
                         net (fo=2, routed)           1.043     3.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[5]
    SLICE_X107Y74        LUT6 (Prop_lut6_I2_O)        0.124     3.466 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           0.627     4.093    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X108Y77        LUT4 (Prop_lut4_I3_O)        0.124     4.217 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.783     5.001    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/sel
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     6.666    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X109Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843     1.843    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y75        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456     2.299 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/Q
                         net (fo=2, routed)           1.043     3.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[5]
    SLICE_X107Y74        LUT6 (Prop_lut6_I2_O)        0.124     3.466 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           0.627     4.093    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X108Y77        LUT4 (Prop_lut4_I3_O)        0.124     4.217 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.783     5.001    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/sel
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     6.666    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X109Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843     1.843    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y75        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456     2.299 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/Q
                         net (fo=2, routed)           1.043     3.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[5]
    SLICE_X107Y74        LUT6 (Prop_lut6_I2_O)        0.124     3.466 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           0.627     4.093    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X108Y77        LUT4 (Prop_lut4_I3_O)        0.124     4.217 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.783     5.001    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/sel
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     6.666    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X109Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843     1.843    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y75        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456     2.299 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/Q
                         net (fo=2, routed)           1.043     3.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[5]
    SLICE_X107Y74        LUT6 (Prop_lut6_I2_O)        0.124     3.466 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           0.627     4.093    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X108Y77        LUT4 (Prop_lut4_I3_O)        0.124     4.217 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.783     5.001    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/sel
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     6.666    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y74        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X109Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.254%)  route 2.586ns (75.746%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.864     1.864    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.456     2.320 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/Q
                         net (fo=19, routed)          1.175     3.495    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[0]
    SLICE_X109Y58        LUT5 (Prop_lut5_I0_O)        0.124     3.619 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=3, routed)           0.839     4.458    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I4_O)        0.124     4.582 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3/O
                         net (fo=1, routed)           0.572     5.154    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3_n_0
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     5.278 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.278    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.685     6.685    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.179     6.864    
                         clock uncertainty           -0.035     6.829    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.031     6.860    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.828ns (24.625%)  route 2.534ns (75.375%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.865     1.865    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y54        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456     2.321 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          1.297     3.618    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X111Y58        LUT5 (Prop_lut5_I1_O)        0.124     3.742 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=4, routed)           0.634     4.376    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X112Y57        LUT6 (Prop_lut6_I1_O)        0.124     4.500 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.604     5.103    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X111Y57        LUT6 (Prop_lut6_I3_O)        0.124     5.227 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.227    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.685     6.685    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.154     6.839    
                         clock uncertainty           -0.035     6.804    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.029     6.833    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.833    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.828ns (26.600%)  route 2.285ns (73.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 6.684 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.865     1.865    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y54        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456     2.321 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.763     3.084    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y56        LUT2 (Prop_lut2_I0_O)        0.124     3.208 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=2, routed)           0.668     3.876    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I1_O)        0.124     4.000 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.189     4.188    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I5_O)        0.124     4.312 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.665     4.978    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.684     6.684    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y59        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.154     6.838    
                         clock uncertainty           -0.035     6.803    
    SLICE_X110Y59        FDRE (Setup_fdre_C_CE)      -0.205     6.598    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.704ns (23.008%)  route 2.356ns (76.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 6.678 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858     1.858    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y64        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.456     2.314 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/Q
                         net (fo=2, routed)           0.949     3.263    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[5]
    SLICE_X106Y63        LUT6 (Prop_lut6_I2_O)        0.124     3.387 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=2, routed)           0.790     4.177    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_4
    SLICE_X106Y65        LUT4 (Prop_lut4_I3_O)        0.124     4.301 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.617     4.918    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y63        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.678     6.678    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y63        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.155     6.833    
                         clock uncertainty           -0.035     6.798    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.205     6.593    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.704ns (23.008%)  route 2.356ns (76.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 6.678 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858     1.858    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y64        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.456     2.314 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/Q
                         net (fo=2, routed)           0.949     3.263    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[5]
    SLICE_X106Y63        LUT6 (Prop_lut6_I2_O)        0.124     3.387 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=2, routed)           0.790     4.177    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_4
    SLICE_X106Y65        LUT4 (Prop_lut4_I3_O)        0.124     4.301 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.617     4.918    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y63        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.678     6.678    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y63        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.155     6.833    
                         clock uncertainty           -0.035     6.798    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.205     6.593    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.704ns (23.008%)  route 2.356ns (76.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 6.678 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858     1.858    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y64        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.456     2.314 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/Q
                         net (fo=2, routed)           0.949     3.263    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[5]
    SLICE_X106Y63        LUT6 (Prop_lut6_I2_O)        0.124     3.387 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=2, routed)           0.790     4.177    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_4
    SLICE_X106Y65        LUT4 (Prop_lut4_I3_O)        0.124     4.301 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.617     4.918    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y63        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.678     6.678    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y63        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism              0.155     6.833    
                         clock uncertainty           -0.035     6.798    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.205     6.593    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  1.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623     0.623    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y73        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDPE (Prop_fdpe_C_Q)         0.141     0.764 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.820    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y73        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.890     0.890    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y73        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.267     0.623    
    SLICE_X107Y73        FDPE (Hold_fdpe_C_D)         0.075     0.698    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.636     0.636    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X111Y54        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.833    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X111Y54        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.908     0.908    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X111Y54        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.272     0.636    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.075     0.711    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.632     0.632    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X111Y64        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.829    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X111Y64        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.903     0.903    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X111Y64        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.632    
    SLICE_X111Y64        FDRE (Hold_fdre_C_D)         0.075     0.707    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.634     0.634    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y61        FDSE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDSE (Prop_fdse_C_Q)         0.141     0.775 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.078     0.853    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[3]
    SLICE_X112Y61        LUT6 (Prop_lut6_I1_O)        0.045     0.898 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000     0.898    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X112Y61        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.906     0.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X112Y61        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.259     0.647    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120     0.767    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.630     0.630    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDPE (Prop_fdpe_C_Q)         0.141     0.771 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.836    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y66        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.898     0.898    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.630    
    SLICE_X106Y66        FDPE (Hold_fdpe_C_D)         0.075     0.705    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629     0.629    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y67        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDPE (Prop_fdpe_C_Q)         0.141     0.770 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.835    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y67        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897     0.897    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y67        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.629    
    SLICE_X106Y67        FDPE (Hold_fdpe_C_D)         0.075     0.704    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.634     0.634    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.098     0.873    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X108Y57        LUT4 (Prop_lut4_I3_O)        0.045     0.918 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.918    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_1
    SLICE_X108Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.904     0.904    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X108Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.257     0.647    
    SLICE_X108Y57        FDRE (Hold_fdre_C_D)         0.120     0.767    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.634     0.634    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.102     0.877    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X108Y57        LUT5 (Prop_lut5_I4_O)        0.045     0.922 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.922    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_0
    SLICE_X108Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.904     0.904    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X108Y57        FDRE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.257     0.647    
    SLICE_X108Y57        FDRE (Hold_fdre_C_D)         0.121     0.768    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629     0.629    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y81        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDPE (Prop_fdpe_C_Q)         0.164     0.793 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.849    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y81        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899     0.899    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y81        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.629    
    SLICE_X112Y81        FDPE (Hold_fdpe_C_D)         0.060     0.689    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626     0.626    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.164     0.790 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.846    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896     0.896    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.626    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.060     0.686    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y64    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y64    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y64    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y65    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y65    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X103Y66    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y81    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y81    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X111Y64    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y66    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X102Y66    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y66    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y66    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y65    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y65    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y65    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y65    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y66    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y64    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y64    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y64    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y66    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y81    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y81    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X112Y80    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rDlyRstCnt_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X112Y80    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y80    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rDlyRstCnt_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y80    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rDlyRstCnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_top_clk_gen_0_1
  To Clock:  clk_out2_zybo_top_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.767ns (47.776%)  route 3.025ns (52.224%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.781    -2.419    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X102Y87        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/Q
                         net (fo=2, routed)           0.758    -1.143    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[16]_bret__1_0[1]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    -1.019 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_sum_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.019    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[3]_fret__14_0[1]
    SLICE_X104Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.486 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.486    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry_n_0
    SLICE_X104Y88        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry__0/O[2]
                         net (fo=1, routed)           0.665     0.418    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/C[8]
    SLICE_X106Y88        LUT2 (Prop_lut2_I1_O)        0.301     0.719 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.719    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.120 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.468 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[1]
                         net (fo=9, routed)           0.978     2.447    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[23]_bret_bret__11[2]
    SLICE_X100Y94        LUT4 (Prop_lut4_I0_O)        0.303     2.750 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[2]_bret__2_i_1/O
                         net (fo=2, routed)           0.623     3.372    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][0]
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y94        FDRE (Setup_fdre_C_D)       -0.067     4.030    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2
  -------------------------------------------------------------------
                         required time                          4.030    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.111ns (38.600%)  route 3.358ns (61.400%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.654     3.127    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.062     4.035    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.111ns (38.873%)  route 3.320ns (61.127%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.616     3.088    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.093     4.005    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2
  -------------------------------------------------------------------
                         required time                          4.005    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 2.111ns (38.667%)  route 3.349ns (61.333%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.645     3.117    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.061     4.037    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.111ns (38.095%)  route 3.430ns (61.905%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.745     3.199    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.091     4.213    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.061     4.152    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.111ns (38.391%)  route 3.388ns (61.609%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 4.685 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.702     3.156    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.682     4.685    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                         clock pessimism             -0.382     4.303    
                         clock uncertainty           -0.091     4.212    
    SLICE_X106Y92        FDRE (Setup_fdre_C_D)       -0.093     4.119    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.111ns (38.303%)  route 3.400ns (61.697%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.715     3.169    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.091     4.213    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.081     4.132    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.111ns (39.901%)  route 3.180ns (60.099%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.476     2.948    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.092     4.005    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.005    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.111ns (39.558%)  route 3.225ns (60.442%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.540     2.994    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X104Y93        FDSE (Setup_fdse_C_D)       -0.047     4.051    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.051    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.111ns (39.610%)  route 3.219ns (60.390%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.515     2.987    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.047     4.051    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                          4.051    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/Q
                         net (fo=1, routed)           0.053    -0.328    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[24]
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.904    -0.290    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/C
                         clock pessimism             -0.218    -0.509    
                         clock uncertainty            0.091    -0.417    
    SLICE_X107Y92        FDCE (Hold_fdce_C_D)         0.092    -0.325    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X109Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.292    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[19]
    SLICE_X108Y94        LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[19]
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.416    
    SLICE_X108Y94        FDCE (Hold_fdce_C_D)         0.120    -0.296    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X113Y89        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1_n_0
    SLICE_X112Y89        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.248    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[12]
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.906    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.220    -0.509    
                         clock uncertainty            0.091    -0.417    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.120    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.319    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1_n_0
    SLICE_X102Y94        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[6]
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.218    -0.535    
                         clock uncertainty            0.091    -0.443    
    SLICE_X102Y94        FDCE (Hold_fdce_C_D)         0.120    -0.323    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.306    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[13]
    SLICE_X113Y91        LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[13]
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.220    -0.508    
                         clock uncertainty            0.091    -0.416    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092    -0.324    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/Q
                         net (fo=1, routed)           0.050    -0.333    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3_n_0
    SLICE_X105Y93        LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[26]
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.879    -0.315    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/C
                         clock pessimism             -0.219    -0.535    
                         clock uncertainty            0.091    -0.443    
    SLICE_X105Y93        FDCE (Hold_fdce_C_D)         0.092    -0.351    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.636    -0.520    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[0]
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.908    -0.286    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/C
                         clock pessimism             -0.220    -0.507    
                         clock uncertainty            0.091    -0.415    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.057    -0.358    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[17]
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/C
                         clock pessimism             -0.220    -0.508    
                         clock uncertainty            0.091    -0.416    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.055    -0.361    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.607    -0.549    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X105Y91        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/Q[4]
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.091    -0.441    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.076    -0.365    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X109Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/Q
                         net (fo=2, routed)           0.109    -0.270    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg_n_0_[22]
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/C
                         clock pessimism             -0.215    -0.505    
                         clock uncertainty            0.091    -0.413    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.072    -0.341    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.419ns (10.039%)  route 3.755ns (89.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 12.959 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.755    11.704    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y146        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.794    12.959    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/pLockGained_reg
    OLOGIC_X1Y146        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    13.444    
                         clock uncertainty           -0.197    13.246    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.222    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.419ns (10.148%)  route 3.710ns (89.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 12.961 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.710    11.659    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y148        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    12.961    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pLockGained_reg
    OLOGIC_X1Y148        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    13.446    
                         clock uncertainty           -0.197    13.248    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.224    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.419ns (10.553%)  route 3.552ns (89.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 12.961 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.552    11.501    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y147        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    12.961    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pLockGained_reg
    OLOGIC_X1Y147        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    13.446    
                         clock uncertainty           -0.197    13.248    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.224    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.419ns (10.891%)  route 3.428ns (89.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 12.959 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.428    11.378    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y145        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.794    12.959    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/pLockGained_reg
    OLOGIC_X1Y145        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    13.444    
                         clock uncertainty           -0.197    13.246    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.222    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.419ns (11.688%)  route 3.166ns (88.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns = ( 12.957 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.166    11.115    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    12.957    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    13.442    
                         clock uncertainty           -0.197    13.244    
    OLOGIC_X1Y142        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.220    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.419ns (11.717%)  route 3.157ns (88.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns = ( 12.957 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.157    11.106    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y141        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    12.957    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y141        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    13.442    
                         clock uncertainty           -0.197    13.244    
    OLOGIC_X1Y141        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.220    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.419ns (13.203%)  route 2.755ns (86.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 12.945 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.755    10.704    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y124        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    12.945    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y124        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    13.430    
                         clock uncertainty           -0.197    13.232    
    OLOGIC_X1Y124        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.208    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.419ns (13.805%)  route 2.616ns (86.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 12.945 - 6.060 ) 
    Source Clock Delay      (SCD):    7.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.049     7.530    zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y116       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDPE (Prop_fdpe_C_Q)         0.419     7.949 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.616    10.566    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y123        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    12.945    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y123        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    13.430    
                         clock uncertainty           -0.197    13.232    
    OLOGIC_X1Y123        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    12.208    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.456ns (21.605%)  route 1.655ns (78.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 12.959 - 6.060 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.055     7.536    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.456     7.992 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.655     9.647    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y146        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.794    12.959    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/pLockGained_reg
    OLOGIC_X1Y146        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    13.444    
                         clock uncertainty           -0.197    13.246    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    12.621    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.456ns (21.764%)  route 1.639ns (78.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 12.961 - 6.060 ) 
    Source Clock Delay      (SCD):    7.538ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.057     7.538    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y143       FDSE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDSE (Prop_fdse_C_Q)         0.456     7.994 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.639     9.634    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y147        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.770    12.827    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    10.287 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.247    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    12.165 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    12.961    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pLockGained_reg
    OLOGIC_X1Y147        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    13.446    
                         clock uncertainty           -0.197    13.248    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    12.623    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  2.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.455%)  route 0.516ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.706     2.638    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y126       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141     2.779 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.516     3.296    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     3.281    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.949    
                         clock uncertainty            0.197     3.147    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.166    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.910%)  route 0.533ns (79.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.706     2.638    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y126       FDSE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDSE (Prop_fdse_C_Q)         0.141     2.779 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.533     3.313    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     3.281    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.949    
                         clock uncertainty            0.197     3.147    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.166    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.391%)  route 0.550ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.706     2.638    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141     2.779 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.550     3.330    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     3.281    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.949    
                         clock uncertainty            0.197     3.147    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     3.166    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.379%)  route 0.551ns (79.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.706     2.638    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y126       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141     2.779 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.551     3.330    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     3.281    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.949    
                         clock uncertainty            0.197     3.147    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     3.166    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.357%)  route 0.552ns (79.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.706     2.638    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141     2.779 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.552     3.331    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     3.281    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.949    
                         clock uncertainty            0.197     3.147    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.166    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.585%)  route 0.544ns (79.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.717     2.649    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y142       FDSE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDSE (Prop_fdse_C_Q)         0.141     2.790 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.544     3.334    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y148        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.320     3.283    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pLockGained_reg
    OLOGIC_X1Y148        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.951    
                         clock uncertainty            0.197     3.149    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     3.168    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.141ns (20.230%)  route 0.556ns (79.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.706     2.638    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y126       FDSE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDSE (Prop_fdse_C_Q)         0.141     2.779 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.556     3.335    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     3.281    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.949    
                         clock uncertainty            0.197     3.147    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.166    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (20.008%)  route 0.564ns (79.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.706     2.638    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDSE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDSE (Prop_fdse_C_Q)         0.141     2.779 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.564     3.343    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y141        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     3.281    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y141        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.332     2.949    
                         clock uncertainty            0.197     3.147    
    OLOGIC_X1Y141        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.166    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.164ns (23.479%)  route 0.535ns (76.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.717     2.649    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y140       FDSE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y140       FDSE (Prop_fdse_C_Q)         0.164     2.813 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.535     3.348    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y145        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.319     3.282    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/pLockGained_reg
    OLOGIC_X1Y145        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.332     2.950    
                         clock uncertainty            0.197     3.148    
    OLOGIC_X1Y145        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.167    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.087%)  route 0.561ns (79.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.717     2.649    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y142       FDRE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDRE (Prop_fdre_C_Q)         0.141     2.790 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.561     3.351    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y148        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.945     3.209    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     2.130 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     2.532    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.963 r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.320     3.283    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/pLockGained_reg
    OLOGIC_X1Y148        OSERDESE2                                    r  zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     2.951    
                         clock uncertainty            0.197     3.149    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.168    zybo_top_i/hdmi_tx/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_top_clk_gen_0
  To Clock:  clk_out2_zybo_top_clk_gen_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.767ns (47.776%)  route 3.025ns (52.224%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.781    -2.419    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X102Y87        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12/Q
                         net (fo=2, routed)           0.758    -1.143    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[16]_bret__1_0[1]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    -1.019 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_sum_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.019    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[3]_fret__14_0[1]
    SLICE_X104Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.486 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.486    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry_n_0
    SLICE_X104Y88        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum_carry__0/O[2]
                         net (fo=1, routed)           0.665     0.418    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/C[8]
    SLICE_X106Y88        LUT2 (Prop_lut2_I1_O)        0.301     0.719 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.719    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_i_1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.120 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.468 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[1]
                         net (fo=9, routed)           0.978     2.447    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[23]_bret_bret__11[2]
    SLICE_X100Y94        LUT4 (Prop_lut4_I0_O)        0.303     2.750 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[2]_bret__2_i_1/O
                         net (fo=2, routed)           0.623     3.372    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][0]
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y94        FDRE (Setup_fdre_C_D)       -0.067     4.030    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2
  -------------------------------------------------------------------
                         required time                          4.030    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.111ns (38.600%)  route 3.358ns (61.400%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.654     3.127    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.062     4.035    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.111ns (38.873%)  route 3.320ns (61.127%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.616     3.088    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.093     4.005    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2
  -------------------------------------------------------------------
                         required time                          4.005    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 2.111ns (38.667%)  route 3.349ns (61.333%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.645     3.117    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.061     4.037    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.111ns (38.095%)  route 3.430ns (61.905%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.745     3.199    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.091     4.213    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.061     4.152    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.111ns (38.391%)  route 3.388ns (61.609%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 4.685 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.702     3.156    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.682     4.685    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                         clock pessimism             -0.382     4.303    
                         clock uncertainty           -0.091     4.212    
    SLICE_X106Y92        FDRE (Setup_fdre_C_D)       -0.093     4.119    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.111ns (38.303%)  route 3.400ns (61.697%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.715     3.169    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.683     4.686    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2/C
                         clock pessimism             -0.382     4.304    
                         clock uncertainty           -0.091     4.213    
    SLICE_X106Y93        FDRE (Setup_fdre_C_D)       -0.081     4.132    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.111ns (39.901%)  route 3.180ns (60.099%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.611 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.476     2.948    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.608     4.611    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X101Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1/C
                         clock pessimism             -0.423     4.188    
                         clock uncertainty           -0.091     4.097    
    SLICE_X101Y93        FDSE (Setup_fdse_C_D)       -0.092     4.005    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.005    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.111ns (39.558%)  route 3.225ns (60.442%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.699     2.153    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X104Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.455 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[21]_bret__0_i_1/O
                         net (fo=5, routed)           0.540     2.994    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19][1]
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDSE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X104Y93        FDSE (Setup_fdse_C_D)       -0.047     4.051    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          4.051    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.111ns (39.610%)  route 3.219ns (60.390%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.858    -2.342    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X108Y85        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret/Q
                         net (fo=2, routed)           1.306    -0.518    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[21]_bret_bret__17_0[2]
    SLICE_X107Y88        LUT4 (Prop_lut4_I0_O)        0.124    -0.394 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/int_g__27_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.394    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q_reg[13]_fret_fret_0[2]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.004 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.004    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__0_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.226 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g__27_carry__1/O[0]
                         net (fo=2, routed)           0.681     0.907    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_g[11]
    SLICE_X106Y89        LUT2 (Prop_lut2_I0_O)        0.299     1.206 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.206    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1_i_2_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.454 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/int_sum__35_carry__1/O[2]
                         net (fo=3, routed)           0.717     2.171    zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/gs_b[3]
    SLICE_X103Y91        LUT4 (Prop_lut4_I0_O)        0.302     2.473 r  zybo_top_i/rgb_proc_wrap_0/inst/i_rgb_proc/i_rgb_grayscaler/rgb_q[5]_bret__0_i_1/O
                         net (fo=5, routed)           0.515     2.987    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3][1]
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.047     4.051    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                          4.051    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X106Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0/Q
                         net (fo=1, routed)           0.053    -0.328    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[24]
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.904    -0.290    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X107Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]/C
                         clock pessimism             -0.218    -0.509    
                         clock uncertainty            0.091    -0.417    
    SLICE_X107Y92        FDCE (Hold_fdce_C_D)         0.092    -0.325    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X109Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.292    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[19]
    SLICE_X108Y94        LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[19]
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X108Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.416    
    SLICE_X108Y94        FDCE (Hold_fdce_C_D)         0.120    -0.296    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.634    -0.522    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X113Y89        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1_n_0
    SLICE_X112Y89        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.248    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[12]
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.906    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y89        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.220    -0.509    
                         clock uncertainty            0.091    -0.417    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.120    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X103Y94        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1/Q
                         net (fo=1, routed)           0.087    -0.319    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1_n_0
    SLICE_X102Y94        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[6]
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X102Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.218    -0.535    
                         clock uncertainty            0.091    -0.443    
    SLICE_X102Y94        FDCE (Hold_fdce_C_D)         0.120    -0.323    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X112Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.306    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg_n_0_[13]
    SLICE_X113Y91        LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/D[13]
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y91        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.220    -0.508    
                         clock uncertainty            0.091    -0.416    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092    -0.324    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.608    -0.548    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X104Y93        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3/Q
                         net (fo=1, routed)           0.050    -0.333    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3_n_0
    SLICE_X105Y93        LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.288    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rgb_q_reg[23]_bret__3[26]
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.879    -0.315    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y93        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]/C
                         clock pessimism             -0.219    -0.535    
                         clock uncertainty            0.091    -0.443    
    SLICE_X105Y93        FDCE (Hold_fdce_C_D)         0.092    -0.351    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.636    -0.520    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[0]
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.908    -0.286    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]/C
                         clock pessimism             -0.220    -0.507    
                         clock uncertainty            0.091    -0.415    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.057    -0.358    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X110Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.293    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/a_data_q_reg_n_0_[17]
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.907    -0.287    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/clk_i
    SLICE_X111Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]/C
                         clock pessimism             -0.220    -0.508    
                         clock uncertainty            0.091    -0.416    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.055    -0.361    zybo_top_i/rgb_proc_wrap_0/inst/i_ff_oup_reg/i_spill_register/b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.607    -0.549    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/clk_i
    SLICE_X105Y91        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/Q[4]
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.878    -0.316    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/clk_i
    SLICE_X105Y92        FDRE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.091    -0.441    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.076    -0.365    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_zybo_top_clk_gen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.635    -0.521    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X109Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg[22]/Q
                         net (fo=2, routed)           0.109    -0.270    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/a_data_q_reg_n_0_[22]
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.905    -0.289    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X107Y95        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]/C
                         clock pessimism             -0.215    -0.505    
                         clock uncertainty            0.091    -0.413    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.072    -0.341    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.419ns (18.031%)  route 1.905ns (81.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 10.863 - 6.060 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.876     5.311    zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X103Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDPE (Prop_fdpe_C_Q)         0.419     5.730 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.905     7.635    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X110Y66        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.755    10.863    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X110Y66        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    11.250    
                         clock uncertainty           -0.053    11.197    
    SLICE_X110Y66        FDPE (Recov_fdpe_C_PRE)     -0.534    10.663    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.419ns (21.349%)  route 1.544ns (78.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 10.859 - 6.060 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.876     5.311    zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X103Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDPE (Prop_fdpe_C_Q)         0.419     5.730 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.544     7.274    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y69        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.751    10.859    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y69        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    11.246    
                         clock uncertainty           -0.053    11.193    
    SLICE_X109Y69        FDPE (Recov_fdpe_C_PRE)     -0.534    10.659    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.419ns (29.141%)  route 1.019ns (70.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 10.855 - 6.060 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.876     5.311    zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X103Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDPE (Prop_fdpe_C_Q)         0.419     5.730 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.019     6.749    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X111Y73        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.747    10.855    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X111Y73        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    11.242    
                         clock uncertainty           -0.053    11.189    
    SLICE_X111Y73        FDPE (Recov_fdpe_C_PRE)     -0.534    10.655    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.622%)  route 0.666ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.683ns = ( 12.743 - 6.060 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.865     7.346    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X113Y95        FDPE                                         r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDPE (Prop_fdpe_C_Q)         0.419     7.765 f  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.666     8.431    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X113Y97        FDPE                                         f  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.687    12.743    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X113Y97        FDPE                                         r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.639    13.382    
                         clock uncertainty           -0.053    13.329    
    SLICE_X113Y97        FDPE (Recov_fdpe_C_PRE)     -0.534    12.795    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.478ns (46.811%)  route 0.543ns (53.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 12.731 - 6.060 ) 
    Source Clock Delay      (SCD):    7.337ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.856     7.337    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X112Y82        FDPE                                         r  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.478     7.815 f  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.543     8.358    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X109Y82        FDPE                                         f  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.675    12.731    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X109Y82        FDPE                                         r  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.599    13.330    
                         clock uncertainty           -0.053    13.277    
    SLICE_X109Y82        FDPE (Recov_fdpe_C_PRE)     -0.530    12.747    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 12.918 - 6.060 ) 
    Source Clock Delay      (SCD):    7.539ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.058     7.539    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.478     8.017 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.343     8.360    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.861    12.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.657    13.574    
                         clock uncertainty           -0.053    13.521    
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.576    12.945    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 12.918 - 6.060 ) 
    Source Clock Delay      (SCD):    7.539ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.058     7.539    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.478     8.017 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.343     8.360    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.861    12.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.657    13.574    
                         clock uncertainty           -0.053    13.521    
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.576    12.945    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 12.918 - 6.060 ) 
    Source Clock Delay      (SCD):    7.539ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.058     7.539    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.478     8.017 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.343     8.360    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.861    12.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.657    13.574    
                         clock uncertainty           -0.053    13.521    
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.576    12.945    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 12.918 - 6.060 ) 
    Source Clock Delay      (SCD):    7.539ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.058     7.539    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.478     8.017 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.343     8.360    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.861    12.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.657    13.574    
                         clock uncertainty           -0.053    13.521    
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.576    12.945    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 12.918 - 6.060 ) 
    Source Clock Delay      (SCD):    7.539ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.945     5.380    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         2.058     7.539    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.478     8.017 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.343     8.360    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDPE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     6.060    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.858    10.966    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.057 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         1.861    12.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.657    13.574    
                         clock uncertainty           -0.053    13.521    
    SLICE_X113Y102       FDPE (Recov_fdpe_C_PRE)     -0.530    12.991    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.719     2.651    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.799 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.119     2.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.995     3.259    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.592     2.667    
    SLICE_X113Y102       FDCE (Remov_fdce_C_CLR)     -0.145     2.522    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.719     2.651    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.799 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.119     2.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.995     3.259    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.592     2.667    
    SLICE_X113Y102       FDCE (Remov_fdce_C_CLR)     -0.145     2.522    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.719     2.651    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.799 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.119     2.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.995     3.259    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.592     2.667    
    SLICE_X113Y102       FDCE (Remov_fdce_C_CLR)     -0.145     2.522    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.719     2.651    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.799 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.119     2.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDCE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.995     3.259    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDCE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.592     2.667    
    SLICE_X113Y102       FDCE (Remov_fdce_C_CLR)     -0.145     2.522    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.719     2.651    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y101       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.799 f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.119     2.918    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y102       FDPE                                         f  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.995     3.259    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X113Y102       FDPE                                         r  zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.592     2.667    
    SLICE_X113Y102       FDPE (Remov_fdpe_C_PRE)     -0.148     2.519    zybo_top_i/hdmi_tx/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.428%)  route 0.185ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.630     2.562    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X112Y82        FDPE                                         r  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.148     2.710 f  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.185     2.895    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X109Y82        FDPE                                         f  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.897     3.161    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X109Y82        FDPE                                         r  zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.566     2.595    
    SLICE_X109Y82        FDPE (Remov_fdpe_C_PRE)     -0.148     2.447    zybo_top_i/hdmi_rx/rx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.420%)  route 0.244ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.294     1.906    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.636     2.568    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X113Y95        FDPE                                         r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDPE (Prop_fdpe_C_Q)         0.128     2.696 f  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.244     2.940    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X113Y97        FDPE                                         f  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.332     2.235    zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=205, routed)         0.909     3.173    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X113Y97        FDPE                                         r  zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.588     2.585    
    SLICE_X113Y97        FDPE (Remov_fdpe_C_PRE)     -0.149     2.436    zybo_top_i/hdmi_tx/tx_dc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.233%)  route 0.475ns (78.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.279     1.891    zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X103Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDPE (Prop_fdpe_C_Q)         0.128     2.019 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.475     2.494    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X111Y73        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.285     2.188    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X111Y73        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.897    
    SLICE_X111Y73        FDPE (Remov_fdpe_C_PRE)     -0.149     1.748    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.246%)  route 0.712ns (84.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.279     1.891    zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X103Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDPE (Prop_fdpe_C_Q)         0.128     2.019 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.712     2.731    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y69        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.290     2.193    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y69        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.902    
    SLICE_X109Y69        FDPE (Remov_fdpe_C_PRE)     -0.149     1.753    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.128ns (13.011%)  route 0.856ns (86.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.279     1.891    zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X103Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDPE (Prop_fdpe_C_Q)         0.128     2.019 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.856     2.875    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X110Y66        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=384, routed)         0.293     2.196    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X110Y66        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.905    
    SLICE_X110Y66        FDPE (Remov_fdpe_C_PRE)     -0.149     1.756    zybo_top_i/hdmi_rx/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zybo_top_clk_gen_0
  To Clock:  clk_out2_zybo_top_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        1.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.091     4.096    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.777    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.091     4.096    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.777    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.195    -0.494    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/C
                         clock pessimism             -0.195    -0.494    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.195    -0.494    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/C
                         clock pessimism             -0.195    -0.491    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/C
                         clock pessimism             -0.195    -0.491    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.195    -0.491    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zybo_top_clk_gen_0_1
  To Clock:  clk_out2_zybo_top_clk_gen_0

Setup :            0  Failing Endpoints,  Worst Slack        1.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.091     4.096    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.777    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.091     4.096    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.777    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.195    -0.494    
                         clock uncertainty            0.091    -0.402    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.494    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/C
                         clock pessimism             -0.195    -0.494    
                         clock uncertainty            0.091    -0.402    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.494    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.195    -0.494    
                         clock uncertainty            0.091    -0.402    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.494    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/C
                         clock pessimism             -0.195    -0.491    
                         clock uncertainty            0.091    -0.399    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/C
                         clock pessimism             -0.195    -0.491    
                         clock uncertainty            0.091    -0.399    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.195    -0.491    
                         clock uncertainty            0.091    -0.399    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.020    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zybo_top_clk_gen_0
  To Clock:  clk_out2_zybo_top_clk_gen_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.091     4.096    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.777    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.091     4.096    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.777    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.091     4.098    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.693    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.091     4.215    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.810    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.195    -0.494    
                         clock uncertainty            0.091    -0.402    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.494    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/C
                         clock pessimism             -0.195    -0.494    
                         clock uncertainty            0.091    -0.402    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.494    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.195    -0.494    
                         clock uncertainty            0.091    -0.402    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.494    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/C
                         clock pessimism             -0.195    -0.493    
                         clock uncertainty            0.091    -0.401    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/C
                         clock pessimism             -0.195    -0.491    
                         clock uncertainty            0.091    -0.399    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/C
                         clock pessimism             -0.195    -0.491    
                         clock uncertainty            0.091    -0.399    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.195    -0.491    
                         clock uncertainty            0.091    -0.399    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.020    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zybo_top_clk_gen_0_1
  To Clock:  clk_out2_zybo_top_clk_gen_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.090     4.098    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.779    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.704ns (16.888%)  route 3.465ns (83.112%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.307     1.828    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X100Y92        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.607     4.610    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X100Y92        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.423     4.187    
                         clock uncertainty           -0.090     4.098    
    SLICE_X100Y92        FDCE (Recov_fdce_C_CLR)     -0.319     3.779    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.695    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.695    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.695    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.704ns (17.251%)  route 3.377ns (82.749%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 4.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.219     1.741    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/rst_q_reg
    SLICE_X105Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.609     4.612    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/clk_i
    SLICE_X105Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]/C
                         clock pessimism             -0.423     4.189    
                         clock uncertainty           -0.090     4.100    
    SLICE_X105Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.695    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_oup_reg/i_spill_register/b_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.090     4.217    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.812    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          3.812    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.090     4.217    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.812    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          3.812    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.090     4.217    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.812    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          3.812    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_zybo_top_clk_gen_0_1 rise@6.667ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.704ns (17.037%)  route 3.428ns (82.963%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.860    -2.340    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.834    -1.050    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.124    -0.926 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.323    -0.603    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124    -0.479 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         2.271     1.792    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/rst_q_reg
    SLICE_X113Y94        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      6.667     6.667 r  
    K17                                               0.000     6.667 r  clk_i (IN)
                         net (fo=0)                   0.000     6.667    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.071 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.252    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346     0.906 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     2.913    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.004 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         1.686     4.689    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/clk_i
    SLICE_X113Y94        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]/C
                         clock pessimism             -0.383     4.306    
                         clock uncertainty           -0.090     4.217    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.405     3.812    zybo_top_i/rgb_proc_wrap_0/inst/i_oup_reg/i_spill_register/b_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.812    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  2.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]/C
                         clock pessimism             -0.195    -0.494    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]/C
                         clock pessimism             -0.195    -0.494    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.916%)  route 0.660ns (74.084%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.223     0.368    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y81        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.896    -0.298    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y81        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]/C
                         clock pessimism             -0.195    -0.494    
    SLICE_X106Y81        FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.007%)  route 0.819ns (77.993%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.381     0.526    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X106Y82        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.897    -0.297    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X106Y82        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]/C
                         clock pessimism             -0.195    -0.493    
    SLICE_X106Y82        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]/C
                         clock pessimism             -0.195    -0.491    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]/C
                         clock pessimism             -0.195    -0.491    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_zybo_top_clk_gen_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns - clk_out2_zybo_top_clk_gen_0_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.965%)  route 0.821ns (78.035%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.632    -0.524    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/clk_i
    SLICE_X113Y86        FDRE                                         r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_q_reg/Q
                         net (fo=5, routed)           0.308    -0.075    zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_o
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  zybo_top_i/hdmi_rx/rst_gen/inst/i_rst_gen/rst_no_INST_0/O
                         net (fo=3, routed)           0.129     0.100    zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rst_ni
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     0.145 f  zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/a_data_q[26]_i_2__1/O
                         net (fo=539, routed)         0.383     0.528    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/rst_q_reg
    SLICE_X107Y84        FDCE                                         f  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_top_clk_gen_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    zybo_top_i/hdmi_rx/clk_gen/inst/clk_in1_zybo_top_clk_gen_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  zybo_top_i/hdmi_rx/clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    zybo_top_i/hdmi_rx/clk_gen/inst/clk_out2_zybo_top_clk_gen_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout2_buf/O
                         net (fo=546, routed)         0.899    -0.295    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/clk_i
    SLICE_X107Y84        FDCE                                         r  zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]/C
                         clock pessimism             -0.195    -0.491    
    SLICE_X107Y84        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    zybo_top_i/rgb_proc_wrap_0/inst/i_inp_reg/i_spill_register/a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk
  To Clock:  zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        3.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.478ns (46.332%)  route 0.554ns (53.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 6.675 - 5.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854     1.854    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y81        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDPE (Prop_fdpe_C_Q)         0.478     2.332 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.554     2.886    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y79        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     6.675    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y79        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.154     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X113Y79        FDPE (Recov_fdpe_C_PRE)     -0.530     6.264    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.478ns (46.332%)  route 0.554ns (53.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 6.675 - 5.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854     1.854    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y81        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDPE (Prop_fdpe_C_Q)         0.478     2.332 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.554     2.886    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y79        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     6.675    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y79        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.154     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X113Y79        FDPE (Recov_fdpe_C_PRE)     -0.530     6.264    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@5.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851     1.851    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478     2.329 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502     2.831    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y78        FDCE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         1.674     6.674    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y78        FDCE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.154     6.828    
                         clock uncertainty           -0.035     6.793    
    SLICE_X111Y78        FDCE (Recov_fdce_C_CLR)     -0.576     6.217    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  3.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626     0.626    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148     0.774 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165     0.939    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y78        FDCE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896     0.896    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y78        FDCE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.256     0.640    
    SLICE_X111Y78        FDCE (Remov_fdce_C_CLR)     -0.145     0.495    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.084%)  route 0.204ns (57.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629     0.629    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y81        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDPE (Prop_fdpe_C_Q)         0.148     0.777 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.204     0.980    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y79        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897     0.897    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y79        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.256     0.641    
    SLICE_X113Y79        FDPE (Remov_fdpe_C_PRE)     -0.148     0.493    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns - zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.084%)  route 0.204ns (57.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629     0.629    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y81        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDPE (Prop_fdpe_C_Q)         0.148     0.777 f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.204     0.980    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y79        FDPE                                         f  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897     0.897    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y79        FDPE                                         r  zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.256     0.641    
    SLICE_X113Y79        FDPE (Remov_fdpe_C_PRE)     -0.148     0.493    zybo_top_i/hdmi_rx/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.488    





