[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11530       tick       2868528       1301680       1251778       2868528 
      2  11530       tick       4558342       2183860       2164439       4558342 
      3  11530       tick       4565641       2186016       2167504       4565641 
      4  11530       tick       4568275       2188220       2169067       4568275 
      5  11530       tick       4559776       2184210       2164819       4559776 
      6  11530       tick       4561765       2185283       2167236       4561765 
      7  11530       tick       4571880       2189736       2174236       4571880 
      8  11530       tick       4558932       2184443       2165301       4558932 
      9  11530       tick       4567641       2186761       2166667       4567641 
     10  11530       tick       4571579       2190128       2167815       4571579 
     11  11530       tick       4559125       2182192       2158072       4559125 
     12  11530       tick       4557060       2182068       2164891       4557060 
     13  11530       tick       4571426       2188726       2170163       4571426 
     14  11530       tick       4561301       2185109       2165790       4561301 
     15  11530       tick       4557655       2183743       2162661       4557655 
     16  11530       tick       4569777       2189150       2170524       4569777 
     17  11530       tick       4558793       2183130       2167684       4558793 
     18  11530       tick       4554863       2182025       2162125       4554863 
     19  11530       tick       4570215       2189163       2171702       4570215 
     20  11530       exit       2209657       1057946       1049013       2209657 
