Running: f:\Xilinx22\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/count4/testserial_isim_beh.exe -prj D:/count4/testserial_beh.prj work.testserial 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/count4/sreg.vhd" into library work
Parsing VHDL file "D:/count4/reg8.vhd" into library work
Parsing VHDL file "D:/count4/decode4.vhd" into library work
Parsing VHDL file "D:/count4/ctrl.vhd" into library work
Parsing VHDL file "D:/count4/count4.vhd" into library work
Parsing VHDL file "D:/count4/serial.vhd" into library work
Parsing VHDL file "D:/count4/testserial.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture main of entity count4 [count4_default]
Compiling architecture main of entity decode4 [decode4_default]
Compiling architecture main of entity sreg [sreg_default]
Compiling architecture main of entity reg8 [reg8_default]
Compiling architecture main of entity ctrl [ctrl_default]
Compiling architecture behav of entity serial [serial_default]
Compiling architecture behavior of entity testserial
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable D:/count4/testserial_isim_beh.exe
Fuse Memory Usage: 34324 KB
Fuse CPU Usage: 1265 ms
