# SNES on FPGA

Implemented SNES on an FPGA.  
The hardware discription language is original expanded SFL+.  
(<a href=http://www-lab09.kuee.kyoto-u.ac.jp/parthenon/NTT/English/Tutorial/tutorial.htm>SFL: Structured Function description Language Tutorial</a>)

FPGA data is available at:  
https://pgate1.at-ninja.jp/SNES_on_FPGA/index.html#release

<table><tr>
<td>
feat. DE2-115
<img width=500 src=https://pgate1.at-ninja.jp/SNES_on_FPGA/DE2-115_20150627.jpg>
</td>
<td>
feat. DE0-CV
<img width=500 src=https://pgate1.at-ninja.jp/SNES_on_FPGA/DE0-CV_20170802.jpg>
</td>
</tr></table>
