Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 21 11:22:59 2015
| Host         : NATHANIEL2-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/needlemanWunsch_timing_routed.rpt
| Design       : needlemanWunsch
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 45 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.094    -4937.564                  11232                31245        0.051        0.000                      0                31245        2.000        0.000                       0                 14886  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.094    -4937.564                  11232                31245        0.051        0.000                      0                31245        2.000        0.000                       0                 14886  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        11232  Failing Endpoints,  Worst Slack       -2.094ns,  Total Violation    -4937.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it1_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.277ns (20.080%)  route 5.083ns (79.920%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.711     1.711    ap_clk
    SLICE_X67Y61         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  ap_reg_ppiten_pp0_it1_reg_rep__1/Q
                         net (fo=126, routed)         0.817     2.984    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it1_reg_rep__1_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.117     3.101 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_583/O
                         net (fo=32, routed)          1.229     4.330    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_55
    SLICE_X80Y68         LUT6 (Prop_lut6_I4_O)        0.332     4.662 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1190/O
                         net (fo=1, routed)           0.640     5.302    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1190_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.426 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_701__0/O
                         net (fo=1, routed)           0.820     6.246    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_701__0_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.370 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_255__0/O
                         net (fo=1, routed)           1.022     7.392    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_255__0_n_0
    SLICE_X84Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.516 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_49__0/O
                         net (fo=1, routed)           0.554     8.071    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_49__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     5.977    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                 -2.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 orig1_load_96_reg_30038_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig2_load_1_97_reg_35024_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.030%)  route 0.218ns (53.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.554     0.554    ap_clk
    SLICE_X48Y53         FDRE                                         r  orig1_load_96_reg_30038_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  orig1_load_96_reg_30038_reg[10]/Q
                         net (fo=2, routed)           0.218     0.913    orig1_load_96_reg_30038[10]
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.958 r  orig2_load_1_97_reg_35024[10]_i_1/O
                         net (fo=1, routed)           0.000     0.958    orig2_load_1_97_fu_20370_p3[10]
    SLICE_X52Y52         FDRE                                         r  orig2_load_1_97_reg_35024_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.821     0.821    ap_clk
    SLICE_X52Y52         FDRE                                         r  orig2_load_1_97_reg_35024_reg[10]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.091     0.907    orig2_load_1_97_reg_35024_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y14  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X84Y41  ap_CS_fsm_reg[59]_replica_1/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X27Y37  ap_CS_fsm_reg[0]/C



