# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_1.vhd" \
"../../../../pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" \

# Do not sort compile order
nosort
