
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017648  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae4  08017808  08017808  00027808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080182ec  080182ec  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080182ec  080182ec  000282ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080182f4  080182f4  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080182f4  080182f4  000282f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080182fc  080182fc  000282fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018300  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00037df0  200001e0  080184dc  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20037fd0  080184dc  00037fd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00037b69  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000078b5  00000000  00000000  00067d75  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021d8  00000000  00000000  0006f630  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f18  00000000  00000000  00071808  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036f26  00000000  00000000  00073720  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00025748  00000000  00000000  000aa646  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011024e  00000000  00000000  000cfd8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001dffdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a0d0  00000000  00000000  001e0058  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080177f0 	.word	0x080177f0

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080177f0 	.word	0x080177f0

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f008 f8ac 	bl	8009134 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20035ac4 	.word	0x20035ac4

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f008 f894 	bl	8009134 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20035ac4 	.word	0x20035ac4

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f007 ff1d 	bl	8008e60 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f006 fc84 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f006 fc7e 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f006 fc78 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f006 fc72 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f006 fc6c 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f006 fc66 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f006 fc60 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f006 fc5a 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f006 fc54 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f006 fc4e 	bl	8007934 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f006 fc42 	bl	8007934 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f006 fc3c 	bl	8007934 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 ff35 	bl	8014f98 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011ac:	213c      	movs	r1, #60	; 0x3c
 80011ae:	4809      	ldr	r0, [pc, #36]	; (80011d4 <_ZN7Encoder4initEv+0x30>)
 80011b0:	f00b fe58 	bl	800ce64 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011b4:	213c      	movs	r1, #60	; 0x3c
 80011b6:	4808      	ldr	r0, [pc, #32]	; (80011d8 <_ZN7Encoder4initEv+0x34>)
 80011b8:	f00b fe54 	bl	800ce64 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011bc:	4b07      	ldr	r3, [pc, #28]	; (80011dc <_ZN7Encoder4initEv+0x38>)
 80011be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011c2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <_ZN7Encoder4initEv+0x3c>)
 80011c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ca:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20035d18 	.word	0x20035d18
 80011d8:	200359fc 	.word	0x200359fc
 80011dc:	40010000 	.word	0x40010000
 80011e0:	40010400 	.word	0x40010400
 80011e4:	00000000 	.word	0x00000000

080011e8 <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 80011e8:	b5b0      	push	{r4, r5, r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 80011f0:	4b6f      	ldr	r3, [pc, #444]	; (80013b0 <_ZN7Encoder9updateCntEv+0x1c8>)
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011fc:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80013b4 <_ZN7Encoder9updateCntEv+0x1cc>
 8001200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001204:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80013b8 <_ZN7Encoder9updateCntEv+0x1d0>
 8001208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120c:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001210:	4b6a      	ldr	r3, [pc, #424]	; (80013bc <_ZN7Encoder9updateCntEv+0x1d4>)
 8001212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001214:	ee07 3a90 	vmov	s15, r3
 8001218:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800121c:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80013b4 <_ZN7Encoder9updateCntEv+0x1cc>
 8001220:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001224:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80013b8 <_ZN7Encoder9updateCntEv+0x1d0>
 8001228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122c:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4a63      	ldr	r2, [pc, #396]	; (80013c0 <_ZN7Encoder9updateCntEv+0x1d8>)
 8001234:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f99d 	bl	8000578 <__aeabi_f2d>
 800123e:	a356      	add	r3, pc, #344	; (adr r3, 8001398 <_ZN7Encoder9updateCntEv+0x1b0>)
 8001240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001244:	f7ff f9f0 	bl	8000628 <__aeabi_dmul>
 8001248:	4603      	mov	r3, r0
 800124a:	460c      	mov	r4, r1
 800124c:	4625      	mov	r5, r4
 800124e:	461c      	mov	r4, r3
 8001250:	4b5c      	ldr	r3, [pc, #368]	; (80013c4 <_ZN7Encoder9updateCntEv+0x1dc>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff f98f 	bl	8000578 <__aeabi_f2d>
 800125a:	a351      	add	r3, pc, #324	; (adr r3, 80013a0 <_ZN7Encoder9updateCntEv+0x1b8>)
 800125c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001260:	f7ff f9e2 	bl	8000628 <__aeabi_dmul>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4620      	mov	r0, r4
 800126a:	4629      	mov	r1, r5
 800126c:	f7ff f826 	bl	80002bc <__adddf3>
 8001270:	4603      	mov	r3, r0
 8001272:	460c      	mov	r4, r1
 8001274:	4618      	mov	r0, r3
 8001276:	4621      	mov	r1, r4
 8001278:	f7ff fcce 	bl	8000c18 <__aeabi_d2f>
 800127c:	4602      	mov	r2, r0
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff f977 	bl	8000578 <__aeabi_f2d>
 800128a:	a343      	add	r3, pc, #268	; (adr r3, 8001398 <_ZN7Encoder9updateCntEv+0x1b0>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	f7ff f9ca 	bl	8000628 <__aeabi_dmul>
 8001294:	4603      	mov	r3, r0
 8001296:	460c      	mov	r4, r1
 8001298:	4625      	mov	r5, r4
 800129a:	461c      	mov	r4, r3
 800129c:	4b4a      	ldr	r3, [pc, #296]	; (80013c8 <_ZN7Encoder9updateCntEv+0x1e0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff f969 	bl	8000578 <__aeabi_f2d>
 80012a6:	a33e      	add	r3, pc, #248	; (adr r3, 80013a0 <_ZN7Encoder9updateCntEv+0x1b8>)
 80012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ac:	f7ff f9bc 	bl	8000628 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4620      	mov	r0, r4
 80012b6:	4629      	mov	r1, r5
 80012b8:	f7ff f800 	bl	80002bc <__adddf3>
 80012bc:	4603      	mov	r3, r0
 80012be:	460c      	mov	r4, r1
 80012c0:	4618      	mov	r0, r3
 80012c2:	4621      	mov	r1, r4
 80012c4:	f7ff fca8 	bl	8000c18 <__aeabi_d2f>
 80012c8:	4602      	mov	r2, r0
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a3e      	ldr	r2, [pc, #248]	; (80013cc <_ZN7Encoder9updateCntEv+0x1e4>)
 80012d4:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a3a      	ldr	r2, [pc, #232]	; (80013c4 <_ZN7Encoder9updateCntEv+0x1dc>)
 80012dc:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	4a39      	ldr	r2, [pc, #228]	; (80013c8 <_ZN7Encoder9updateCntEv+0x1e0>)
 80012e4:	6013      	str	r3, [r2, #0]


	total_cnt_l_ += cnt_l_;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	ed93 7a03 	vldr	s14, [r3, #12]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a00 	vldr	s15, [r3]
 80012f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	edc3 7a03 	vstr	s15, [r3, #12]
	total_cnt_r_ += cnt_r_;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	ed93 7a04 	vldr	s14, [r3, #16]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	edd3 7a01 	vldr	s15, [r3, #4]
 8001308:	ee77 7a27 	vadd.f32	s15, s14, s15
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	edc3 7a04 	vstr	s15, [r3, #16]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	edd3 7a01 	vldr	s15, [r3, #4]
 800131e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001322:	ee17 0a90 	vmov	r0, s15
 8001326:	f7ff f927 	bl	8000578 <__aeabi_f2d>
 800132a:	a31f      	add	r3, pc, #124	; (adr r3, 80013a8 <_ZN7Encoder9updateCntEv+0x1c0>)
 800132c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001330:	f7ff f97a 	bl	8000628 <__aeabi_dmul>
 8001334:	4603      	mov	r3, r0
 8001336:	460c      	mov	r4, r1
 8001338:	4618      	mov	r0, r3
 800133a:	4621      	mov	r1, r4
 800133c:	f04f 0200 	mov.w	r2, #0
 8001340:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001344:	f7ff fa9a 	bl	800087c <__aeabi_ddiv>
 8001348:	4603      	mov	r3, r0
 800134a:	460c      	mov	r4, r1
 800134c:	4618      	mov	r0, r3
 800134e:	4621      	mov	r1, r4
 8001350:	f7ff fc62 	bl	8000c18 <__aeabi_d2f>
 8001354:	4602      	mov	r2, r0
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	609a      	str	r2, [r3, #8]
	total_distance_ += distance_;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	edd3 7a02 	vldr	s15, [r3, #8]
 8001366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	edc3 7a05 	vstr	s15, [r3, #20]
	cross_line_ignore_distance_ += distance_;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	ed93 7a06 	vldr	s14, [r3, #24]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	edd3 7a02 	vldr	s15, [r3, #8]
 800137c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	edc3 7a06 	vstr	s15, [r3, #24]
	monitor_distance = total_distance_;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	4a11      	ldr	r2, [pc, #68]	; (80013d0 <_ZN7Encoder9updateCntEv+0x1e8>)
 800138c:	6013      	str	r3, [r2, #0]
}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bdb0      	pop	{r4, r5, r7, pc}
 8001396:	bf00      	nop
 8001398:	9999999a 	.word	0x9999999a
 800139c:	3fa99999 	.word	0x3fa99999
 80013a0:	66666666 	.word	0x66666666
 80013a4:	3fee6666 	.word	0x3fee6666
 80013a8:	ce73a049 	.word	0xce73a049
 80013ac:	3f77a3f6 	.word	0x3f77a3f6
 80013b0:	40010000 	.word	0x40010000
 80013b4:	47000000 	.word	0x47000000
 80013b8:	3f912547 	.word	0x3f912547
 80013bc:	40010400 	.word	0x40010400
 80013c0:	20000200 	.word	0x20000200
 80013c4:	20000208 	.word	0x20000208
 80013c8:	2000020c 	.word	0x2000020c
 80013cc:	20000204 	.word	0x20000204
 80013d0:	200001fc 	.word	0x200001fc

080013d4 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	685a      	ldr	r2, [r3, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	601a      	str	r2, [r3, #0]
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	return distance_;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	ee07 3a90 	vmov	s15, r3
}
 800140c:	eeb0 0a67 	vmov.f32	s0, s15
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	ee07 3a90 	vmov	s15, r3
}
 800142a:	eeb0 0a67 	vmov.f32	s0, s15
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <_ZN7Encoder13clearDistanceEv>:

void Encoder::clearDistance()
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	distance_ = 0;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f04f 0200 	mov.w	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <_ZN7Encoder8clearCntEv+0x3c>)
 800146e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001472:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001474:	4b07      	ldr	r3, [pc, #28]	; (8001494 <_ZN7Encoder8clearCntEv+0x40>)
 8001476:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800147a:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	40010000 	.word	0x40010000
 8001494:	40010400 	.word	0x40010400

08001498 <_ZN7Encoder13clearTotalCntEv>:
{
	return (total_cnt_l_ + total_cnt_r_) / 2;
}

void Encoder::clearTotalCnt()
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	total_cnt_l_ = 0;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f04f 0200 	mov.w	r2, #0
 80014a6:	60da      	str	r2, [r3, #12]
	total_cnt_r_ = 0;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
	total_distance_ = 0;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	615a      	str	r2, [r3, #20]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	ee07 3a90 	vmov	s15, r3
}
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <user_fopen>:
//* 役割　：　fopenする
//* 引数　：　char, float *: short　: フォルダ名、ファイル名
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 800150c:	6839      	ldr	r1, [r7, #0]
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f978 	bl	8001804 <create_path>

	fopen_folder_and_file();	//書き込むファイルを選択
 8001514:	f000 f98c 	bl	8001830 <fopen_folder_and_file>

	return ret;
 8001518:	7bfb      	ldrb	r3, [r7, #15]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <user_fclose>:
//* 役割　：　fcloseする
//* 引数　：　void
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fclose(){
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//ファイル閉じる
 800152e:	4804      	ldr	r0, [pc, #16]	; (8001540 <user_fclose+0x1c>)
 8001530:	f010 f9f2 	bl	8011918 <f_close>

	return ret;
 8001534:	79fb      	ldrb	r3, [r7, #7]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20034908 	.word	0x20034908

08001544 <sd_write_float>:
//* 役割　：　SDに書き込む
//* 引数　：　short, float *, char : 変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b087      	sub	sp, #28
 8001548:	af02      	add	r7, sp, #8
 800154a:	4603      	mov	r3, r0
 800154c:	6039      	str	r1, [r7, #0]
 800154e:	80fb      	strh	r3, [r7, #6]
 8001550:	4613      	mov	r3, r2
 8001552:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001558:	2300      	movs	r3, #0
 800155a:	81fb      	strh	r3, [r7, #14]
 800155c:	e030      	b.n	80015c0 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 800155e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	4413      	add	r3, r2
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff f804 	bl	8000578 <__aeabi_f2d>
 8001570:	4603      	mov	r3, r0
 8001572:	460c      	mov	r4, r1
 8001574:	e9cd 3400 	strd	r3, r4, [sp]
 8001578:	4a17      	ldr	r2, [pc, #92]	; (80015d8 <sd_write_float+0x94>)
 800157a:	2180      	movs	r1, #128	; 0x80
 800157c:	4817      	ldr	r0, [pc, #92]	; (80015dc <sd_write_float+0x98>)
 800157e:	f012 fdbf 	bl	8014100 <sniprintf>

		if(state == ADD_WRITE){
 8001582:	797b      	ldrb	r3, [r7, #5]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d106      	bne.n	8001596 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//ファイルの最後に移動
 8001588:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <sd_write_float+0x9c>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	4619      	mov	r1, r3
 800158e:	4814      	ldr	r0, [pc, #80]	; (80015e0 <sd_write_float+0x9c>)
 8001590:	f010 fa36 	bl	8011a00 <f_lseek>
 8001594:	e003      	b.n	800159e <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//ファイルの最初に移動
 8001596:	2100      	movs	r1, #0
 8001598:	4811      	ldr	r0, [pc, #68]	; (80015e0 <sd_write_float+0x9c>)
 800159a:	f010 fa31 	bl	8011a00 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//書き込む
 800159e:	480f      	ldr	r0, [pc, #60]	; (80015dc <sd_write_float+0x98>)
 80015a0:	f7fe fe2e 	bl	8000200 <strlen>
 80015a4:	4602      	mov	r2, r0
 80015a6:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <sd_write_float+0xa0>)
 80015a8:	490c      	ldr	r1, [pc, #48]	; (80015dc <sd_write_float+0x98>)
 80015aa:	480d      	ldr	r0, [pc, #52]	; (80015e0 <sd_write_float+0x9c>)
 80015ac:	f00f ff9f 	bl	80114ee <f_write>

		bufclear();	//書き込み用のバッファをクリア
 80015b0:	f000 f958 	bl	8001864 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	3301      	adds	r3, #1
 80015bc:	b29b      	uxth	r3, r3
 80015be:	81fb      	strh	r3, [r7, #14]
 80015c0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbc8      	blt.n	800155e <sd_write_float+0x1a>
	}
	return ret;
 80015cc:	7b7b      	ldrb	r3, [r7, #13]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd90      	pop	{r4, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	08017808 	.word	0x08017808
 80015dc:	20034878 	.word	0x20034878
 80015e0:	20034908 	.word	0x20034908
 80015e4:	200348f8 	.word	0x200348f8

080015e8 <sd_write_array_float>:
//* 役割　：　SDに書き込む
//* 引数　：　char *, char *, short, float *, char: フォルダ名、ファイル名、変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 80015e8:	b590      	push	{r4, r7, lr}
 80015ea:	b089      	sub	sp, #36	; 0x24
 80015ec:	af02      	add	r7, sp, #8
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	4613      	mov	r3, r2
 80015f6:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 80015fc:	68b9      	ldr	r1, [r7, #8]
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f000 f900 	bl	8001804 <create_path>

	if(state == OVER_WRITE){
 8001604:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001608:	2b00      	cmp	r3, #0
 800160a:	d108      	bne.n	800161e <sd_write_array_float+0x36>
		f_chdir(dirpath);
 800160c:	4822      	ldr	r0, [pc, #136]	; (8001698 <sd_write_array_float+0xb0>)
 800160e:	f010 f9ad 	bl	801196c <f_chdir>
		f_unlink(filepath);	//	一回消す
 8001612:	4822      	ldr	r0, [pc, #136]	; (800169c <sd_write_array_float+0xb4>)
 8001614:	f010 fc18 	bl	8011e48 <f_unlink>
		f_chdir("..");
 8001618:	4821      	ldr	r0, [pc, #132]	; (80016a0 <sd_write_array_float+0xb8>)
 800161a:	f010 f9a7 	bl	801196c <f_chdir>
	}

	fopen_folder_and_file();	//	書き込むファイルを選択
 800161e:	f000 f907 	bl	8001830 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001622:	2300      	movs	r3, #0
 8001624:	82fb      	strh	r3, [r7, #22]
 8001626:	e028      	b.n	800167a <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 8001628:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	4413      	add	r3, r2
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff9f 	bl	8000578 <__aeabi_f2d>
 800163a:	4603      	mov	r3, r0
 800163c:	460c      	mov	r4, r1
 800163e:	e9cd 3400 	strd	r3, r4, [sp]
 8001642:	4a18      	ldr	r2, [pc, #96]	; (80016a4 <sd_write_array_float+0xbc>)
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	4818      	ldr	r0, [pc, #96]	; (80016a8 <sd_write_array_float+0xc0>)
 8001648:	f012 fd5a 	bl	8014100 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	ファイルの最後に移動
 800164c:	4b17      	ldr	r3, [pc, #92]	; (80016ac <sd_write_array_float+0xc4>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4619      	mov	r1, r3
 8001652:	4816      	ldr	r0, [pc, #88]	; (80016ac <sd_write_array_float+0xc4>)
 8001654:	f010 f9d4 	bl	8011a00 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	書き込む
 8001658:	4813      	ldr	r0, [pc, #76]	; (80016a8 <sd_write_array_float+0xc0>)
 800165a:	f7fe fdd1 	bl	8000200 <strlen>
 800165e:	4602      	mov	r2, r0
 8001660:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <sd_write_array_float+0xc8>)
 8001662:	4911      	ldr	r1, [pc, #68]	; (80016a8 <sd_write_array_float+0xc0>)
 8001664:	4811      	ldr	r0, [pc, #68]	; (80016ac <sd_write_array_float+0xc4>)
 8001666:	f00f ff42 	bl	80114ee <f_write>

		bufclear();	//	書き込み用のバッファをクリア
 800166a:	f000 f8fb 	bl	8001864 <bufclear>
	for(short i = 0 ; i < size; i++){
 800166e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001672:	b29b      	uxth	r3, r3
 8001674:	3301      	adds	r3, #1
 8001676:	b29b      	uxth	r3, r3
 8001678:	82fb      	strh	r3, [r7, #22]
 800167a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800167e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001682:	429a      	cmp	r2, r3
 8001684:	dbd0      	blt.n	8001628 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	ファイル閉じる
 8001686:	4809      	ldr	r0, [pc, #36]	; (80016ac <sd_write_array_float+0xc4>)
 8001688:	f010 f946 	bl	8011918 <f_close>

	return ret;
 800168c:	7d7b      	ldrb	r3, [r7, #21]
}
 800168e:	4618      	mov	r0, r3
 8001690:	371c      	adds	r7, #28
 8001692:	46bd      	mov	sp, r7
 8001694:	bd90      	pop	{r4, r7, pc}
 8001696:	bf00      	nop
 8001698:	20034778 	.word	0x20034778
 800169c:	20033638 	.word	0x20033638
 80016a0:	08017824 	.word	0x08017824
 80016a4:	08017808 	.word	0x08017808
 80016a8:	20034878 	.word	0x20034878
 80016ac:	20034908 	.word	0x20034908
 80016b0:	200348f8 	.word	0x200348f8

080016b4 <sd_read_array_float>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, float *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	4613      	mov	r3, r2
 80016c2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	68f8      	ldr	r0, [r7, #12]
 80016d0:	f000 f898 	bl	8001804 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 80016d4:	f000 f8ac 	bl	8001830 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016d8:	e019      	b.n	800170e <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80016da:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	4413      	add	r3, r2
 80016e4:	461a      	mov	r2, r3
 80016e6:	4913      	ldr	r1, [pc, #76]	; (8001734 <sd_read_array_float+0x80>)
 80016e8:	4813      	ldr	r0, [pc, #76]	; (8001738 <sd_read_array_float+0x84>)
 80016ea:	f012 fd5d 	bl	80141a8 <siscanf>
		i++;
 80016ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80016fa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80016fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001702:	429a      	cmp	r2, r3
 8001704:	db03      	blt.n	800170e <sd_read_array_float+0x5a>
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	3b01      	subs	r3, #1
 800170a:	b29b      	uxth	r3, r3
 800170c:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800170e:	4a0b      	ldr	r2, [pc, #44]	; (800173c <sd_read_array_float+0x88>)
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	4809      	ldr	r0, [pc, #36]	; (8001738 <sd_read_array_float+0x84>)
 8001714:	f010 fd76 	bl	8012204 <f_gets>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1dd      	bne.n	80016da <sd_read_array_float+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 800171e:	f000 f8a1 	bl	8001864 <bufclear>

	f_close(&fil);	//ファイル閉じる
 8001722:	4806      	ldr	r0, [pc, #24]	; (800173c <sd_read_array_float+0x88>)
 8001724:	f010 f8f8 	bl	8011918 <f_close>

	return ret;
 8001728:	7d7b      	ldrb	r3, [r7, #21]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	08017814 	.word	0x08017814
 8001738:	20034878 	.word	0x20034878
 800173c:	20034908 	.word	0x20034908

08001740 <sd_read_array_double>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, double *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	4613      	mov	r3, r2
 800174e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f000 f852 	bl	8001804 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 8001760:	f000 f866 	bl	8001830 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001764:	e019      	b.n	800179a <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 8001766:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	4413      	add	r3, r2
 8001770:	461a      	mov	r2, r3
 8001772:	4913      	ldr	r1, [pc, #76]	; (80017c0 <sd_read_array_double+0x80>)
 8001774:	4813      	ldr	r0, [pc, #76]	; (80017c4 <sd_read_array_double+0x84>)
 8001776:	f012 fd17 	bl	80141a8 <siscanf>
		i++;
 800177a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800177e:	b29b      	uxth	r3, r3
 8001780:	3301      	adds	r3, #1
 8001782:	b29b      	uxth	r3, r3
 8001784:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001786:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800178a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800178e:	429a      	cmp	r2, r3
 8001790:	db03      	blt.n	800179a <sd_read_array_double+0x5a>
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	3b01      	subs	r3, #1
 8001796:	b29b      	uxth	r3, r3
 8001798:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800179a:	4a0b      	ldr	r2, [pc, #44]	; (80017c8 <sd_read_array_double+0x88>)
 800179c:	2180      	movs	r1, #128	; 0x80
 800179e:	4809      	ldr	r0, [pc, #36]	; (80017c4 <sd_read_array_double+0x84>)
 80017a0:	f010 fd30 	bl	8012204 <f_gets>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1dd      	bne.n	8001766 <sd_read_array_double+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 80017aa:	f000 f85b 	bl	8001864 <bufclear>

	f_close(&fil);	//ファイル閉じる
 80017ae:	4806      	ldr	r0, [pc, #24]	; (80017c8 <sd_read_array_double+0x88>)
 80017b0:	f010 f8b2 	bl	8011918 <f_close>

	return ret;
 80017b4:	7d7b      	ldrb	r3, [r7, #21]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	08017820 	.word	0x08017820
 80017c4:	20034878 	.word	0x20034878
 80017c8:	20034908 	.word	0x20034908

080017cc <sd_mount>:
//* 役割　：　SDカードをマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_mount(){
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80017d6:	2201      	movs	r2, #1
 80017d8:	4908      	ldr	r1, [pc, #32]	; (80017fc <sd_mount+0x30>)
 80017da:	4809      	ldr	r0, [pc, #36]	; (8001800 <sd_mount+0x34>)
 80017dc:	f00f fb14 	bl	8010e08 <f_mount>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d102      	bne.n	80017ec <sd_mount+0x20>
 80017e6:	2301      	movs	r3, #1
 80017e8:	71fb      	strb	r3, [r7, #7]
 80017ea:	e001      	b.n	80017f0 <sd_mount+0x24>
	else ret = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	71fb      	strb	r3, [r7, #7]

	return ret;
 80017f0:	79fb      	ldrb	r3, [r7, #7]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	08017830 	.word	0x08017830
 8001800:	20033738 	.word	0x20033738

08001804 <create_path>:
//* 役割　：　操作するパスの文字列を作る
//* 引数　：　char, char: フォルダ名, ファイル名
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4805      	ldr	r0, [pc, #20]	; (8001828 <create_path+0x24>)
 8001812:	f012 fcf5 	bl	8014200 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001816:	6839      	ldr	r1, [r7, #0]
 8001818:	4804      	ldr	r0, [pc, #16]	; (800182c <create_path+0x28>)
 800181a:	f012 fcf1 	bl	8014200 <strcpy>

}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20034778 	.word	0x20034778
 800182c:	20033638 	.word	0x20033638

08001830 <fopen_folder_and_file>:
//* 役割　：　操作するファイルを選択する_
//* 引数　：　char: ファイル選択
//* 戻り値：　char: 状態チェック	0(マウント失敗) or 1(成功)
//* 備考 : なし
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001834:	4807      	ldr	r0, [pc, #28]	; (8001854 <fopen_folder_and_file+0x24>)
 8001836:	f010 fbc9 	bl	8011fcc <f_mkdir>

	f_chdir(dirpath);
 800183a:	4806      	ldr	r0, [pc, #24]	; (8001854 <fopen_folder_and_file+0x24>)
 800183c:	f010 f896 	bl	801196c <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001840:	2213      	movs	r2, #19
 8001842:	4905      	ldr	r1, [pc, #20]	; (8001858 <fopen_folder_and_file+0x28>)
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <fopen_folder_and_file+0x2c>)
 8001846:	f00f fb25 	bl	8010e94 <f_open>

	f_chdir("..");
 800184a:	4805      	ldr	r0, [pc, #20]	; (8001860 <fopen_folder_and_file+0x30>)
 800184c:	f010 f88e 	bl	801196c <f_chdir>


}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20034778 	.word	0x20034778
 8001858:	20033638 	.word	0x20033638
 800185c:	20034908 	.word	0x20034908
 8001860:	08017824 	.word	0x08017824

08001864 <bufclear>:
//* 役割　：　バッファをクリア
//* 引数　：　void:
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void bufclear(void){
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	e007      	b.n	8001880 <bufclear+0x1c>
		buffer[i] = '\0';
 8001870:	4a08      	ldr	r2, [pc, #32]	; (8001894 <bufclear+0x30>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3301      	adds	r3, #1
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b7f      	cmp	r3, #127	; 0x7f
 8001884:	ddf4      	ble.n	8001870 <bufclear+0xc>
	}
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	20034878 	.word	0x20034878

08001898 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80018ac:	2200      	movs	r2, #0
 80018ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b2:	480e      	ldr	r0, [pc, #56]	; (80018ec <read_byte+0x54>)
 80018b4:	f007 fad4 	bl	8008e60 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018b8:	f107 010f 	add.w	r1, r7, #15
 80018bc:	2364      	movs	r3, #100	; 0x64
 80018be:	2201      	movs	r2, #1
 80018c0:	480b      	ldr	r0, [pc, #44]	; (80018f0 <read_byte+0x58>)
 80018c2:	f00a fc95 	bl	800c1f0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80018c6:	f107 010e 	add.w	r1, r7, #14
 80018ca:	2364      	movs	r3, #100	; 0x64
 80018cc:	2201      	movs	r2, #1
 80018ce:	4808      	ldr	r0, [pc, #32]	; (80018f0 <read_byte+0x58>)
 80018d0:	f00a fdc2 	bl	800c458 <HAL_SPI_Receive>
	CS_SET;
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018da:	4804      	ldr	r0, [pc, #16]	; (80018ec <read_byte+0x54>)
 80018dc:	f007 fac0 	bl	8008e60 <HAL_GPIO_WritePin>

	return val;
 80018e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40020400 	.word	0x40020400
 80018f0:	200359a4 	.word	0x200359a4

080018f4 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	460a      	mov	r2, r1
 80018fe:	71fb      	strb	r3, [r7, #7]
 8001900:	4613      	mov	r3, r2
 8001902:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800190a:	b2db      	uxtb	r3, r3
 800190c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800190e:	2200      	movs	r2, #0
 8001910:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001914:	480c      	ldr	r0, [pc, #48]	; (8001948 <write_byte+0x54>)
 8001916:	f007 faa3 	bl	8008e60 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 800191a:	f107 010f 	add.w	r1, r7, #15
 800191e:	2364      	movs	r3, #100	; 0x64
 8001920:	2201      	movs	r2, #1
 8001922:	480a      	ldr	r0, [pc, #40]	; (800194c <write_byte+0x58>)
 8001924:	f00a fc64 	bl	800c1f0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001928:	1db9      	adds	r1, r7, #6
 800192a:	2364      	movs	r3, #100	; 0x64
 800192c:	2201      	movs	r2, #1
 800192e:	4807      	ldr	r0, [pc, #28]	; (800194c <write_byte+0x58>)
 8001930:	f00a fc5e 	bl	800c1f0 <HAL_SPI_Transmit>
	CS_SET;
 8001934:	2201      	movs	r2, #1
 8001936:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800193a:	4803      	ldr	r0, [pc, #12]	; (8001948 <write_byte+0x54>)
 800193c:	f007 fa90 	bl	8008e60 <HAL_GPIO_WritePin>
}
 8001940:	bf00      	nop
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40020400 	.word	0x40020400
 800194c:	200359a4 	.word	0x200359a4

08001950 <IMU_init>:

uint16_t IMU_init() {
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 800195a:	2000      	movs	r0, #0
 800195c:	f7ff ff9c 	bl	8001898 <read_byte>
 8001960:	4603      	mov	r3, r0
 8001962:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001964:	797b      	ldrb	r3, [r7, #5]
 8001966:	2be0      	cmp	r3, #224	; 0xe0
 8001968:	d119      	bne.n	800199e <IMU_init+0x4e>
		ret = 1;
 800196a:	2301      	movs	r3, #1
 800196c:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 800196e:	2101      	movs	r1, #1
 8001970:	2006      	movs	r0, #6
 8001972:	f7ff ffbf 	bl	80018f4 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8001976:	2110      	movs	r1, #16
 8001978:	2003      	movs	r0, #3
 800197a:	f7ff ffbb 	bl	80018f4 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800197e:	2120      	movs	r1, #32
 8001980:	207f      	movs	r0, #127	; 0x7f
 8001982:	f7ff ffb7 	bl	80018f4 <write_byte>
		write_byte(0x01,0x06);	//レンジ±2000dps
 8001986:	2106      	movs	r1, #6
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff ffb3 	bl	80018f4 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//レンジ±16g
 800198e:	2106      	movs	r1, #6
 8001990:	2014      	movs	r0, #20
 8001992:	f7ff ffaf 	bl	80018f4 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001996:	2100      	movs	r1, #0
 8001998:	207f      	movs	r0, #127	; 0x7f
 800199a:	f7ff ffab 	bl	80018f4 <write_byte>
	}
	return ret;
 800199e:	88fb      	ldrh	r3, [r7, #6]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <read_gyro_data>:

void read_gyro_data() {
 80019a8:	b598      	push	{r3, r4, r7, lr}
 80019aa:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80019ac:	2033      	movs	r0, #51	; 0x33
 80019ae:	f7ff ff73 	bl	8001898 <read_byte>
 80019b2:	4603      	mov	r3, r0
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	b21c      	sxth	r4, r3
 80019b8:	2034      	movs	r0, #52	; 0x34
 80019ba:	f7ff ff6d 	bl	8001898 <read_byte>
 80019be:	4603      	mov	r3, r0
 80019c0:	b21b      	sxth	r3, r3
 80019c2:	4323      	orrs	r3, r4
 80019c4:	b21a      	sxth	r2, r3
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <read_gyro_data+0x64>)
 80019c8:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80019ca:	2035      	movs	r0, #53	; 0x35
 80019cc:	f7ff ff64 	bl	8001898 <read_byte>
 80019d0:	4603      	mov	r3, r0
 80019d2:	021b      	lsls	r3, r3, #8
 80019d4:	b21c      	sxth	r4, r3
 80019d6:	2036      	movs	r0, #54	; 0x36
 80019d8:	f7ff ff5e 	bl	8001898 <read_byte>
 80019dc:	4603      	mov	r3, r0
 80019de:	b21b      	sxth	r3, r3
 80019e0:	4323      	orrs	r3, r4
 80019e2:	b21a      	sxth	r2, r3
 80019e4:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <read_gyro_data+0x68>)
 80019e6:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80019e8:	2037      	movs	r0, #55	; 0x37
 80019ea:	f7ff ff55 	bl	8001898 <read_byte>
 80019ee:	4603      	mov	r3, r0
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	b21c      	sxth	r4, r3
 80019f4:	2038      	movs	r0, #56	; 0x38
 80019f6:	f7ff ff4f 	bl	8001898 <read_byte>
 80019fa:	4603      	mov	r3, r0
 80019fc:	b21b      	sxth	r3, r3
 80019fe:	4323      	orrs	r3, r4
 8001a00:	b21a      	sxth	r2, r3
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <read_gyro_data+0x6c>)
 8001a04:	801a      	strh	r2, [r3, #0]
}
 8001a06:	bf00      	nop
 8001a08:	bd98      	pop	{r3, r4, r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20035940 	.word	0x20035940
 8001a10:	2003593e 	.word	0x2003593e
 8001a14:	20035938 	.word	0x20035938

08001a18 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	801a      	strh	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	805a      	strh	r2, [r3, #2]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	809a      	strh	r2, [r3, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	80da      	strh	r2, [r3, #6]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	811a      	strh	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	815a      	strh	r2, [r3, #10]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	60da      	str	r2, [r3, #12]
{

}
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <_ZN3IMU4initEv>:

void IMU::init()
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001a64:	f7ff ff74 	bl	8001950 <IMU_init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001a6c:	f7ff fb18 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001a70:	2100      	movs	r1, #0
 8001a72:	2000      	movs	r0, #0
 8001a74:	f7ff fb24 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001a78:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <_ZN3IMU4initEv+0x44>)
 8001a7a:	f7ff fb4b 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001a7e:	2101      	movs	r1, #1
 8001a80:	2000      	movs	r0, #0
 8001a82:	f7ff fb1d 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001a86:	89fb      	ldrh	r3, [r7, #14]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4806      	ldr	r0, [pc, #24]	; (8001aa4 <_ZN3IMU4initEv+0x48>)
 8001a8c:	f7ff fb42 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001a90:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a94:	f005 ff4e 	bl	8007934 <HAL_Delay>

}
 8001a98:	bf00      	nop
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	08017834 	.word	0x08017834
 8001aa4:	08017840 	.word	0x08017840

08001aa8 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001aa8:	b5b0      	push	{r4, r5, r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001ab0:	f7ff ff7a 	bl	80019a8 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ab4:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <_ZN3IMU12updateValuesEv+0xa0>)
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <_ZN3IMU12updateValuesEv+0xa4>)
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	b21a      	sxth	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ac8:	4b21      	ldr	r3, [pc, #132]	; (8001b50 <_ZN3IMU12updateValuesEv+0xa8>)
 8001aca:	881b      	ldrh	r3, [r3, #0]
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7fe fd3b 	bl	8000554 <__aeabi_i2d>
 8001ade:	a316      	add	r3, pc, #88	; (adr r3, 8001b38 <_ZN3IMU12updateValuesEv+0x90>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	f7fe fda0 	bl	8000628 <__aeabi_dmul>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	460c      	mov	r4, r1
 8001aec:	4625      	mov	r5, r4
 8001aee:	461c      	mov	r4, r3
 8001af0:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <_ZN3IMU12updateValuesEv+0xac>)
 8001af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fd2c 	bl	8000554 <__aeabi_i2d>
 8001afc:	a310      	add	r3, pc, #64	; (adr r3, 8001b40 <_ZN3IMU12updateValuesEv+0x98>)
 8001afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b02:	f7fe fd91 	bl	8000628 <__aeabi_dmul>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f7fe fbd5 	bl	80002bc <__adddf3>
 8001b12:	4603      	mov	r3, r0
 8001b14:	460c      	mov	r4, r1
 8001b16:	4618      	mov	r0, r3
 8001b18:	4621      	mov	r1, r4
 8001b1a:	f7ff f835 	bl	8000b88 <__aeabi_d2iz>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001b2c:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <_ZN3IMU12updateValuesEv+0xac>)
 8001b2e:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001b30:	bf00      	nop
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bdb0      	pop	{r4, r5, r7, pc}
 8001b38:	eb851eb8 	.word	0xeb851eb8
 8001b3c:	3f9eb851 	.word	0x3f9eb851
 8001b40:	70a3d70a 	.word	0x70a3d70a
 8001b44:	3fef0a3d 	.word	0x3fef0a3d
 8001b48:	20035940 	.word	0x20035940
 8001b4c:	2003593e 	.word	0x2003593e
 8001b50:	20035938 	.word	0x20035938
 8001b54:	20000210 	.word	0x20000210

08001b58 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001b58:	b5b0      	push	{r4, r5, r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b66:	ee07 3a90 	vmov	s15, r3
 8001b6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b78:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001b7c:	68f8      	ldr	r0, [r7, #12]
 8001b7e:	f7fe fcfb 	bl	8000578 <__aeabi_f2d>
 8001b82:	a316      	add	r3, pc, #88	; (adr r3, 8001bdc <_ZN3IMU8getOmegaEv+0x84>)
 8001b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b88:	f7fe fe78 	bl	800087c <__aeabi_ddiv>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4614      	mov	r4, r2
 8001b92:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b96:	a313      	add	r3, pc, #76	; (adr r3, 8001be4 <_ZN3IMU8getOmegaEv+0x8c>)
 8001b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9c:	4620      	mov	r0, r4
 8001b9e:	4629      	mov	r1, r5
 8001ba0:	f7fe fd42 	bl	8000628 <__aeabi_dmul>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	4618      	mov	r0, r3
 8001baa:	4621      	mov	r1, r4
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <_ZN3IMU8getOmegaEv+0x80>)
 8001bb2:	f7fe fe63 	bl	800087c <__aeabi_ddiv>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	460c      	mov	r4, r1
 8001bba:	4618      	mov	r0, r3
 8001bbc:	4621      	mov	r1, r4
 8001bbe:	f7ff f82b 	bl	8000c18 <__aeabi_d2f>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	ee07 3a90 	vmov	s15, r3
}
 8001bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	f3af 8000 	nop.w
 8001bd8:	40668000 	.word	0x40668000
 8001bdc:	66666666 	.word	0x66666666
 8001be0:	40306666 	.word	0x40306666
 8001be4:	54411744 	.word	0x54411744
 8001be8:	400921fb 	.word	0x400921fb

08001bec <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bee:	b08b      	sub	sp, #44	; 0x2c
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001bf4:	466b      	mov	r3, sp
 8001bf6:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001bf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bfc:	f005 fe9a 	bl	8007934 <HAL_Delay>
	lcd_clear();
 8001c00:	f7ff fa4e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c04:	2100      	movs	r1, #0
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7ff fa5a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001c0c:	4840      	ldr	r0, [pc, #256]	; (8001d10 <_ZN3IMU11calibrationEv+0x124>)
 8001c0e:	f7ff fa81 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c12:	2101      	movs	r1, #1
 8001c14:	2000      	movs	r0, #0
 8001c16:	f7ff fa53 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001c1a:	483e      	ldr	r0, [pc, #248]	; (8001d14 <_ZN3IMU11calibrationEv+0x128>)
 8001c1c:	f7ff fa7a 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001c20:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c24:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001c26:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c2a:	1e5d      	subs	r5, r3, #1
 8001c2c:	61bd      	str	r5, [r7, #24]
 8001c2e:	462b      	mov	r3, r5
 8001c30:	3301      	adds	r3, #1
 8001c32:	4619      	mov	r1, r3
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	f04f 0300 	mov.w	r3, #0
 8001c3c:	f04f 0400 	mov.w	r4, #0
 8001c40:	0154      	lsls	r4, r2, #5
 8001c42:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c46:	014b      	lsls	r3, r1, #5
 8001c48:	462b      	mov	r3, r5
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	f04f 0300 	mov.w	r3, #0
 8001c56:	f04f 0400 	mov.w	r4, #0
 8001c5a:	0154      	lsls	r4, r2, #5
 8001c5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c60:	014b      	lsls	r3, r1, #5
 8001c62:	462b      	mov	r3, r5
 8001c64:	3301      	adds	r3, #1
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	3303      	adds	r3, #3
 8001c6a:	3307      	adds	r3, #7
 8001c6c:	08db      	lsrs	r3, r3, #3
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	ebad 0d03 	sub.w	sp, sp, r3
 8001c74:	466b      	mov	r3, sp
 8001c76:	3303      	adds	r3, #3
 8001c78:	089b      	lsrs	r3, r3, #2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001c7e:	2300      	movs	r3, #0
 8001c80:	83fb      	strh	r3, [r7, #30]
 8001c82:	8bfa      	ldrh	r2, [r7, #30]
 8001c84:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	da13      	bge.n	8001cb4 <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001c92:	8bfb      	ldrh	r3, [r7, #30]
 8001c94:	ee07 2a90 	vmov	s15, r2
 8001c98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001ca6:	2002      	movs	r0, #2
 8001ca8:	f005 fe44 	bl	8007934 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001cac:	8bfb      	ldrh	r3, [r7, #30]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	83fb      	strh	r3, [r7, #30]
 8001cb2:	e7e6      	b.n	8001c82 <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	462b      	mov	r3, r5
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d00e      	beq.n	8001cea <_ZN3IMU11calibrationEv+0xfe>
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce8:	e7ec      	b.n	8001cc4 <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001cea:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001cee:	ee07 3a90 	vmov	s15, r3
 8001cf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf6:	edd7 6a08 	vldr	s13, [r7, #32]
 8001cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	edc3 7a03 	vstr	s15, [r3, #12]
 8001d04:	46b5      	mov	sp, r6
}
 8001d06:	bf00      	nop
 8001d08:	372c      	adds	r7, #44	; 0x2c
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	08017844 	.word	0x08017844
 8001d14:	08017850 	.word	0x08017850

08001d18 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	4603      	mov	r3, r0
 8001d20:	460a      	mov	r2, r1
 8001d22:	71fb      	strb	r3, [r7, #7]
 8001d24:	4613      	mov	r3, r2
 8001d26:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001d28:	79bb      	ldrb	r3, [r7, #6]
 8001d2a:	b299      	uxth	r1, r3
 8001d2c:	1dfa      	adds	r2, r7, #7
 8001d2e:	2364      	movs	r3, #100	; 0x64
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	2301      	movs	r3, #1
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <INA260_read+0x50>)
 8001d36:	f007 f9fd 	bl	8009134 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001d3a:	79bb      	ldrb	r3, [r7, #6]
 8001d3c:	b299      	uxth	r1, r3
 8001d3e:	f107 020c 	add.w	r2, r7, #12
 8001d42:	2364      	movs	r3, #100	; 0x64
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	2302      	movs	r3, #2
 8001d48:	4807      	ldr	r0, [pc, #28]	; (8001d68 <INA260_read+0x50>)
 8001d4a:	f007 faf1 	bl	8009330 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d4e:	7b3b      	ldrb	r3, [r7, #12]
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	b21a      	sxth	r2, r3
 8001d54:	7b7b      	ldrb	r3, [r7, #13]
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d5e:	89fb      	ldrh	r3, [r7, #14]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20035b58 	.word	0x20035b58

08001d6c <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	4604      	mov	r4, r0
 8001d74:	4608      	mov	r0, r1
 8001d76:	4611      	mov	r1, r2
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4623      	mov	r3, r4
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71bb      	strb	r3, [r7, #6]
 8001d82:	460b      	mov	r3, r1
 8001d84:	717b      	strb	r3, [r7, #5]
 8001d86:	4613      	mov	r3, r2
 8001d88:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	733b      	strb	r3, [r7, #12]
 8001d8e:	79bb      	ldrb	r3, [r7, #6]
 8001d90:	737b      	strb	r3, [r7, #13]
 8001d92:	797b      	ldrb	r3, [r7, #5]
 8001d94:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001d96:	793b      	ldrb	r3, [r7, #4]
 8001d98:	b299      	uxth	r1, r3
 8001d9a:	f107 020c 	add.w	r2, r7, #12
 8001d9e:	2364      	movs	r3, #100	; 0x64
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2303      	movs	r3, #3
 8001da4:	4803      	ldr	r0, [pc, #12]	; (8001db4 <INA260_write+0x48>)
 8001da6:	f007 f9c5 	bl	8009134 <HAL_I2C_Master_Transmit>
}
 8001daa:	bf00      	nop
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd90      	pop	{r4, r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20035b58 	.word	0x20035b58

08001db8 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	71bb      	strb	r3, [r7, #6]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001dca:	797b      	ldrb	r3, [r7, #5]
 8001dcc:	79ba      	ldrb	r2, [r7, #6]
 8001dce:	79f9      	ldrb	r1, [r7, #7]
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7ff ffcb 	bl	8001d6c <INA260_write>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	461a      	mov	r2, r3
 8001dec:	21df      	movs	r1, #223	; 0xdf
 8001dee:	2000      	movs	r0, #0
 8001df0:	f7ff ffe2 	bl	8001db8 <setConfig>
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
{

}
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001e20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e24:	482a      	ldr	r0, [pc, #168]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e26:	f007 f803 	bl	8008e30 <HAL_GPIO_ReadPin>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf0c      	ite	eq
 8001e30:	2301      	moveq	r3, #1
 8001e32:	2300      	movne	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <_ZN8JoyStick8getValueEv+0x2e>
 8001e3a:	89fb      	ldrh	r3, [r7, #14]
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001e42:	2101      	movs	r1, #1
 8001e44:	4823      	ldr	r0, [pc, #140]	; (8001ed4 <_ZN8JoyStick8getValueEv+0xc0>)
 8001e46:	f006 fff3 	bl	8008e30 <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <_ZN8JoyStick8getValueEv+0x4e>
 8001e5a:	89fb      	ldrh	r3, [r7, #14]
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e66:	481a      	ldr	r0, [pc, #104]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e68:	f006 ffe2 	bl	8008e30 <HAL_GPIO_ReadPin>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bf0c      	ite	eq
 8001e72:	2301      	moveq	r3, #1
 8001e74:	2300      	movne	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <_ZN8JoyStick8getValueEv+0x70>
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001e84:	2104      	movs	r1, #4
 8001e86:	4814      	ldr	r0, [pc, #80]	; (8001ed8 <_ZN8JoyStick8getValueEv+0xc4>)
 8001e88:	f006 ffd2 	bl	8008e30 <HAL_GPIO_ReadPin>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <_ZN8JoyStick8getValueEv+0x90>
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	f043 0308 	orr.w	r3, r3, #8
 8001ea2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001ea4:	2180      	movs	r1, #128	; 0x80
 8001ea6:	480a      	ldr	r0, [pc, #40]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001ea8:	f006 ffc2 	bl	8008e30 <HAL_GPIO_ReadPin>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf0c      	ite	eq
 8001eb2:	2301      	moveq	r3, #1
 8001eb4:	2300      	movne	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <_ZN8JoyStick8getValueEv+0xb0>
 8001ebc:	89fb      	ldrh	r3, [r7, #14]
 8001ebe:	f043 0310 	orr.w	r3, r3, #16
 8001ec2:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001ec4:	89fb      	ldrh	r3, [r7, #14]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40020c00 	.word	0x40020c00
 8001ed8:	40020400 	.word	0x40020400

08001edc <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	2b52      	cmp	r3, #82	; 0x52
 8001eec:	d112      	bne.n	8001f14 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ef4:	4856      	ldr	r0, [pc, #344]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001ef6:	f006 ffb3 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001efa:	2201      	movs	r2, #1
 8001efc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f00:	4853      	ldr	r0, [pc, #332]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f02:	f006 ffad 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f0c:	4850      	ldr	r0, [pc, #320]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f0e:	f006 ffa7 	bl	8008e60 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001f12:	e098      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	2b47      	cmp	r3, #71	; 0x47
 8001f18:	d112      	bne.n	8001f40 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f20:	484b      	ldr	r0, [pc, #300]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f22:	f006 ff9d 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f2c:	4848      	ldr	r0, [pc, #288]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f2e:	f006 ff97 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f32:	2201      	movs	r2, #1
 8001f34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f38:	4845      	ldr	r0, [pc, #276]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f3a:	f006 ff91 	bl	8008e60 <HAL_GPIO_WritePin>
}
 8001f3e:	e082      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001f40:	78fb      	ldrb	r3, [r7, #3]
 8001f42:	2b42      	cmp	r3, #66	; 0x42
 8001f44:	d112      	bne.n	8001f6c <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f46:	2201      	movs	r2, #1
 8001f48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f4c:	4840      	ldr	r0, [pc, #256]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f4e:	f006 ff87 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f58:	483d      	ldr	r0, [pc, #244]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f5a:	f006 ff81 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f64:	483a      	ldr	r0, [pc, #232]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f66:	f006 ff7b 	bl	8008e60 <HAL_GPIO_WritePin>
}
 8001f6a:	e06c      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001f6c:	78fb      	ldrb	r3, [r7, #3]
 8001f6e:	2b43      	cmp	r3, #67	; 0x43
 8001f70:	d112      	bne.n	8001f98 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f78:	4835      	ldr	r0, [pc, #212]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f7a:	f006 ff71 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f84:	4832      	ldr	r0, [pc, #200]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f86:	f006 ff6b 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f90:	482f      	ldr	r0, [pc, #188]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f92:	f006 ff65 	bl	8008e60 <HAL_GPIO_WritePin>
}
 8001f96:	e056      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	2b4d      	cmp	r3, #77	; 0x4d
 8001f9c:	d112      	bne.n	8001fc4 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fa4:	482a      	ldr	r0, [pc, #168]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fa6:	f006 ff5b 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001faa:	2201      	movs	r2, #1
 8001fac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb0:	4827      	ldr	r0, [pc, #156]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fb2:	f006 ff55 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fbc:	4824      	ldr	r0, [pc, #144]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fbe:	f006 ff4f 	bl	8008e60 <HAL_GPIO_WritePin>
}
 8001fc2:	e040      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	2b59      	cmp	r3, #89	; 0x59
 8001fc8:	d112      	bne.n	8001ff0 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fd0:	481f      	ldr	r0, [pc, #124]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fd2:	f006 ff45 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fdc:	481c      	ldr	r0, [pc, #112]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fde:	f006 ff3f 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fe8:	4819      	ldr	r0, [pc, #100]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fea:	f006 ff39 	bl	8008e60 <HAL_GPIO_WritePin>
}
 8001fee:	e02a      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8001ff0:	78fb      	ldrb	r3, [r7, #3]
 8001ff2:	2b57      	cmp	r3, #87	; 0x57
 8001ff4:	d112      	bne.n	800201c <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ffc:	4814      	ldr	r0, [pc, #80]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001ffe:	f006 ff2f 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002008:	4811      	ldr	r0, [pc, #68]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 800200a:	f006 ff29 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002014:	480e      	ldr	r0, [pc, #56]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002016:	f006 ff23 	bl	8008e60 <HAL_GPIO_WritePin>
}
 800201a:	e014      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 800201c:	78fb      	ldrb	r3, [r7, #3]
 800201e:	2b7e      	cmp	r3, #126	; 0x7e
 8002020:	d111      	bne.n	8002046 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002022:	2201      	movs	r2, #1
 8002024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002028:	4809      	ldr	r0, [pc, #36]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 800202a:	f006 ff19 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800202e:	2201      	movs	r2, #1
 8002030:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002034:	4806      	ldr	r0, [pc, #24]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002036:	f006 ff13 	bl	8008e60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800203a:	2201      	movs	r2, #1
 800203c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002040:	4803      	ldr	r0, [pc, #12]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002042:	f006 ff0d 	bl	8008e60 <HAL_GPIO_WritePin>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40020000 	.word	0x40020000

08002054 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	460b      	mov	r3, r1
 800205e:	70fb      	strb	r3, [r7, #3]
 8002060:	4613      	mov	r3, r2
 8002062:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002064:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d106      	bne.n	800207a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800206c:	2201      	movs	r2, #1
 800206e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002072:	4813      	ldr	r0, [pc, #76]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 8002074:	f006 fef4 	bl	8008e60 <HAL_GPIO_WritePin>
 8002078:	e009      	b.n	800208e <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800207a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d105      	bne.n	800208e <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002082:	2200      	movs	r2, #0
 8002084:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002088:	480d      	ldr	r0, [pc, #52]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 800208a:	f006 fee9 	bl	8008e60 <HAL_GPIO_WritePin>

	if(r_status == 1)
 800208e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d106      	bne.n	80020a4 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002096:	2201      	movs	r2, #1
 8002098:	f44f 7100 	mov.w	r1, #512	; 0x200
 800209c:	4808      	ldr	r0, [pc, #32]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 800209e:	f006 fedf 	bl	8008e60 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80020a2:	e009      	b.n	80020b8 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80020a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d105      	bne.n	80020b8 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020b2:	4803      	ldr	r0, [pc, #12]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 80020b4:	f006 fed4 	bl	8008e60 <HAL_GPIO_WritePin>
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40020000 	.word	0x40020000

080020c4 <_ZN10LineSensorC1Ev>:
#include "Macro.h"
#include "AQM0802.h"

float mon_sens, mon_sens_lpf;

LineSensor::LineSensor()
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b092      	sub	sp, #72	; 0x48
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fe92 	bl	8001dfc <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	637b      	str	r3, [r7, #52]	; 0x34
 80020dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020de:	647b      	str	r3, [r7, #68]	; 0x44
 80020e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020e2:	331c      	adds	r3, #28
 80020e4:	633b      	str	r3, [r7, #48]	; 0x30
 80020e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80020e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d008      	beq.n	8002100 <_ZN10LineSensorC1Ev+0x3c>
 80020ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 80020f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f4:	2200      	movs	r2, #0
 80020f6:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 80020f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020fa:	3302      	adds	r3, #2
 80020fc:	647b      	str	r3, [r7, #68]	; 0x44
 80020fe:	e7f2      	b.n	80020e6 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
 8002108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210a:	643b      	str	r3, [r7, #64]	; 0x40
 800210c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210e:	3338      	adds	r3, #56	; 0x38
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
 8002112:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	429a      	cmp	r2, r3
 8002118:	d009      	beq.n	800212e <_ZN10LineSensorC1Ev+0x6a>
 800211a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800211c:	623b      	str	r3, [r7, #32]
		s = 0;
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002126:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002128:	3304      	adds	r3, #4
 800212a:	643b      	str	r3, [r7, #64]	; 0x40
 800212c:	e7f1      	b.n	8002112 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002134:	61fb      	str	r3, [r7, #28]
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	63fb      	str	r3, [r7, #60]	; 0x3c
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3338      	adds	r3, #56	; 0x38
 800213e:	61bb      	str	r3, [r7, #24]
 8002140:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	429a      	cmp	r2, r3
 8002146:	d009      	beq.n	800215c <_ZN10LineSensorC1Ev+0x98>
 8002148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800214a:	617b      	str	r3, [r7, #20]
		m = 0;
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002156:	3304      	adds	r3, #4
 8002158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800215a:	e7f1      	b.n	8002140 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	63bb      	str	r3, [r7, #56]	; 0x38
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	3338      	adds	r3, #56	; 0x38
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	429a      	cmp	r2, r3
 8002174:	d009      	beq.n	800218a <_ZN10LineSensorC1Ev+0xc6>
 8002176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002178:	60bb      	str	r3, [r7, #8]
		s = 1;
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002180:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8002182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002184:	3304      	adds	r3, #4
 8002186:	63bb      	str	r3, [r7, #56]	; 0x38
 8002188:	e7f1      	b.n	800216e <_ZN10LineSensorC1Ev+0xaa>
	}

}
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4618      	mov	r0, r3
 800218e:	3748      	adds	r7, #72	; 0x48
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	220e      	movs	r2, #14
 80021a0:	4619      	mov	r1, r3
 80021a2:	4803      	ldr	r0, [pc, #12]	; (80021b0 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80021a4:	f005 fc2c 	bl	8007a00 <HAL_ADC_Start_DMA>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20035a7c 	.word	0x20035a7c

080021b4 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b0d      	cmp	r3, #13
 80021c4:	dc2f      	bgt.n	8002226 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	3392      	adds	r3, #146	; 0x92
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3304      	adds	r3, #4
 80021d2:	ed93 7a00 	vldr	s14, [r3]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68fa      	ldr	r2, [r7, #12]
 80021da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021de:	ee07 3a90 	vmov	s15, r3
 80021e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	33a0      	adds	r3, #160	; 0xa0
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	3304      	adds	r3, #4
 80021f2:	edd3 7a00 	vldr	s15, [r3]
 80021f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4619      	mov	r1, r3
 8002200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	460b      	mov	r3, r1
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	1a5b      	subs	r3, r3, r1
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	68f9      	ldr	r1, [r7, #12]
 8002210:	440b      	add	r3, r1
 8002212:	3306      	adds	r3, #6
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	3304      	adds	r3, #4
 800221a:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	3301      	adds	r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	e7cc      	b.n	80021c0 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	3301      	adds	r3, #1
 800222c:	b2da      	uxtb	r2, r3
 800222e:	4b07      	ldr	r3, [pc, #28]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002230:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8002232:	4b06      	ldr	r3, [pc, #24]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b09      	cmp	r3, #9
 8002238:	d902      	bls.n	8002240 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 800223a:	4b04      	ldr	r3, [pc, #16]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800223c:	2200      	movs	r2, #0
 800223e:	701a      	strb	r2, [r3, #0]


}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	2000021c 	.word	0x2000021c

08002250 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002250:	b5b0      	push	{r4, r5, r7, lr}
 8002252:	b08e      	sub	sp, #56	; 0x38
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002258:	2300      	movs	r3, #0
 800225a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800225e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002262:	2b0d      	cmp	r3, #13
 8002264:	f200 80b8 	bhi.w	80023d8 <_ZN10LineSensor18updateSensorValuesEv+0x188>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002268:	2300      	movs	r3, #0
 800226a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800226e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002272:	2b09      	cmp	r3, #9
 8002274:	d81c      	bhi.n	80022b0 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002276:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800227a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800227e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	1a9b      	subs	r3, r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	4423      	add	r3, r4
 800228e:	3306      	adds	r3, #6
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4403      	add	r3, r0
 8002294:	3304      	adds	r3, #4
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	008b      	lsls	r3, r1, #2
 800229a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800229e:	440b      	add	r3, r1
 80022a0:	3b30      	subs	r3, #48	; 0x30
 80022a2:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022a4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022a8:	3301      	adds	r3, #1
 80022aa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022ae:	e7de      	b.n	800226e <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80022b0:	2300      	movs	r3, #0
 80022b2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80022b6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022ba:	2b09      	cmp	r3, #9
 80022bc:	d84d      	bhi.n	800235a <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80022be:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022c2:	3301      	adds	r3, #1
 80022c4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80022c8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022cc:	2b09      	cmp	r3, #9
 80022ce:	d83e      	bhi.n	800234e <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80022d0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022da:	4413      	add	r3, r2
 80022dc:	3b30      	subs	r3, #48	; 0x30
 80022de:	ed93 7a00 	vldr	s14, [r3]
 80022e2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022ec:	4413      	add	r3, r2
 80022ee:	3b30      	subs	r3, #48	; 0x30
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022fc:	d521      	bpl.n	8002342 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 80022fe:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002308:	4413      	add	r3, r2
 800230a:	3b30      	subs	r3, #48	; 0x30
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002310:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002314:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002318:	0092      	lsls	r2, r2, #2
 800231a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800231e:	440a      	add	r2, r1
 8002320:	3a30      	subs	r2, #48	; 0x30
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800232a:	440b      	add	r3, r1
 800232c:	3b30      	subs	r3, #48	; 0x30
 800232e:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002330:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800233a:	4413      	add	r3, r2
 800233c:	3b30      	subs	r3, #48	; 0x30
 800233e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002340:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8002342:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002346:	3301      	adds	r3, #1
 8002348:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800234c:	e7bc      	b.n	80022c8 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800234e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002352:	3301      	adds	r3, #1
 8002354:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002358:	e7ad      	b.n	80022b6 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	4618      	mov	r0, r3
 800235e:	f7fe f90b 	bl	8000578 <__aeabi_f2d>
 8002362:	a32a      	add	r3, pc, #168	; (adr r3, 800240c <_ZN10LineSensor18updateSensorValuesEv+0x1bc>)
 8002364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002368:	f7fe f95e 	bl	8000628 <__aeabi_dmul>
 800236c:	4603      	mov	r3, r0
 800236e:	460c      	mov	r4, r1
 8002370:	4625      	mov	r5, r4
 8002372:	461c      	mov	r4, r3
 8002374:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002378:	4a21      	ldr	r2, [pc, #132]	; (8002400 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe f8f9 	bl	8000578 <__aeabi_f2d>
 8002386:	a31c      	add	r3, pc, #112	; (adr r3, 80023f8 <_ZN10LineSensor18updateSensorValuesEv+0x1a8>)
 8002388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238c:	f7fe f94c 	bl	8000628 <__aeabi_dmul>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4620      	mov	r0, r4
 8002396:	4629      	mov	r1, r5
 8002398:	f7fd ff90 	bl	80002bc <__adddf3>
 800239c:	4603      	mov	r3, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	461a      	mov	r2, r3
 80023a2:	4623      	mov	r3, r4
 80023a4:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80023a8:	4610      	mov	r0, r2
 80023aa:	4619      	mov	r1, r3
 80023ac:	f7fe fc34 	bl	8000c18 <__aeabi_d2f>
 80023b0:	4601      	mov	r1, r0
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	f104 03b0 	add.w	r3, r4, #176	; 0xb0
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	6019      	str	r1, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80023be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	490e      	ldr	r1, [pc, #56]	; (8002400 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023d0:	3301      	adds	r3, #1
 80023d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023d6:	e742      	b.n	800225e <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80023de:	4a09      	ldr	r2, [pc, #36]	; (8002404 <_ZN10LineSensor18updateSensorValuesEv+0x1b4>)
 80023e0:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80023e8:	4a07      	ldr	r2, [pc, #28]	; (8002408 <_ZN10LineSensor18updateSensorValuesEv+0x1b8>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	3738      	adds	r7, #56	; 0x38
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bdb0      	pop	{r4, r5, r7, pc}
 80023f4:	f3af 8000 	nop.w
 80023f8:	66666666 	.word	0x66666666
 80023fc:	3fee6666 	.word	0x3fee6666
 8002400:	20000220 	.word	0x20000220
 8002404:	20000214 	.word	0x20000214
 8002408:	20000218 	.word	0x20000218
 800240c:	9999999a 	.word	0x9999999a
 8002410:	3fa99999 	.word	0x3fa99999

08002414 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b0a0      	sub	sp, #128	; 0x80
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 800241c:	2064      	movs	r0, #100	; 0x64
 800241e:	f005 fa89 	bl	8007934 <HAL_Delay>

	lcd_clear();
 8002422:	f7fe fe3d 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8002426:	2100      	movs	r1, #0
 8002428:	2000      	movs	r0, #0
 800242a:	f7fe fe49 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 800242e:	4886      	ldr	r0, [pc, #536]	; (8002648 <_ZN10LineSensor11calibrationEv+0x234>)
 8002430:	f7fe fe70 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002434:	2101      	movs	r1, #1
 8002436:	2000      	movs	r0, #0
 8002438:	f7fe fe42 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 800243c:	4883      	ldr	r0, [pc, #524]	; (800264c <_ZN10LineSensor11calibrationEv+0x238>)
 800243e:	f7fe fe69 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002442:	2300      	movs	r3, #0
 8002444:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002448:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800244c:	2b0d      	cmp	r3, #13
 800244e:	d823      	bhi.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002450:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002454:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	32b0      	adds	r2, #176	; 0xb0
 800245c:	0092      	lsls	r2, r2, #2
 800245e:	440a      	add	r2, r1
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002468:	440b      	add	r3, r1
 800246a:	3b40      	subs	r3, #64	; 0x40
 800246c:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 800246e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002472:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	32b0      	adds	r2, #176	; 0xb0
 800247a:	0092      	lsls	r2, r2, #2
 800247c:	440a      	add	r2, r1
 800247e:	6812      	ldr	r2, [r2, #0]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002486:	440b      	add	r3, r1
 8002488:	3b78      	subs	r3, #120	; 0x78
 800248a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800248c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002490:	3301      	adds	r3, #1
 8002492:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002496:	e7d7      	b.n	8002448 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fcb8 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	bf14      	ite	ne
 80024aa:	2301      	movne	r3, #1
 80024ac:	2300      	moveq	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d079      	beq.n	80025a8 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024b4:	2300      	movs	r3, #0
 80024b6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80024ba:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024be:	2b0d      	cmp	r3, #13
 80024c0:	d850      	bhi.n	8002564 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80024c2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80024cc:	4413      	add	r3, r2
 80024ce:	3b40      	subs	r3, #64	; 0x40
 80024d0:	ed93 7a00 	vldr	s14, [r3]
 80024d4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	33b0      	adds	r3, #176	; 0xb0
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	d50f      	bpl.n	800250e <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 80024ee:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80024f2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	32b0      	adds	r2, #176	; 0xb0
 80024fa:	0092      	lsls	r2, r2, #2
 80024fc:	440a      	add	r2, r1
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002506:	440b      	add	r3, r1
 8002508:	3b40      	subs	r3, #64	; 0x40
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e024      	b.n	8002558 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 800250e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002518:	4413      	add	r3, r2
 800251a:	3b78      	subs	r3, #120	; 0x78
 800251c:	ed93 7a00 	vldr	s14, [r3]
 8002520:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	33b0      	adds	r3, #176	; 0xb0
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	edd3 7a00 	vldr	s15, [r3]
 8002530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	dd0e      	ble.n	8002558 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 800253a:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800253e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	32b0      	adds	r2, #176	; 0xb0
 8002546:	0092      	lsls	r2, r2, #2
 8002548:	440a      	add	r2, r1
 800254a:	6812      	ldr	r2, [r2, #0]
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002552:	440b      	add	r3, r1
 8002554:	3b78      	subs	r3, #120	; 0x78
 8002556:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002558:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800255c:	3301      	adds	r3, #1
 800255e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002562:	e7aa      	b.n	80024ba <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f203 23be 	addw	r3, r3, #702	; 0x2be
 800256a:	4618      	mov	r0, r3
 800256c:	f001 fca6 	bl	8003ebc <_ZN12RotarySwitch8getValueEv>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	bf0c      	ite	eq
 8002576:	2301      	moveq	r3, #1
 8002578:	2300      	movne	r3, #0
 800257a:	b2db      	uxtb	r3, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	d009      	beq.n	8002594 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002586:	2201      	movs	r2, #1
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff fd61 	bl	8002054 <_ZN3LED2LREaa>
 8002592:	e781      	b.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800259a:	2200      	movs	r2, #0
 800259c:	f04f 31ff 	mov.w	r1, #4294967295
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fd57 	bl	8002054 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80025a6:	e777      	b.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025a8:	2300      	movs	r3, #0
 80025aa:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80025ae:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025b2:	2b0d      	cmp	r3, #13
 80025b4:	d826      	bhi.n	8002604 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 80025b6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025c0:	4413      	add	r3, r2
 80025c2:	3b40      	subs	r3, #64	; 0x40
 80025c4:	ed93 7a00 	vldr	s14, [r3]
 80025c8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025d2:	4413      	add	r3, r2
 80025d4:	3b78      	subs	r3, #120	; 0x78
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025de:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025e2:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002650 <_ZN10LineSensor11calibrationEv+0x23c>
 80025e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	3392      	adds	r3, #146	; 0x92
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	3304      	adds	r3, #4
 80025f4:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025f8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025fc:	3301      	adds	r3, #1
 80025fe:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002602:	e7d4      	b.n	80025ae <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002604:	2300      	movs	r3, #0
 8002606:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800260a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800260e:	2b0d      	cmp	r3, #13
 8002610:	d815      	bhi.n	800263e <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 8002612:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8002616:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800261a:	0092      	lsls	r2, r2, #2
 800261c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002620:	440a      	add	r2, r1
 8002622:	3a78      	subs	r2, #120	; 0x78
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	33a0      	adds	r3, #160	; 0xa0
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	3304      	adds	r3, #4
 8002630:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002632:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002636:	3301      	adds	r3, #1
 8002638:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800263c:	e7e5      	b.n	800260a <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 800263e:	bf00      	nop
 8002640:	3780      	adds	r7, #128	; 0x80
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	0801785c 	.word	0x0801785c
 800264c:	08017868 	.word	0x08017868
 8002650:	447a0000 	.word	0x447a0000

08002654 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002654:	b480      	push	{r7}
 8002656:	b089      	sub	sp, #36	; 0x24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	83fb      	strh	r3, [r7, #30]
	static uint16_t cnt = 0;
	static bool flag = false;

	for(const auto & s : sensor){
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002666:	617b      	str	r3, [r7, #20]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	3338      	adds	r3, #56	; 0x38
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	429a      	cmp	r2, r3
 8002678:	d012      	beq.n	80026a0 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	60fb      	str	r3, [r7, #12]
		if(s >= 700) out_cnt++;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	edd3 7a00 	vldr	s15, [r3]
 8002684:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80026f4 <_ZN10LineSensor13emergencyStopEv+0xa0>
 8002688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002690:	db02      	blt.n	8002698 <_ZN10LineSensor13emergencyStopEv+0x44>
 8002692:	8bfb      	ldrh	r3, [r7, #30]
 8002694:	3301      	adds	r3, #1
 8002696:	83fb      	strh	r3, [r7, #30]
	for(const auto & s : sensor){
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	3304      	adds	r3, #4
 800269c:	61bb      	str	r3, [r7, #24]
 800269e:	e7e8      	b.n	8002672 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	if(out_cnt >= AD_DATA_SIZE){
 80026a0:	8bfb      	ldrh	r3, [r7, #30]
 80026a2:	2b0d      	cmp	r3, #13
 80026a4:	d906      	bls.n	80026b4 <_ZN10LineSensor13emergencyStopEv+0x60>
		cnt++;
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	3301      	adds	r3, #1
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026b0:	801a      	strh	r2, [r3, #0]
 80026b2:	e002      	b.n	80026ba <_ZN10LineSensor13emergencyStopEv+0x66>
	}
	else{
		cnt = 0;
 80026b4:	4b10      	ldr	r3, [pc, #64]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 50){
 80026ba:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	2b31      	cmp	r3, #49	; 0x31
 80026c0:	d903      	bls.n	80026ca <_ZN10LineSensor13emergencyStopEv+0x76>
		flag = true;
 80026c2:	4b0e      	ldr	r3, [pc, #56]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
 80026c8:	e002      	b.n	80026d0 <_ZN10LineSensor13emergencyStopEv+0x7c>
	}
	else flag = false;
 80026ca:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 80026d0:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	f242 720f 	movw	r2, #9999	; 0x270f
 80026d8:	4293      	cmp	r3, r2
 80026da:	d903      	bls.n	80026e4 <_ZN10LineSensor13emergencyStopEv+0x90>
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026de:	f242 7210 	movw	r2, #10000	; 0x2710
 80026e2:	801a      	strh	r2, [r3, #0]

	return flag;
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026e6:	781b      	ldrb	r3, [r3, #0]

}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3724      	adds	r7, #36	; 0x24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	442f0000 	.word	0x442f0000
 80026f8:	20000258 	.word	0x20000258
 80026fc:	2000025a 	.word	0x2000025a

08002700 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	ed87 0a01 	vstr	s0, [r7, #4]
 800270a:	edd7 7a01 	vldr	s15, [r7, #4]
 800270e:	eef0 7ae7 	vabs.f32	s15, s15
 8002712:	eeb0 0a67 	vmov.f32	s0, s15
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>:

uint16_t mon_store_cnt;
float mon_pdis;
float mon_ave_l, mon_ave_r;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger) :
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0), kp_velo_(0), kd_velo_(0), ki_velo_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0), target_velocity_(0), logging_flag_(false), velocity_play_flag_(false), velocity_table_idx_(0)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	621a      	str	r2, [r3, #32]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	625a      	str	r2, [r3, #36]	; 0x24
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	629a      	str	r2, [r3, #40]	; 0x28
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	631a      	str	r2, [r3, #48]	; 0x30
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	635a      	str	r2, [r3, #52]	; 0x34
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	63da      	str	r2, [r3, #60]	; 0x3c
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	675a      	str	r2, [r3, #116]	; 0x74
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 800278c:	333c      	adds	r3, #60	; 0x3c
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002798:	333e      	adds	r3, #62	; 0x3e
 800279a:	2200      	movs	r2, #0
 800279c:	801a      	strh	r2, [r3, #0]
{
	motor_ = motor;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6a3a      	ldr	r2, [r7, #32]
 80027b4:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ba:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80027c0:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027c6:	61da      	str	r2, [r3, #28]

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80027c8:	2300      	movs	r3, #0
 80027ca:	82fb      	strh	r3, [r7, #22]
 80027cc:	8afb      	ldrh	r3, [r7, #22]
 80027ce:	f241 726f 	movw	r2, #5999	; 0x176f
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d80c      	bhi.n	80027f0 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xd0>
		velocity_table_[i] = 0;
 80027d6:	8afb      	ldrh	r3, [r7, #22]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	331e      	adds	r3, #30
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4413      	add	r3, r2
 80027e0:	3304      	adds	r3, #4
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80027e8:	8afb      	ldrh	r3, [r7, #22]
 80027ea:	3301      	adds	r3, #1
 80027ec:	82fb      	strh	r3, [r7, #22]
 80027ee:	e7ed      	b.n	80027cc <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xac>
	}
}
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4618      	mov	r0, r3
 80027f4:	371c      	adds	r7, #28
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
	...

08002800 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 8002800:	b5b0      	push	{r4, r5, r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
	static float pre_diff;
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002818:	ee37 7a27 	vadd.f32	s14, s14, s15
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002824:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 8002830:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 800283c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002848:	ee37 7a27 	vadd.f32	s14, s14, s15
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 8002854:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 8002868:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002874:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002880:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 800288c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002898:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 80028a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028a8:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80028ac:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	4a1f      	ldr	r2, [pc, #124]	; (8002930 <_ZN9LineTrace9calcErrorEv+0x130>)
 80028b4:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fd fe5d 	bl	8000578 <__aeabi_f2d>
 80028be:	a318      	add	r3, pc, #96	; (adr r3, 8002920 <_ZN9LineTrace9calcErrorEv+0x120>)
 80028c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c4:	f7fd feb0 	bl	8000628 <__aeabi_dmul>
 80028c8:	4603      	mov	r3, r0
 80028ca:	460c      	mov	r4, r1
 80028cc:	4625      	mov	r5, r4
 80028ce:	461c      	mov	r4, r3
 80028d0:	4b18      	ldr	r3, [pc, #96]	; (8002934 <_ZN9LineTrace9calcErrorEv+0x134>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fd fe4f 	bl	8000578 <__aeabi_f2d>
 80028da:	a313      	add	r3, pc, #76	; (adr r3, 8002928 <_ZN9LineTrace9calcErrorEv+0x128>)
 80028dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e0:	f7fd fea2 	bl	8000628 <__aeabi_dmul>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	4620      	mov	r0, r4
 80028ea:	4629      	mov	r1, r5
 80028ec:	f7fd fce6 	bl	80002bc <__adddf3>
 80028f0:	4603      	mov	r3, r0
 80028f2:	460c      	mov	r4, r1
 80028f4:	4618      	mov	r0, r3
 80028f6:	4621      	mov	r1, r4
 80028f8:	f7fe f98e 	bl	8000c18 <__aeabi_d2f>
 80028fc:	4603      	mov	r3, r0
 80028fe:	60fb      	str	r3, [r7, #12]
	mon_diff_lpf = diff;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <_ZN9LineTrace9calcErrorEv+0x138>)
 8002904:	6013      	str	r3, [r2, #0]

	pre_diff = diff;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <_ZN9LineTrace9calcErrorEv+0x134>)
 800290a:	6013      	str	r3, [r2, #0]

	return diff;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	ee07 3a90 	vmov	s15, r3

}
 8002912:	eeb0 0a67 	vmov.f32	s0, s15
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bdb0      	pop	{r4, r5, r7, pc}
 800291c:	f3af 8000 	nop.w
 8002920:	47ae147b 	.word	0x47ae147b
 8002924:	3fb47ae1 	.word	0x3fb47ae1
 8002928:	d70a3d71 	.word	0xd70a3d71
 800292c:	3fed70a3 	.word	0x3fed70a3
 8002930:	2000025c 	.word	0x2000025c
 8002934:	20000270 	.word	0x20000270
 8002938:	20000260 	.word	0x20000260
 800293c:	00000000 	.word	0x00000000

08002940 <_ZN9LineTrace8pidTraceEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pidTrace()
{
 8002940:	b5b0      	push	{r4, r5, r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7ff ff59 	bl	8002800 <_ZN9LineTrace9calcErrorEv>
 800294e:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002958:	2b00      	cmp	r3, #0
 800295a:	d007      	beq.n	800296c <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 800295c:	4b3c      	ldr	r3, [pc, #240]	; (8002a50 <_ZN9LineTrace8pidTraceEv+0x110>)
 800295e:	f04f 0200 	mov.w	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	p = kp_ * diff;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002972:	ed97 7a05 	vldr	s14, [r7, #20]
 8002976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800297a:	edc7 7a04 	vstr	s15, [r7, #16]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002984:	4b33      	ldr	r3, [pc, #204]	; (8002a54 <_ZN9LineTrace8pidTraceEv+0x114>)
 8002986:	edd3 7a00 	vldr	s15, [r3]
 800298a:	edd7 6a05 	vldr	s13, [r7, #20]
 800298e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002996:	ee17 0a90 	vmov	r0, s15
 800299a:	f7fd fded 	bl	8000578 <__aeabi_f2d>
 800299e:	a32a      	add	r3, pc, #168	; (adr r3, 8002a48 <_ZN9LineTrace8pidTraceEv+0x108>)
 80029a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a4:	f7fd ff6a 	bl	800087c <__aeabi_ddiv>
 80029a8:	4603      	mov	r3, r0
 80029aa:	460c      	mov	r4, r1
 80029ac:	4618      	mov	r0, r3
 80029ae:	4621      	mov	r1, r4
 80029b0:	f7fe f932 	bl	8000c18 <__aeabi_d2f>
 80029b4:	4603      	mov	r3, r0
 80029b6:	60fb      	str	r3, [r7, #12]
	i += ki_ * diff * DELTA_T;
 80029b8:	4b25      	ldr	r3, [pc, #148]	; (8002a50 <_ZN9LineTrace8pidTraceEv+0x110>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fd fddb 	bl	8000578 <__aeabi_f2d>
 80029c2:	4604      	mov	r4, r0
 80029c4:	460d      	mov	r5, r1
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80029cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80029d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d4:	ee17 0a90 	vmov	r0, s15
 80029d8:	f7fd fdce 	bl	8000578 <__aeabi_f2d>
 80029dc:	a31a      	add	r3, pc, #104	; (adr r3, 8002a48 <_ZN9LineTrace8pidTraceEv+0x108>)
 80029de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e2:	f7fd fe21 	bl	8000628 <__aeabi_dmul>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4620      	mov	r0, r4
 80029ec:	4629      	mov	r1, r5
 80029ee:	f7fd fc65 	bl	80002bc <__adddf3>
 80029f2:	4603      	mov	r3, r0
 80029f4:	460c      	mov	r4, r1
 80029f6:	4618      	mov	r0, r3
 80029f8:	4621      	mov	r1, r4
 80029fa:	f7fe f90d 	bl	8000c18 <__aeabi_d2f>
 80029fe:	4602      	mov	r2, r0
 8002a00:	4b13      	ldr	r3, [pc, #76]	; (8002a50 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a02:	601a      	str	r2, [r3, #0]

	float rotation_ratio = p + d + i;
 8002a04:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a08:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a10:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a12:	edd3 7a00 	vldr	s15, [r3]
 8002a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a1a:	edc7 7a02 	vstr	s15, [r7, #8]

	//motor_->setRatio(left_ratio, right_ratio);
	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002a28:	edd7 0a02 	vldr	s1, [r7, #8]
 8002a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a30:	4610      	mov	r0, r2
 8002a32:	f001 fdb1 	bl	8004598 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002a36:	4a07      	ldr	r2, [pc, #28]	; (8002a54 <_ZN9LineTrace8pidTraceEv+0x114>)
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	6013      	str	r3, [r2, #0]

}
 8002a3c:	bf00      	nop
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bdb0      	pop	{r4, r5, r7, pc}
 8002a44:	f3af 8000 	nop.w
 8002a48:	d2f1a9fc 	.word	0xd2f1a9fc
 8002a4c:	3f50624d 	.word	0x3f50624d
 8002a50:	20000278 	.word	0x20000278
 8002a54:	20000274 	.word	0x20000274

08002a58 <_ZN9LineTrace11loggerStartEv>:
	monitor_target_omega = target_omega;
	monitor_r = r;
}

void LineTrace::loggerStart()
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalCnt();
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fe fd17 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
	odometry_->clearPotition();
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f001 f876 	bl	8003b60 <_ZN8Odometry13clearPotitionEv>
	//logger_->start();

	logging_flag_ = true;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
}
 8002a7c:	bf00      	nop
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f000 fe0d 	bl	80036b0 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
}
 8002a9e:	bf00      	nop
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b087      	sub	sp, #28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2]) / 3;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002ac0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002acc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ad0:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002ad4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ad8:	edc7 7a04 	vstr	s15, [r7, #16]
	float sensor_edge_val_r = (line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 3;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	ed93 7abb 	vldr	s14, [r3, #748]	; 0x2ec
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002aec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002af8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002afc:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002b00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b04:	edc7 7a03 	vstr	s15, [r7, #12]
	bool flag = false;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	75fb      	strb	r3, [r7, #23]
	mon_ave_l = sensor_edge_val_l;
 8002b0c:	4a17      	ldr	r2, [pc, #92]	; (8002b6c <_ZN9LineTrace11isCrossLineEv+0xc4>)
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8002b12:	4a17      	ldr	r2, [pc, #92]	; (8002b70 <_ZN9LineTrace11isCrossLineEv+0xc8>)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6013      	str	r3, [r2, #0]

	if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 8002b18:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b1c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b74 <_ZN9LineTrace11isCrossLineEv+0xcc>
 8002b20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b28:	d50f      	bpl.n	8002b4a <_ZN9LineTrace11isCrossLineEv+0xa2>
 8002b2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b2e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002b74 <_ZN9LineTrace11isCrossLineEv+0xcc>
 8002b32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3a:	d506      	bpl.n	8002b4a <_ZN9LineTrace11isCrossLineEv+0xa2>
		cnt++;
 8002b3c:	4b0e      	ldr	r3, [pc, #56]	; (8002b78 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	4b0c      	ldr	r3, [pc, #48]	; (8002b78 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b46:	801a      	strh	r2, [r3, #0]
 8002b48:	e002      	b.n	8002b50 <_ZN9LineTrace11isCrossLineEv+0xa8>
	}
	else{
		cnt = 0;
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 8002b50:	4b09      	ldr	r3, [pc, #36]	; (8002b78 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b52:	881b      	ldrh	r3, [r3, #0]
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <_ZN9LineTrace11isCrossLineEv+0xb4>
		flag = true;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	75fb      	strb	r3, [r7, #23]
		//cnt = 0;
	}

	return flag;
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	371c      	adds	r7, #28
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	20000268 	.word	0x20000268
 8002b70:	2000026c 	.word	0x2000026c
 8002b74:	44160000 	.word	0x44160000
 8002b78:	2000027c 	.word	0x2000027c

08002b7c <_ZN9LineTrace15radius2VelocityEf>:
	if(theta == 0) theta = 0.000001;
	return distance / theta;
}

float LineTrace::radius2Velocity(float radius)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(radius < 130) velocity = 0.5;
 8002b88:	edd7 7a00 	vldr	s15, [r7]
 8002b8c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002bd8 <_ZN9LineTrace15radius2VelocityEf+0x5c>
 8002b90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b98:	d503      	bpl.n	8002ba2 <_ZN9LineTrace15radius2VelocityEf+0x26>
 8002b9a:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	e00f      	b.n	8002bc2 <_ZN9LineTrace15radius2VelocityEf+0x46>
	else if(radius < 250) velocity = 0.5;
 8002ba2:	edd7 7a00 	vldr	s15, [r7]
 8002ba6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002bdc <_ZN9LineTrace15radius2VelocityEf+0x60>
 8002baa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb2:	d503      	bpl.n	8002bbc <_ZN9LineTrace15radius2VelocityEf+0x40>
 8002bb4:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	e002      	b.n	8002bc2 <_ZN9LineTrace15radius2VelocityEf+0x46>
	else velocity = 1.0;
 8002bbc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002bc0:	60fb      	str	r3, [r7, #12]

	return velocity;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	ee07 3a90 	vmov	s15, r3
}
 8002bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	43020000 	.word	0x43020000
 8002bdc:	437a0000 	.word	0x437a0000

08002be0 <_ZN9LineTrace20createVelocityTabeleEv>:
void LineTrace::createVelocityTabele()
{
 8002be0:	b590      	push	{r4, r7, lr}
 8002be2:	b08b      	sub	sp, #44	; 0x2c
 8002be4:	af02      	add	r7, sp, #8
 8002be6:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	69d8      	ldr	r0, [r3, #28]
 8002bec:	4b33      	ldr	r3, [pc, #204]	; (8002cbc <_ZN9LineTrace20createVelocityTabeleEv+0xdc>)
 8002bee:	4a34      	ldr	r2, [pc, #208]	; (8002cc0 <_ZN9LineTrace20createVelocityTabeleEv+0xe0>)
 8002bf0:	4934      	ldr	r1, [pc, #208]	; (8002cc4 <_ZN9LineTrace20createVelocityTabeleEv+0xe4>)
 8002bf2:	f000 fcb2 	bl	800355a <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 fc45 	bl	800348a <_ZN6Logger23getDistanceArrayPointerEv>
 8002c00:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 fc4d 	bl	80034a6 <_ZN6Logger20getThetaArrayPointerEv>
 8002c0c:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c0e:	2300      	movs	r3, #0
 8002c10:	837b      	strh	r3, [r7, #26]
 8002c12:	8b7b      	ldrh	r3, [r7, #26]
 8002c14:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d83f      	bhi.n	8002c9c <_ZN9LineTrace20createVelocityTabeleEv+0xbc>
		temp_distance = p_distance[i];
 8002c1c:	8b7b      	ldrh	r3, [r7, #26]
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4413      	add	r3, r2
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002c28:	8b7b      	ldrh	r3, [r7, #26]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4413      	add	r3, r2
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002c34:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c38:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c40:	d101      	bne.n	8002c46 <_ZN9LineTrace20createVelocityTabeleEv+0x66>
 8002c42:	4b21      	ldr	r3, [pc, #132]	; (8002cc8 <_ZN9LineTrace20createVelocityTabeleEv+0xe8>)
 8002c44:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002c46:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c4e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002c52:	eeb0 0a66 	vmov.f32	s0, s13
 8002c56:	f7ff fd53 	bl	8002700 <_ZSt3absf>
 8002c5a:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002c5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c62:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002ccc <_ZN9LineTrace20createVelocityTabeleEv+0xec>
 8002c66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6e:	db01      	blt.n	8002c74 <_ZN9LineTrace20createVelocityTabeleEv+0x94>
 8002c70:	4b17      	ldr	r3, [pc, #92]	; (8002cd0 <_ZN9LineTrace20createVelocityTabeleEv+0xf0>)
 8002c72:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002c74:	8b7c      	ldrh	r4, [r7, #26]
 8002c76:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff ff7e 	bl	8002b7c <_ZN9LineTrace15radius2VelocityEf>
 8002c80:	eef0 7a40 	vmov.f32	s15, s0
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	f104 031e 	add.w	r3, r4, #30
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4413      	add	r3, r2
 8002c8e:	3304      	adds	r3, #4
 8002c90:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c94:	8b7b      	ldrh	r3, [r7, #26]
 8002c96:	3301      	adds	r3, #1
 8002c98:	837b      	strh	r3, [r7, #26]
 8002c9a:	e7ba      	b.n	8002c12 <_ZN9LineTrace20createVelocityTabeleEv+0x32>
		//velocity_table_[i] = radius;
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	f241 7270 	movw	r2, #6000	; 0x1770
 8002cac:	4909      	ldr	r1, [pc, #36]	; (8002cd4 <_ZN9LineTrace20createVelocityTabeleEv+0xf4>)
 8002cae:	4805      	ldr	r0, [pc, #20]	; (8002cc4 <_ZN9LineTrace20createVelocityTabeleEv+0xe4>)
 8002cb0:	f7fe fc9a 	bl	80015e8 <sd_write_array_float>

}
 8002cb4:	bf00      	nop
 8002cb6:	3724      	adds	r7, #36	; 0x24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd90      	pop	{r4, r7, pc}
 8002cbc:	080178ac 	.word	0x080178ac
 8002cc0:	080178b8 	.word	0x080178b8
 8002cc4:	080178c8 	.word	0x080178c8
 8002cc8:	3727c5ac 	.word	0x3727c5ac
 8002ccc:	459c4000 	.word	0x459c4000
 8002cd0:	459c4000 	.word	0x459c4000
 8002cd4:	080178d4 	.word	0x080178d4

08002cd8 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true && encoder_->getTotalDistance() >= 10){
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002ce6:	333c      	adds	r3, #60	; 0x3c
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00f      	beq.n	8002d0e <_ZN9LineTrace20updateTargetVelocityEv+0x36>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7fe fb91 	bl	800141a <_ZN7Encoder16getTotalDistanceEv>
 8002cf8:	eeb0 7a40 	vmov.f32	s14, s0
 8002cfc:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8002d00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d08:	db01      	blt.n	8002d0e <_ZN9LineTrace20updateTargetVelocityEv+0x36>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <_ZN9LineTrace20updateTargetVelocityEv+0x38>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d026      	beq.n	8002d62 <_ZN9LineTrace20updateTargetVelocityEv+0x8a>
		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002d1a:	333e      	adds	r3, #62	; 0x3e
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	331e      	adds	r3, #30
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	4413      	add	r3, r2
 8002d26:	3304      	adds	r3, #4
 8002d28:	edd3 7a00 	vldr	s15, [r3]
 8002d2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f8a4 	bl	8002e7e <_ZN9LineTrace17setTargetVelocityEf>
		encoder_->clearTotalCnt();
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7fe fbac 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
		odometry_->clearPotition();
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f000 ff0b 	bl	8003b60 <_ZN8Odometry13clearPotitionEv>
		velocity_table_idx_++;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002d50:	333e      	adds	r3, #62	; 0x3e
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	3301      	adds	r3, #1
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002d5e:	333e      	adds	r3, #62	; 0x3e
 8002d60:	801a      	strh	r2, [r3, #0]
	}

}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
	...

08002d6c <_ZN9LineTrace4initEv>:

// -------public---------- //
void LineTrace::init()
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8002d74:	f107 0314 	add.w	r3, r7, #20
 8002d78:	2201      	movs	r2, #1
 8002d7a:	4912      	ldr	r1, [pc, #72]	; (8002dc4 <_ZN9LineTrace4initEv+0x58>)
 8002d7c:	4812      	ldr	r0, [pc, #72]	; (8002dc8 <_ZN9LineTrace4initEv+0x5c>)
 8002d7e:	f7fe fc99 	bl	80016b4 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8002d82:	f107 0310 	add.w	r3, r7, #16
 8002d86:	2201      	movs	r2, #1
 8002d88:	4910      	ldr	r1, [pc, #64]	; (8002dcc <_ZN9LineTrace4initEv+0x60>)
 8002d8a:	480f      	ldr	r0, [pc, #60]	; (8002dc8 <_ZN9LineTrace4initEv+0x5c>)
 8002d8c:	f7fe fc92 	bl	80016b4 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8002d90:	f107 030c 	add.w	r3, r7, #12
 8002d94:	2201      	movs	r2, #1
 8002d96:	490e      	ldr	r1, [pc, #56]	; (8002dd0 <_ZN9LineTrace4initEv+0x64>)
 8002d98:	480b      	ldr	r0, [pc, #44]	; (8002dc8 <_ZN9LineTrace4initEv+0x5c>)
 8002d9a:	f7fe fc8b 	bl	80016b4 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8002d9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002da2:	ed97 7a04 	vldr	s14, [r7, #16]
 8002da6:	edd7 6a03 	vldr	s13, [r7, #12]
 8002daa:	eeb0 1a66 	vmov.f32	s2, s13
 8002dae:	eef0 0a47 	vmov.f32	s1, s14
 8002db2:	eeb0 0a67 	vmov.f32	s0, s15
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 f80c 	bl	8002dd4 <_ZN9LineTrace7setGainEfff>

}
 8002dbc:	bf00      	nop
 8002dbe:	3718      	adds	r7, #24
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	080178e4 	.word	0x080178e4
 8002dc8:	080178ec 	.word	0x080178ec
 8002dcc:	080178f4 	.word	0x080178f4
 8002dd0:	080178fc 	.word	0x080178fc

08002dd4 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	ed87 0a02 	vstr	s0, [r7, #8]
 8002de0:	edc7 0a01 	vstr	s1, [r7, #4]
 8002de4:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	621a      	str	r2, [r3, #32]
	ki_ = ki;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	629a      	str	r2, [r3, #40]	; 0x28
	kd_ = kd;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002dfa:	bf00      	nop
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <_ZN9LineTrace5getKpEv>:
	ki_velo_ = ki;
	kd_velo_ = kd;
}

float LineTrace::getKp()
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
	return kp_;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	ee07 3a90 	vmov	s15, r3
}
 8002e16:	eeb0 0a67 	vmov.f32	s0, s15
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
	return ki_;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e30:	ee07 3a90 	vmov	s15, r3
}
 8002e34:	eeb0 0a67 	vmov.f32	s0, s15
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr

08002e42 <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
	return kd_;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	ee07 3a90 	vmov	s15, r3
}
 8002e52:	eeb0 0a67 	vmov.f32	s0, s15
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <_ZN9LineTrace14setNormalRatioEf>:
{
	return kd_velo_;
}

void LineTrace::setNormalRatio(float ratio)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
 8002e86:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d056      	beq.n	8002f5c <_ZN9LineTrace4flipEv+0xc0>
		// ---- line following processing -----//
		pidTrace();
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff fd46 	bl	8002940 <_ZN9LineTrace8pidTraceEv>
		//pidAngularVelocityTrace();
		//steeringAngleTrace();

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff ff0f 	bl	8002cd8 <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff fdf4 	bl	8002aa8 <_ZN9LineTrace11isCrossLineEv>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d011      	beq.n	8002eea <_ZN9LineTrace4flipEv+0x4e>
			led_.LR(1, -1);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	330c      	adds	r3, #12
 8002eca:	f04f 32ff 	mov.w	r2, #4294967295
 8002ece:	2101      	movs	r1, #1
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff f8bf 	bl	8002054 <_ZN3LED2LREaa>
			side_sensor_->enableIgnore();
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f001 f8f4 	bl	80040c8 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7fe fafc 	bl	80014e2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
		}
		else{
		}
		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 200){
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f001 f904 	bl	80040fc <_ZN10SideSensor13getIgnoreFlagEv>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00f      	beq.n	8002f1a <_ZN9LineTrace4flipEv+0x7e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fe fae0 	bl	80014c4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8002f04:	eeb0 7a40 	vmov.f32	s14, s0
 8002f08:	eddf 7a16 	vldr	s15, [pc, #88]	; 8002f64 <_ZN9LineTrace4flipEv+0xc8>
 8002f0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f14:	db01      	blt.n	8002f1a <_ZN9LineTrace4flipEv+0x7e>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <_ZN9LineTrace4flipEv+0x80>
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00c      	beq.n	8002f3a <_ZN9LineTrace4flipEv+0x9e>
			side_sensor_->disableIgnore();
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f001 f8dc 	bl	80040e2 <_ZN10SideSensor13disableIgnoreEv>
			led_.LR(0, -1);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	330c      	adds	r3, #12
 8002f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff f88d 	bl	8002054 <_ZN3LED2LREaa>
		}

		// ----- emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff fb88 	bl	8002654 <_ZN10LineSensor13emergencyStopEv>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d008      	beq.n	8002f5c <_ZN9LineTrace4flipEv+0xc0>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	eddf 0a06 	vldr	s1, [pc, #24]	; 8002f68 <_ZN9LineTrace4flipEv+0xcc>
 8002f52:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8002f68 <_ZN9LineTrace4flipEv+0xcc>
 8002f56:	4618      	mov	r0, r3
 8002f58:	f001 fb1e 	bl	8004598 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
		}
		else{
			//led_.LR(0, -1);
		}
	}
}
 8002f5c:	bf00      	nop
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	43480000 	.word	0x43480000
 8002f68:	00000000 	.word	0x00000000

08002f6c <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	i_reset_flag_ = true;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	velocity_ctrl_->start();
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f001 fb5e 	bl	800464a <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f001 f888 	bl	80040a8 <_ZN10SideSensor17resetWhiteLineCntEv>
}
 8002f98:	bf00      	nop
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	velocity_ctrl_->stop();
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f001 fb5b 	bl	8004670 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	330c      	adds	r3, #12
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff f845 	bl	8002054 <_ZN3LED2LREaa>
	logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69d8      	ldr	r0, [r3, #28]
 8002fce:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <_ZN9LineTrace4stopEv+0x5c>)
 8002fd0:	4a0b      	ldr	r2, [pc, #44]	; (8003000 <_ZN9LineTrace4stopEv+0x60>)
 8002fd2:	490c      	ldr	r1, [pc, #48]	; (8003004 <_ZN9LineTrace4stopEv+0x64>)
 8002fd4:	f000 fa9e 	bl	8003514 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
	led_.LR(-1, 0);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	330c      	adds	r3, #12
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f04f 31ff 	mov.w	r1, #4294967295
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff f836 	bl	8002054 <_ZN3LED2LREaa>
	logger_->resetLogs();
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 fad2 	bl	8003596 <_ZN6Logger9resetLogsEv>
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	080178ac 	.word	0x080178ac
 8003000:	080178b8 	.word	0x080178b8
 8003004:	080178c8 	.word	0x080178c8

08003008 <_ZN9LineTrace7runningEv>:

void LineTrace::running()
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8003010:	2300      	movs	r3, #0
 8003012:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 8003014:	2300      	movs	r3, #0
 8003016:	737b      	strb	r3, [r7, #13]
	start();
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ffa7 	bl	8002f6c <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 800301e:	7b7b      	ldrb	r3, [r7, #13]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d15f      	bne.n	80030e4 <_ZN9LineTrace7runningEv+0xdc>
		switch(stage){
 8003024:	89fb      	ldrh	r3, [r7, #14]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <_ZN9LineTrace7runningEv+0x28>
 800302a:	2b0a      	cmp	r3, #10
 800302c:	d034      	beq.n	8003098 <_ZN9LineTrace7runningEv+0x90>
 800302e:	e058      	b.n	80030e2 <_ZN9LineTrace7runningEv+0xda>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	4618      	mov	r0, r3
 8003036:	f001 f82b 	bl	8004090 <_ZN10SideSensor16getWhiteLineCntREv>
 800303a:	4603      	mov	r3, r0
 800303c:	2b01      	cmp	r3, #1
 800303e:	bf0c      	ite	eq
 8003040:	2301      	moveq	r3, #1
 8003042:	2300      	movne	r3, #0
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d048      	beq.n	80030dc <_ZN9LineTrace7runningEv+0xd4>
				if(mode_selector_ == 1){
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8003050:	3340      	adds	r3, #64	; 0x40
 8003052:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d103      	bne.n	8003062 <_ZN9LineTrace7runningEv+0x5a>
					loggerStart();
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff fcfc 	bl	8002a58 <_ZN9LineTrace11loggerStartEv>
 8003060:	e00a      	b.n	8003078 <_ZN9LineTrace7runningEv+0x70>
				}
				else if(mode_selector_ == 2){
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8003068:	3340      	adds	r3, #64	; 0x40
 800306a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d102      	bne.n	8003078 <_ZN9LineTrace7runningEv+0x70>
					startVelocityPlay();
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f892 	bl	800319c <_ZN9LineTrace17startVelocityPlayEv>

				}
				encoder_->clearCrossLineIgnoreDistance();
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	4618      	mov	r0, r3
 800307e:	f7fe fa30 	bl	80014e2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				led_.LR(1, -1);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	330c      	adds	r3, #12
 8003086:	f04f 32ff 	mov.w	r2, #4294967295
 800308a:	2101      	movs	r1, #1
 800308c:	4618      	mov	r0, r3
 800308e:	f7fe ffe1 	bl	8002054 <_ZN3LED2LREaa>
				stage = 10;
 8003092:	230a      	movs	r3, #10
 8003094:	81fb      	strh	r3, [r7, #14]
			}

			break;
 8003096:	e021      	b.n	80030dc <_ZN9LineTrace7runningEv+0xd4>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	4618      	mov	r0, r3
 800309e:	f000 fff7 	bl	8004090 <_ZN10SideSensor16getWhiteLineCntREv>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	bf0c      	ite	eq
 80030a8:	2301      	moveq	r3, #1
 80030aa:	2300      	movne	r3, #0
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d016      	beq.n	80030e0 <_ZN9LineTrace7runningEv+0xd8>
				loggerStop();
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7ff fce6 	bl	8002a84 <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f000 f887 	bl	80031cc <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 80030be:	2064      	movs	r0, #100	; 0x64
 80030c0:	f004 fc38 	bl	8007934 <HAL_Delay>

				setTargetVelocity(0);
 80030c4:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 80030f4 <_ZN9LineTrace7runningEv+0xec>
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7ff fed8 	bl	8002e7e <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 80030ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80030d2:	f004 fc2f 	bl	8007934 <HAL_Delay>

				goal_flag = true;
 80030d6:	2301      	movs	r3, #1
 80030d8:	737b      	strb	r3, [r7, #13]

			}

			break;
 80030da:	e001      	b.n	80030e0 <_ZN9LineTrace7runningEv+0xd8>
			break;
 80030dc:	bf00      	nop
 80030de:	e79e      	b.n	800301e <_ZN9LineTrace7runningEv+0x16>
			break;
 80030e0:	bf00      	nop
	while(goal_flag == false){
 80030e2:	e79c      	b.n	800301e <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ff5b 	bl	8002fa0 <_ZN9LineTrace4stopEv>
}
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	00000000 	.word	0x00000000

080030f8 <_ZN9LineTrace9storeLogsEv>:

void LineTrace::storeLogs()
{
 80030f8:	b590      	push	{r4, r7, lr}
 80030fa:	ed2d 8b02 	vpush	{d8}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true && encoder_->getTotalDistance() >= 10){
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00f      	beq.n	800312e <_ZN9LineTrace9storeLogsEv+0x36>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	4618      	mov	r0, r3
 8003114:	f7fe f981 	bl	800141a <_ZN7Encoder16getTotalDistanceEv>
 8003118:	eeb0 7a40 	vmov.f32	s14, s0
 800311c:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8003120:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003128:	db01      	blt.n	800312e <_ZN9LineTrace9storeLogsEv+0x36>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <_ZN9LineTrace9storeLogsEv+0x38>
 800312e:	2300      	movs	r3, #0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d02b      	beq.n	800318c <_ZN9LineTrace9storeLogsEv+0x94>
		logger_->storeDistanceAndTheta(encoder_->getTotalDistance(), odometry_->getTheta());
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	69dc      	ldr	r4, [r3, #28]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	4618      	mov	r0, r3
 800313e:	f7fe f96c 	bl	800141a <_ZN7Encoder16getTotalDistanceEv>
 8003142:	eeb0 8a40 	vmov.f32	s16, s0
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fcf7 	bl	8003b3e <_ZN8Odometry8getThetaEv>
 8003150:	ec53 2b10 	vmov	r2, r3, d0
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f7fd fd5e 	bl	8000c18 <__aeabi_d2f>
 800315c:	4603      	mov	r3, r0
 800315e:	ee00 3a90 	vmov	s1, r3
 8003162:	eeb0 0a48 	vmov.f32	s0, s16
 8003166:	4620      	mov	r0, r4
 8003168:	f000 f947 	bl	80033fa <_ZN6Logger21storeDistanceAndThetaEff>
		encoder_->clearTotalCnt();
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	4618      	mov	r0, r3
 8003172:	f7fe f991 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
		odometry_->clearPotition();
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	4618      	mov	r0, r3
 800317c:	f000 fcf0 	bl	8003b60 <_ZN8Odometry13clearPotitionEv>
		mon_store_cnt++;
 8003180:	4b05      	ldr	r3, [pc, #20]	; (8003198 <_ZN9LineTrace9storeLogsEv+0xa0>)
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	3301      	adds	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	4b03      	ldr	r3, [pc, #12]	; (8003198 <_ZN9LineTrace9storeLogsEv+0xa0>)
 800318a:	801a      	strh	r2, [r3, #0]
	}
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	ecbd 8b02 	vpop	{d8}
 8003196:	bd90      	pop	{r4, r7, pc}
 8003198:	20000264 	.word	0x20000264

0800319c <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalCnt();
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fe f975 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
	odometry_->clearPotition();
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 fcd4 	bl	8003b60 <_ZN8Odometry13clearPotitionEv>
	velocity_play_flag_ = true;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80031be:	333c      	adds	r3, #60	; 0x3c
 80031c0:	2201      	movs	r2, #1
 80031c2:	701a      	strb	r2, [r3, #0]
}
 80031c4:	bf00      	nop
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80031da:	333c      	adds	r3, #60	; 0x3c
 80031dc:	2200      	movs	r2, #0
 80031de:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80031e6:	333e      	adds	r3, #62	; 0x3e
 80031e8:	2200      	movs	r2, #0
 80031ea:	801a      	strh	r2, [r3, #0]
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <_ZN9LineTrace7setModeEs>:

void LineTrace::setMode(int16_t mode)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 800320a:	3340      	adds	r3, #64	; 0x40
 800320c:	887a      	ldrh	r2, [r7, #2]
 800320e:	801a      	strh	r2, [r3, #0]
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_dis_(0){}
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800322a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003238:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 800323c:	2200      	movs	r2, #0
 800323e:	801a      	strh	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003246:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800324a:	2200      	movs	r2, #0
 800324c:	801a      	strh	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003254:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003258:	2200      	movs	r2, #0
 800325a:	801a      	strh	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4618      	mov	r0, r3
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
	...

0800326c <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8003274:	2300      	movs	r3, #0
 8003276:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8003278:	f7fe faa8 	bl	80017cc <sd_mount>
 800327c:	4603      	mov	r3, r0
 800327e:	2b01      	cmp	r3, #1
 8003280:	bf0c      	ite	eq
 8003282:	2301      	moveq	r3, #1
 8003284:	2300      	movne	r3, #0
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d016      	beq.n	80032ba <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 800328c:	f7fd ff08 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8003290:	2100      	movs	r1, #0
 8003292:	2000      	movs	r0, #0
 8003294:	f7fd ff14 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8003298:	4815      	ldr	r0, [pc, #84]	; (80032f0 <_ZN6Logger10sdCardInitEv+0x84>)
 800329a:	f7fd ff3b 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800329e:	2101      	movs	r1, #1
 80032a0:	2000      	movs	r0, #0
 80032a2:	f7fd ff0d 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 80032a6:	4813      	ldr	r0, [pc, #76]	; (80032f4 <_ZN6Logger10sdCardInitEv+0x88>)
 80032a8:	f7fd ff34 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 80032ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032b0:	f004 fb40 	bl	8007934 <HAL_Delay>

	  ret = true;
 80032b4:	2301      	movs	r3, #1
 80032b6:	73fb      	strb	r3, [r7, #15]
 80032b8:	e015      	b.n	80032e6 <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 80032ba:	f7fd fef1 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80032be:	2100      	movs	r1, #0
 80032c0:	2000      	movs	r0, #0
 80032c2:	f7fd fefd 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80032c6:	480a      	ldr	r0, [pc, #40]	; (80032f0 <_ZN6Logger10sdCardInitEv+0x84>)
 80032c8:	f7fd ff24 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80032cc:	2101      	movs	r1, #1
 80032ce:	2000      	movs	r0, #0
 80032d0:	f7fd fef6 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 80032d4:	4808      	ldr	r0, [pc, #32]	; (80032f8 <_ZN6Logger10sdCardInitEv+0x8c>)
 80032d6:	f7fd ff1d 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 80032da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032de:	f004 fb29 	bl	8007934 <HAL_Delay>

	  ret = false;
 80032e2:	2300      	movs	r3, #0
 80032e4:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	08017904 	.word	0x08017904
 80032f4:	08017910 	.word	0x08017910
 80032f8:	08017918 	.word	0x08017918

080032fc <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800330e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d029      	beq.n	800336c <_ZN6Logger8storeLogEf+0x70>
		store_data_float_[log_index_tim_] = data;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800331e:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003322:	881b      	ldrh	r3, [r3, #0]
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	4413      	add	r3, r2
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003334:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	3301      	adds	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003344:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003348:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003350:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003354:	881b      	ldrh	r3, [r3, #0]
 8003356:	f241 3287 	movw	r2, #4999	; 0x1387
 800335a:	4293      	cmp	r3, r2
 800335c:	d906      	bls.n	800336c <_ZN6Logger8storeLogEf+0x70>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003364:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003368:	2200      	movs	r2, #0
 800336a:	801a      	strh	r2, [r3, #0]
	}
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <_ZN6Logger9storeLog2Ef>:
void Logger::storeLog2(float data)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800338a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d02c      	beq.n	80033ee <_ZN6Logger9storeLog2Ef+0x76>
		store_data_float2_[log_index_tim2_] = data;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800339a:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80033a6:	3308      	adds	r3, #8
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80033b6:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	3301      	adds	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80033c6:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80033ca:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80033d2:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80033d6:	881b      	ldrh	r3, [r3, #0]
 80033d8:	f241 3287 	movw	r2, #4999	; 0x1387
 80033dc:	4293      	cmp	r3, r2
 80033de:	d906      	bls.n	80033ee <_ZN6Logger9storeLog2Ef+0x76>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80033e6:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80033ea:	2200      	movs	r2, #0
 80033ec:	801a      	strh	r2, [r3, #0]
	}
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <_ZN6Logger21storeDistanceAndThetaEff>:
{

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b085      	sub	sp, #20
 80033fe:	af00      	add	r7, sp, #0
 8003400:	60f8      	str	r0, [r7, #12]
 8003402:	ed87 0a02 	vstr	s0, [r7, #8]
 8003406:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003410:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003414:	881b      	ldrh	r3, [r3, #0]
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800341c:	3310      	adds	r3, #16
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	4413      	add	r3, r2
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800342c:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003430:	881b      	ldrh	r3, [r3, #0]
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	f503 537a 	add.w	r3, r3, #16000	; 0x3e80
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003446:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	3301      	adds	r3, #1
 800344e:	b29a      	uxth	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003456:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800345a:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003462:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	f241 726f 	movw	r2, #5999	; 0x176f
 800346c:	4293      	cmp	r3, r2
 800346e:	d906      	bls.n	800347e <_ZN6Logger21storeDistanceAndThetaEff+0x84>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003476:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800347a:	2200      	movs	r2, #0
 800347c:	801a      	strh	r2, [r3, #0]
	//}
}
 800347e:	bf00      	nop
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <_ZN6Logger23getDistanceArrayPointerEv>:

const float *Logger::getDistanceArrayPointer()
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8003498:	3340      	adds	r3, #64	; 0x40
}
 800349a:	4618      	mov	r0, r3
 800349c:	370c      	adds	r7, #12
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr

080034a6 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 80034a6:	b480      	push	{r7}
 80034a8:	b083      	sub	sp, #12
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
	return store_theta_;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af02      	add	r7, sp, #8
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	2300      	movs	r3, #0
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	4613      	mov	r3, r2
 80034d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	68b8      	ldr	r0, [r7, #8]
 80034dc:	f7fe f884 	bl	80015e8 <sd_write_array_float>
}
 80034e0:	bf00      	nop
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af02      	add	r7, sp, #8
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80034fa:	3320      	adds	r3, #32
 80034fc:	2200      	movs	r2, #0
 80034fe:	9200      	str	r2, [sp, #0]
 8003500:	f241 3288 	movw	r2, #5000	; 0x1388
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	68b8      	ldr	r0, [r7, #8]
 8003508:	f7fe f86e 	bl	80015e8 <sd_write_array_float>
}
 800350c:	bf00      	nop
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af02      	add	r7, sp, #8
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8003528:	3340      	adds	r3, #64	; 0x40
 800352a:	2200      	movs	r2, #0
 800352c:	9200      	str	r2, [sp, #0]
 800352e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	68b8      	ldr	r0, [r7, #8]
 8003536:	f7fe f857 	bl	80015e8 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f503 427a 	add.w	r2, r3, #64000	; 0xfa00
 8003540:	2300      	movs	r3, #0
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	4613      	mov	r3, r2
 8003546:	f241 7270 	movw	r2, #6000	; 0x1770
 800354a:	6839      	ldr	r1, [r7, #0]
 800354c:	68b8      	ldr	r0, [r7, #8]
 800354e:	f7fe f84b 	bl	80015e8 <sd_write_array_float>
}
 8003552:	bf00      	nop
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b084      	sub	sp, #16
 800355e:	af00      	add	r7, sp, #0
 8003560:	60f8      	str	r0, [r7, #12]
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	607a      	str	r2, [r7, #4]
 8003566:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800356e:	3340      	adds	r3, #64	; 0x40
 8003570:	f241 7270 	movw	r2, #6000	; 0x1770
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	68b8      	ldr	r0, [r7, #8]
 8003578:	f7fe f89c 	bl	80016b4 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 8003582:	f241 7270 	movw	r2, #6000	; 0x1770
 8003586:	6839      	ldr	r1, [r7, #0]
 8003588:	68b8      	ldr	r0, [r7, #8]
 800358a:	f7fe f893 	bl	80016b4 <sd_read_array_float>
}
 800358e:	bf00      	nop
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <_ZN6Logger9resetLogsEv>:
	user_fclose();
}
*/

void Logger::resetLogs()
{
 8003596:	b480      	push	{r7}
 8003598:	b093      	sub	sp, #76	; 0x4c
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
	for(auto &log : store_data_float_){
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	637b      	str	r3, [r7, #52]	; 0x34
 80035a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035a4:	647b      	str	r3, [r7, #68]	; 0x44
 80035a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035a8:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80035ac:	3320      	adds	r3, #32
 80035ae:	633b      	str	r3, [r7, #48]	; 0x30
 80035b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80035b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d009      	beq.n	80035cc <_ZN6Logger9resetLogsEv+0x36>
 80035b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035ba:	62fb      	str	r3, [r7, #44]	; 0x2c
		log = 0;
 80035bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035be:	f04f 0200 	mov.w	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float_){
 80035c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035c6:	3304      	adds	r3, #4
 80035c8:	647b      	str	r3, [r7, #68]	; 0x44
 80035ca:	e7f1      	b.n	80035b0 <_ZN6Logger9resetLogsEv+0x1a>
	}
	for(auto &log : store_data_float2_){
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80035d2:	3320      	adds	r3, #32
 80035d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80035d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d8:	643b      	str	r3, [r7, #64]	; 0x40
 80035da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035dc:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80035e0:	3320      	adds	r3, #32
 80035e2:	627b      	str	r3, [r7, #36]	; 0x24
 80035e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80035e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d009      	beq.n	8003600 <_ZN6Logger9resetLogsEv+0x6a>
 80035ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035ee:	623b      	str	r3, [r7, #32]
		log = 0;
 80035f0:	6a3b      	ldr	r3, [r7, #32]
 80035f2:	f04f 0200 	mov.w	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float2_){
 80035f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035fa:	3304      	adds	r3, #4
 80035fc:	643b      	str	r3, [r7, #64]	; 0x40
 80035fe:	e7f1      	b.n	80035e4 <_ZN6Logger9resetLogsEv+0x4e>
	/*
	for(auto &log : store_data_uint16_){
		log = 0;
	}
	*/
	for(auto &log : store_distance_){
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8003606:	3340      	adds	r3, #64	; 0x40
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003614:	3340      	adds	r3, #64	; 0x40
 8003616:	61bb      	str	r3, [r7, #24]
 8003618:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	429a      	cmp	r2, r3
 800361e:	d009      	beq.n	8003634 <_ZN6Logger9resetLogsEv+0x9e>
 8003620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003622:	617b      	str	r3, [r7, #20]
		log = 0;
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance_){
 800362c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800362e:	3304      	adds	r3, #4
 8003630:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003632:	e7f1      	b.n	8003618 <_ZN6Logger9resetLogsEv+0x82>
	}
	for(auto &log : store_theta_){
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 800363a:	613b      	str	r3, [r7, #16]
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003646:	3340      	adds	r3, #64	; 0x40
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	429a      	cmp	r2, r3
 8003650:	d009      	beq.n	8003666 <_ZN6Logger9resetLogsEv+0xd0>
 8003652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003654:	60bb      	str	r3, [r7, #8]
		log = 0;
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta_){
 800365e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003660:	3304      	adds	r3, #4
 8003662:	63bb      	str	r3, [r7, #56]	; 0x38
 8003664:	e7f1      	b.n	800364a <_ZN6Logger9resetLogsEv+0xb4>
	}

	log_index_tim_ = 0;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800366c:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003670:	2200      	movs	r2, #0
 8003672:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800367a:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800367e:	2200      	movs	r2, #0
 8003680:	801a      	strh	r2, [r3, #0]
}
 8003682:	bf00      	nop
 8003684:	374c      	adds	r7, #76	; 0x4c
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <_ZN6Logger5startEv>:

void Logger::start()
{
 800368e:	b480      	push	{r7}
 8003690:	b083      	sub	sp, #12
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800369c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80036a0:	2201      	movs	r2, #1
 80036a2:	701a      	strb	r2, [r3, #0]
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80036be:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80036c2:	2200      	movs	r2, #0
 80036c4:	701a      	strb	r2, [r3, #0]
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 80036d2:	b480      	push	{r7}
 80036d4:	b083      	sub	sp, #12
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	801a      	strh	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	805a      	strh	r2, [r3, #2]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <_ZN5Motor4initEv>:

void Motor::init()
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80036fc:	2108      	movs	r1, #8
 80036fe:	4805      	ldr	r0, [pc, #20]	; (8003714 <_ZN5Motor4initEv+0x20>)
 8003700:	f009 fae0 	bl	800ccc4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003704:	210c      	movs	r1, #12
 8003706:	4803      	ldr	r0, [pc, #12]	; (8003714 <_ZN5Motor4initEv+0x20>)
 8003708:	f009 fadc 	bl	800ccc4 <HAL_TIM_PWM_Start>

}
 800370c:	bf00      	nop
 800370e:	3708      	adds	r7, #8
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	20035a3c 	.word	0x20035a3c

08003718 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003726:	2b00      	cmp	r3, #0
 8003728:	da0d      	bge.n	8003746 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 800372a:	2200      	movs	r2, #0
 800372c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003730:	481f      	ldr	r0, [pc, #124]	; (80037b0 <_ZN5Motor9motorCtrlEv+0x98>)
 8003732:	f005 fb95 	bl	8008e60 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f9b3 3000 	ldrsh.w	r3, [r3]
 800373c:	b29b      	uxth	r3, r3
 800373e:	425b      	negs	r3, r3
 8003740:	b29b      	uxth	r3, r3
 8003742:	81fb      	strh	r3, [r7, #14]
 8003744:	e00a      	b.n	800375c <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8003746:	2201      	movs	r2, #1
 8003748:	f44f 7100 	mov.w	r1, #512	; 0x200
 800374c:	4818      	ldr	r0, [pc, #96]	; (80037b0 <_ZN5Motor9motorCtrlEv+0x98>)
 800374e:	f005 fb87 	bl	8008e60 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003758:	b29b      	uxth	r3, r3
 800375a:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003762:	2b00      	cmp	r3, #0
 8003764:	da0d      	bge.n	8003782 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8003766:	2201      	movs	r2, #1
 8003768:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800376c:	4810      	ldr	r0, [pc, #64]	; (80037b0 <_ZN5Motor9motorCtrlEv+0x98>)
 800376e:	f005 fb77 	bl	8008e60 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003778:	b29b      	uxth	r3, r3
 800377a:	425b      	negs	r3, r3
 800377c:	b29b      	uxth	r3, r3
 800377e:	81bb      	strh	r3, [r7, #12]
 8003780:	e00a      	b.n	8003798 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8003782:	2200      	movs	r2, #0
 8003784:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003788:	4809      	ldr	r0, [pc, #36]	; (80037b0 <_ZN5Motor9motorCtrlEv+0x98>)
 800378a:	f005 fb69 	bl	8008e60 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003794:	b29b      	uxth	r3, r3
 8003796:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8003798:	89fa      	ldrh	r2, [r7, #14]
 800379a:	4b06      	ldr	r3, [pc, #24]	; (80037b4 <_ZN5Motor9motorCtrlEv+0x9c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 80037a0:	89ba      	ldrh	r2, [r7, #12]
 80037a2:	4b04      	ldr	r3, [pc, #16]	; (80037b4 <_ZN5Motor9motorCtrlEv+0x9c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80037a8:	bf00      	nop
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40020c00 	.word	0x40020c00
 80037b4:	20035a3c 	.word	0x20035a3c

080037b8 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 80037b8:	b590      	push	{r4, r7, lr}
 80037ba:	b087      	sub	sp, #28
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6178      	str	r0, [r7, #20]
 80037c0:	ed87 0b02 	vstr	d0, [r7, #8]
 80037c4:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 80037c8:	f04f 0200 	mov.w	r2, #0
 80037cc:	4b30      	ldr	r3, [pc, #192]	; (8003890 <_ZN5Motor8setRatioEdd+0xd8>)
 80037ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80037d2:	f7fd f9b9 	bl	8000b48 <__aeabi_dcmpgt>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <_ZN5Motor8setRatioEdd+0x30>
 80037dc:	f04f 0300 	mov.w	r3, #0
 80037e0:	4c2b      	ldr	r4, [pc, #172]	; (8003890 <_ZN5Motor8setRatioEdd+0xd8>)
 80037e2:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80037e6:	e00e      	b.n	8003806 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 80037e8:	f04f 0200 	mov.w	r2, #0
 80037ec:	4b29      	ldr	r3, [pc, #164]	; (8003894 <_ZN5Motor8setRatioEdd+0xdc>)
 80037ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80037f2:	f7fd f98b 	bl	8000b0c <__aeabi_dcmplt>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d004      	beq.n	8003806 <_ZN5Motor8setRatioEdd+0x4e>
 80037fc:	f04f 0300 	mov.w	r3, #0
 8003800:	4c24      	ldr	r4, [pc, #144]	; (8003894 <_ZN5Motor8setRatioEdd+0xdc>)
 8003802:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	4b21      	ldr	r3, [pc, #132]	; (8003890 <_ZN5Motor8setRatioEdd+0xd8>)
 800380c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003810:	f7fd f99a 	bl	8000b48 <__aeabi_dcmpgt>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d005      	beq.n	8003826 <_ZN5Motor8setRatioEdd+0x6e>
 800381a:	f04f 0300 	mov.w	r3, #0
 800381e:	4c1c      	ldr	r4, [pc, #112]	; (8003890 <_ZN5Motor8setRatioEdd+0xd8>)
 8003820:	e9c7 3400 	strd	r3, r4, [r7]
 8003824:	e00e      	b.n	8003844 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8003826:	f04f 0200 	mov.w	r2, #0
 800382a:	4b1a      	ldr	r3, [pc, #104]	; (8003894 <_ZN5Motor8setRatioEdd+0xdc>)
 800382c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003830:	f7fd f96c 	bl	8000b0c <__aeabi_dcmplt>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d004      	beq.n	8003844 <_ZN5Motor8setRatioEdd+0x8c>
 800383a:	f04f 0300 	mov.w	r3, #0
 800383e:	4c15      	ldr	r4, [pc, #84]	; (8003894 <_ZN5Motor8setRatioEdd+0xdc>)
 8003840:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8003844:	f04f 0200 	mov.w	r2, #0
 8003848:	4b13      	ldr	r3, [pc, #76]	; (8003898 <_ZN5Motor8setRatioEdd+0xe0>)
 800384a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800384e:	f7fc feeb 	bl	8000628 <__aeabi_dmul>
 8003852:	4603      	mov	r3, r0
 8003854:	460c      	mov	r4, r1
 8003856:	4618      	mov	r0, r3
 8003858:	4621      	mov	r1, r4
 800385a:	f7fd f995 	bl	8000b88 <__aeabi_d2iz>
 800385e:	4603      	mov	r3, r0
 8003860:	b21a      	sxth	r2, r3
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <_ZN5Motor8setRatioEdd+0xe0>)
 800386c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003870:	f7fc feda 	bl	8000628 <__aeabi_dmul>
 8003874:	4603      	mov	r3, r0
 8003876:	460c      	mov	r4, r1
 8003878:	4618      	mov	r0, r3
 800387a:	4621      	mov	r1, r4
 800387c:	f7fd f984 	bl	8000b88 <__aeabi_d2iz>
 8003880:	4603      	mov	r3, r0
 8003882:	b21a      	sxth	r2, r3
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	805a      	strh	r2, [r3, #2]

}
 8003888:	bf00      	nop
 800388a:	371c      	adds	r7, #28
 800388c:	46bd      	mov	sp, r7
 800388e:	bd90      	pop	{r4, r7, pc}
 8003890:	3ff00000 	.word	0x3ff00000
 8003894:	bff00000 	.word	0xbff00000
 8003898:	409c2000 	.word	0x409c2000

0800389c <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 800389c:	b490      	push	{r4, r7}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
 80038a8:	603b      	str	r3, [r7, #0]
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	f04f 0300 	mov.w	r3, #0
 80038b0:	f04f 0400 	mov.w	r4, #0
 80038b4:	e9c2 3404 	strd	r3, r4, [r2, #16]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	f04f 0300 	mov.w	r3, #0
 80038be:	f04f 0400 	mov.w	r4, #0
 80038c2:	e9c2 3406 	strd	r3, r4, [r2, #24]
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	f04f 0300 	mov.w	r3, #0
 80038cc:	f04f 0400 	mov.w	r4, #0
 80038d0:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	f04f 0300 	mov.w	r3, #0
 80038da:	f04f 0400 	mov.w	r4, #0
 80038de:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	f04f 0300 	mov.w	r3, #0
 80038e8:	f04f 0400 	mov.w	r4, #0
 80038ec:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	609a      	str	r2, [r3, #8]
}
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bc90      	pop	{r4, r7}
 800390c:	4770      	bx	lr
	...

08003910 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8003910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003914:	b086      	sub	sp, #24
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe f91a 	bl	8001b58 <_ZN3IMU8getOmegaEv>
 8003924:	ee10 3a10 	vmov	r3, s0
 8003928:	4618      	mov	r0, r3
 800392a:	f7fc fe25 	bl	8000578 <__aeabi_f2d>
 800392e:	4603      	mov	r3, r0
 8003930:	460c      	mov	r4, r1
 8003932:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fd fd5e 	bl	80013fc <_ZN7Encoder11getDistanceEv>
 8003940:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8003944:	a376      	add	r3, pc, #472	; (adr r3, 8003b20 <_ZN8Odometry12calcPotitionEv+0x210>)
 8003946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800394e:	f7fc fe6b 	bl	8000628 <__aeabi_dmul>
 8003952:	4603      	mov	r3, r0
 8003954:	460c      	mov	r4, r1
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f7fc fe08 	bl	8000578 <__aeabi_f2d>
 8003968:	4682      	mov	sl, r0
 800396a:	468b      	mov	fp, r1
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003980:	f7fc ff7c 	bl	800087c <__aeabi_ddiv>
 8003984:	4602      	mov	r2, r0
 8003986:	460b      	mov	r3, r1
 8003988:	4640      	mov	r0, r8
 800398a:	4649      	mov	r1, r9
 800398c:	f7fc fc96 	bl	80002bc <__adddf3>
 8003990:	4602      	mov	r2, r0
 8003992:	460b      	mov	r3, r1
 8003994:	ec43 2b17 	vmov	d7, r2, r3
 8003998:	eeb0 0a47 	vmov.f32	s0, s14
 800399c:	eef0 0a67 	vmov.f32	s1, s15
 80039a0:	f00e fcd6 	bl	8012350 <cos>
 80039a4:	ec53 2b10 	vmov	r2, r3, d0
 80039a8:	4650      	mov	r0, sl
 80039aa:	4659      	mov	r1, fp
 80039ac:	f7fc fe3c 	bl	8000628 <__aeabi_dmul>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4620      	mov	r0, r4
 80039b6:	4629      	mov	r1, r5
 80039b8:	f7fc fc80 	bl	80002bc <__adddf3>
 80039bc:	4603      	mov	r3, r0
 80039be:	460c      	mov	r4, r1
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f7fc fdd3 	bl	8000578 <__aeabi_f2d>
 80039d2:	4682      	mov	sl, r0
 80039d4:	468b      	mov	fp, r1
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80039e2:	f04f 0200 	mov.w	r2, #0
 80039e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039ea:	f7fc ff47 	bl	800087c <__aeabi_ddiv>
 80039ee:	4602      	mov	r2, r0
 80039f0:	460b      	mov	r3, r1
 80039f2:	4640      	mov	r0, r8
 80039f4:	4649      	mov	r1, r9
 80039f6:	f7fc fc61 	bl	80002bc <__adddf3>
 80039fa:	4602      	mov	r2, r0
 80039fc:	460b      	mov	r3, r1
 80039fe:	ec43 2b17 	vmov	d7, r2, r3
 8003a02:	eeb0 0a47 	vmov.f32	s0, s14
 8003a06:	eef0 0a67 	vmov.f32	s1, s15
 8003a0a:	f00e fce5 	bl	80123d8 <sin>
 8003a0e:	ec53 2b10 	vmov	r2, r3, d0
 8003a12:	4650      	mov	r0, sl
 8003a14:	4659      	mov	r1, fp
 8003a16:	f7fc fe07 	bl	8000628 <__aeabi_dmul>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4620      	mov	r0, r4
 8003a20:	4629      	mov	r1, r5
 8003a22:	f7fc fc4b 	bl	80002bc <__adddf3>
 8003a26:	4603      	mov	r3, r0
 8003a28:	460c      	mov	r4, r1
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	4623      	mov	r3, r4
 8003a40:	f7fc fc3c 	bl	80002bc <__adddf3>
 8003a44:	4603      	mov	r3, r0
 8003a46:	460c      	mov	r4, r1
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	ed93 7b08 	vldr	d7, [r3, #32]
 8003a5a:	eeb0 0a47 	vmov.f32	s0, s14
 8003a5e:	eef0 0a67 	vmov.f32	s1, s15
 8003a62:	f00e fc75 	bl	8012350 <cos>
 8003a66:	ec51 0b10 	vmov	r0, r1, d0
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	4b28      	ldr	r3, [pc, #160]	; (8003b10 <_ZN8Odometry12calcPotitionEv+0x200>)
 8003a70:	f7fc fdda 	bl	8000628 <__aeabi_dmul>
 8003a74:	4602      	mov	r2, r0
 8003a76:	460b      	mov	r3, r1
 8003a78:	4620      	mov	r0, r4
 8003a7a:	4629      	mov	r1, r5
 8003a7c:	f7fc fc1e 	bl	80002bc <__adddf3>
 8003a80:	4603      	mov	r3, r0
 8003a82:	460c      	mov	r4, r1
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	ed93 7b08 	vldr	d7, [r3, #32]
 8003a96:	eeb0 0a47 	vmov.f32	s0, s14
 8003a9a:	eef0 0a67 	vmov.f32	s1, s15
 8003a9e:	f00e fc9b 	bl	80123d8 <sin>
 8003aa2:	ec51 0b10 	vmov	r0, r1, d0
 8003aa6:	f04f 0200 	mov.w	r2, #0
 8003aaa:	4b19      	ldr	r3, [pc, #100]	; (8003b10 <_ZN8Odometry12calcPotitionEv+0x200>)
 8003aac:	f7fc fdbc 	bl	8000628 <__aeabi_dmul>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	4629      	mov	r1, r5
 8003ab8:	f7fc fc00 	bl	80002bc <__adddf3>
 8003abc:	4603      	mov	r3, r0
 8003abe:	460c      	mov	r4, r1
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8003acc:	4618      	mov	r0, r3
 8003ace:	4621      	mov	r1, r4
 8003ad0:	f7fd f8a2 	bl	8000c18 <__aeabi_d2f>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	4b0f      	ldr	r3, [pc, #60]	; (8003b14 <_ZN8Odometry12calcPotitionEv+0x204>)
 8003ad8:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	4621      	mov	r1, r4
 8003ae4:	f7fd f898 	bl	8000c18 <__aeabi_d2f>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	4b0b      	ldr	r3, [pc, #44]	; (8003b18 <_ZN8Odometry12calcPotitionEv+0x208>)
 8003aec:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003af4:	4618      	mov	r0, r3
 8003af6:	4621      	mov	r1, r4
 8003af8:	f7fd f88e 	bl	8000c18 <__aeabi_d2f>
 8003afc:	4602      	mov	r2, r0
 8003afe:	4b07      	ldr	r3, [pc, #28]	; (8003b1c <_ZN8Odometry12calcPotitionEv+0x20c>)
 8003b00:	601a      	str	r2, [r3, #0]
}
 8003b02:	bf00      	nop
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b0c:	f3af 8000 	nop.w
 8003b10:	405b8000 	.word	0x405b8000
 8003b14:	20000280 	.word	0x20000280
 8003b18:	20000284 	.word	0x20000284
 8003b1c:	20000288 	.word	0x20000288
 8003b20:	d2f1a9fc 	.word	0xd2f1a9fc
 8003b24:	3f50624d 	.word	0x3f50624d

08003b28 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	calcPotition();
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7ff feed 	bl	8003910 <_ZN8Odometry12calcPotitionEv>
}
 8003b36:	bf00      	nop
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 8003b3e:	b490      	push	{r4, r7}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
	return theta_;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003b4c:	ec44 3b17 	vmov	d7, r3, r4
}
 8003b50:	eeb0 0a47 	vmov.f32	s0, s14
 8003b54:	eef0 0a67 	vmov.f32	s1, s15
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bc90      	pop	{r4, r7}
 8003b5e:	4770      	bx	lr

08003b60 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8003b60:	b490      	push	{r4, r7}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	f04f 0300 	mov.w	r3, #0
 8003b6e:	f04f 0400 	mov.w	r4, #0
 8003b72:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	f04f 0300 	mov.w	r3, #0
 8003b7c:	f04f 0400 	mov.w	r4, #0
 8003b80:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	f04f 0400 	mov.w	r4, #0
 8003b8e:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8003b92:	bf00      	nop
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc90      	pop	{r4, r7}
 8003b9a:	4770      	bx	lr

08003b9c <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8003b9c:	b490      	push	{r4, r7}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	701a      	strb	r2, [r3, #0]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	f04f 0300 	mov.w	r3, #0
 8003bb0:	f04f 0400 	mov.w	r4, #0
 8003bb4:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	f04f 0300 	mov.w	r3, #0
 8003bbe:	f04f 0400 	mov.w	r4, #0
 8003bc2:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	f04f 0300 	mov.w	r3, #0
 8003bcc:	f04f 0400 	mov.w	r4, #0
 8003bd0:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003bda:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8003bde:	2200      	movs	r2, #0
 8003be0:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8003be2:	4a29      	ldr	r2, [pc, #164]	; (8003c88 <_ZN13PathFollowingC1Ev+0xec>)
 8003be4:	f04f 0300 	mov.w	r3, #0
 8003be8:	f04f 0400 	mov.w	r4, #0
 8003bec:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8003bf0:	4a25      	ldr	r2, [pc, #148]	; (8003c88 <_ZN13PathFollowingC1Ev+0xec>)
 8003bf2:	f04f 0300 	mov.w	r3, #0
 8003bf6:	f04f 0400 	mov.w	r4, #0
 8003bfa:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003bfe:	4a22      	ldr	r2, [pc, #136]	; (8003c88 <_ZN13PathFollowingC1Ev+0xec>)
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	f04f 0400 	mov.w	r4, #0
 8003c08:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8003c0c:	4a1f      	ldr	r2, [pc, #124]	; (8003c8c <_ZN13PathFollowingC1Ev+0xf0>)
 8003c0e:	f04f 0300 	mov.w	r3, #0
 8003c12:	f04f 0400 	mov.w	r4, #0
 8003c16:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8003c1a:	4a1c      	ldr	r2, [pc, #112]	; (8003c8c <_ZN13PathFollowingC1Ev+0xf0>)
 8003c1c:	f04f 0300 	mov.w	r3, #0
 8003c20:	f04f 0400 	mov.w	r4, #0
 8003c24:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8003c28:	4a18      	ldr	r2, [pc, #96]	; (8003c8c <_ZN13PathFollowingC1Ev+0xf0>)
 8003c2a:	f04f 0300 	mov.w	r3, #0
 8003c2e:	f04f 0400 	mov.w	r4, #0
 8003c32:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8003c36:	4a15      	ldr	r2, [pc, #84]	; (8003c8c <_ZN13PathFollowingC1Ev+0xf0>)
 8003c38:	f04f 0300 	mov.w	r3, #0
 8003c3c:	f04f 0400 	mov.w	r4, #0
 8003c40:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8003c44:	4a11      	ldr	r2, [pc, #68]	; (8003c8c <_ZN13PathFollowingC1Ev+0xf0>)
 8003c46:	f04f 0300 	mov.w	r3, #0
 8003c4a:	f04f 0400 	mov.w	r4, #0
 8003c4e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8003c52:	4a0e      	ldr	r2, [pc, #56]	; (8003c8c <_ZN13PathFollowingC1Ev+0xf0>)
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	f04f 0400 	mov.w	r4, #0
 8003c5c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8003c60:	4a0b      	ldr	r2, [pc, #44]	; (8003c90 <_ZN13PathFollowingC1Ev+0xf4>)
 8003c62:	f04f 0300 	mov.w	r3, #0
 8003c66:	f04f 0400 	mov.w	r4, #0
 8003c6a:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8003c6e:	4a08      	ldr	r2, [pc, #32]	; (8003c90 <_ZN13PathFollowingC1Ev+0xf4>)
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	f04f 0400 	mov.w	r4, #0
 8003c78:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bc90      	pop	{r4, r7}
 8003c86:	4770      	bx	lr
 8003c88:	20035f40 	.word	0x20035f40
 8003c8c:	20035ed0 	.word	0x20035ed0
 8003c90:	20035f30 	.word	0x20035f30

08003c94 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b088      	sub	sp, #32
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8003c9c:	f001 fc9e 	bl	80055dc <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8003ca0:	f107 0318 	add.w	r3, r7, #24
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	4915      	ldr	r1, [pc, #84]	; (8003cfc <_ZN13PathFollowing4initEv+0x68>)
 8003ca8:	4815      	ldr	r0, [pc, #84]	; (8003d00 <_ZN13PathFollowing4initEv+0x6c>)
 8003caa:	f7fd fd49 	bl	8001740 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8003cae:	f107 0310 	add.w	r3, r7, #16
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	4913      	ldr	r1, [pc, #76]	; (8003d04 <_ZN13PathFollowing4initEv+0x70>)
 8003cb6:	4812      	ldr	r0, [pc, #72]	; (8003d00 <_ZN13PathFollowing4initEv+0x6c>)
 8003cb8:	f7fd fd42 	bl	8001740 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8003cbc:	f107 0308 	add.w	r3, r7, #8
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	4911      	ldr	r1, [pc, #68]	; (8003d08 <_ZN13PathFollowing4initEv+0x74>)
 8003cc4:	480e      	ldr	r0, [pc, #56]	; (8003d00 <_ZN13PathFollowing4initEv+0x6c>)
 8003cc6:	f7fd fd3b 	bl	8001740 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8003cca:	ed97 7b06 	vldr	d7, [r7, #24]
 8003cce:	ed97 6b04 	vldr	d6, [r7, #16]
 8003cd2:	ed97 5b02 	vldr	d5, [r7, #8]
 8003cd6:	eeb0 2a45 	vmov.f32	s4, s10
 8003cda:	eef0 2a65 	vmov.f32	s5, s11
 8003cde:	eeb0 1a46 	vmov.f32	s2, s12
 8003ce2:	eef0 1a66 	vmov.f32	s3, s13
 8003ce6:	eeb0 0a47 	vmov.f32	s0, s14
 8003cea:	eef0 0a67 	vmov.f32	s1, s15
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 f80c 	bl	8003d0c <_ZN13PathFollowing7setGainEddd>
}
 8003cf4:	bf00      	nop
 8003cf6:	3720      	adds	r7, #32
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	08017920 	.word	0x08017920
 8003d00:	08017928 	.word	0x08017928
 8003d04:	08017930 	.word	0x08017930
 8003d08:	08017938 	.word	0x08017938

08003d0c <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8003d0c:	b490      	push	{r4, r7}
 8003d0e:	b088      	sub	sp, #32
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	61f8      	str	r0, [r7, #28]
 8003d14:	ed87 0b04 	vstr	d0, [r7, #16]
 8003d18:	ed87 1b02 	vstr	d1, [r7, #8]
 8003d1c:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8003d20:	4a09      	ldr	r2, [pc, #36]	; (8003d48 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003d22:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003d26:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 8003d2a:	4a07      	ldr	r2, [pc, #28]	; (8003d48 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003d2c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003d30:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8003d34:	4a04      	ldr	r2, [pc, #16]	; (8003d48 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003d36:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003d3a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8003d3e:	bf00      	nop
 8003d40:	3720      	adds	r7, #32
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc90      	pop	{r4, r7}
 8003d46:	4770      	bx	lr
 8003d48:	20035f40 	.word	0x20035f40

08003d4c <_ZN13PathFollowing8getKxValEv>:

double PathFollowing::getKxVal()
{
 8003d4c:	b490      	push	{r4, r7}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
	return rtParam.kx;
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <_ZN13PathFollowing8getKxValEv+0x24>)
 8003d56:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d5a:	ec44 3b17 	vmov	d7, r3, r4
}
 8003d5e:	eeb0 0a47 	vmov.f32	s0, s14
 8003d62:	eef0 0a67 	vmov.f32	s1, s15
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bc90      	pop	{r4, r7}
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	20035f40 	.word	0x20035f40

08003d74 <_ZN13PathFollowing8getKyValEv>:

double PathFollowing::getKyVal()
{
 8003d74:	b490      	push	{r4, r7}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
	return rtParam.ky;
 8003d7c:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <_ZN13PathFollowing8getKyValEv+0x24>)
 8003d7e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8003d82:	ec44 3b17 	vmov	d7, r3, r4
}
 8003d86:	eeb0 0a47 	vmov.f32	s0, s14
 8003d8a:	eef0 0a67 	vmov.f32	s1, s15
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bc90      	pop	{r4, r7}
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	20035f40 	.word	0x20035f40

08003d9c <_ZN13PathFollowing8getKtValEv>:

double PathFollowing::getKtVal()
{
 8003d9c:	b490      	push	{r4, r7}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
	return rtParam.kt;
 8003da4:	4b06      	ldr	r3, [pc, #24]	; (8003dc0 <_ZN13PathFollowing8getKtValEv+0x24>)
 8003da6:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003daa:	ec44 3b17 	vmov	d7, r3, r4
}
 8003dae:	eeb0 0a47 	vmov.f32	s0, s14
 8003db2:	eef0 0a67 	vmov.f32	s1, s15
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bc90      	pop	{r4, r7}
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	20035f40 	.word	0x20035f40

08003dc4 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8003dcc:	2088      	movs	r0, #136	; 0x88
 8003dce:	f7fe f806 	bl	8001dde <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8003dd2:	2080      	movs	r0, #128	; 0x80
 8003dd4:	f7fe f803 	bl	8001dde <INA260_init>
}
 8003dd8:	bf00      	nop
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8003de0:	b590      	push	{r4, r7, lr}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8003de8:	2188      	movs	r1, #136	; 0x88
 8003dea:	2002      	movs	r0, #2
 8003dec:	f7fd ff94 	bl	8001d18 <INA260_read>
 8003df0:	4603      	mov	r3, r0
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fc fbae 	bl	8000554 <__aeabi_i2d>
 8003df8:	a30c      	add	r3, pc, #48	; (adr r3, 8003e2c <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8003dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfe:	f7fc fc13 	bl	8000628 <__aeabi_dmul>
 8003e02:	4603      	mov	r3, r0
 8003e04:	460c      	mov	r4, r1
 8003e06:	4618      	mov	r0, r3
 8003e08:	4621      	mov	r1, r4
 8003e0a:	f7fc ff05 	bl	8000c18 <__aeabi_d2f>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	4a03      	ldr	r2, [pc, #12]	; (8003e28 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8003e1a:	6013      	str	r3, [r2, #0]
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd90      	pop	{r4, r7, pc}
 8003e24:	f3af 8000 	nop.w
 8003e28:	2000028c 	.word	0x2000028c
 8003e2c:	47ae147b 	.word	0x47ae147b
 8003e30:	3f547ae1 	.word	0x3f547ae1

08003e34 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	ee07 3a90 	vmov	s15, r3

}
 8003e44:	eeb0 0a67 	vmov.f32	s0, s15
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	0000      	movs	r0, r0
 8003e54:	0000      	movs	r0, r0
	...

08003e58 <_ZN11PowerSensor12butteryCheckEv>:

bool PowerSensor::butteryCheck()
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	bool ret = false;
 8003e60:	2300      	movs	r3, #0
 8003e62:	73fb      	strb	r3, [r7, #15]

	if(buttery_voltage_ < LOW_VOLTAGE_THRESHOLD) cnt++;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fc fb85 	bl	8000578 <__aeabi_f2d>
 8003e6e:	a311      	add	r3, pc, #68	; (adr r3, 8003eb4 <_ZN11PowerSensor12butteryCheckEv+0x5c>)
 8003e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e74:	f7fc fe4a 	bl	8000b0c <__aeabi_dcmplt>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d006      	beq.n	8003e8c <_ZN11PowerSensor12butteryCheckEv+0x34>
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	; (8003eb0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003e80:	881b      	ldrh	r3, [r3, #0]
 8003e82:	3301      	adds	r3, #1
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	4b0a      	ldr	r3, [pc, #40]	; (8003eb0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003e88:	801a      	strh	r2, [r3, #0]
 8003e8a:	e002      	b.n	8003e92 <_ZN11PowerSensor12butteryCheckEv+0x3a>
	else cnt = 0;
 8003e8c:	4b08      	ldr	r3, [pc, #32]	; (8003eb0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	801a      	strh	r2, [r3, #0]

	if(cnt >= 1) {
 8003e92:	4b07      	ldr	r3, [pc, #28]	; (8003eb0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003e94:	881b      	ldrh	r3, [r3, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d004      	beq.n	8003ea4 <_ZN11PowerSensor12butteryCheckEv+0x4c>
		ret = true;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	73fb      	strb	r3, [r7, #15]
		cnt = 1;
 8003e9e:	4b04      	ldr	r3, [pc, #16]	; (8003eb0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	801a      	strh	r2, [r3, #0]
	}

	return ret;
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000290 	.word	0x20000290
 8003eb4:	9999999a 	.word	0x9999999a
 8003eb8:	401d9999 	.word	0x401d9999

08003ebc <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8003ec8:	2102      	movs	r1, #2
 8003eca:	4822      	ldr	r0, [pc, #136]	; (8003f54 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003ecc:	f004 ffb0 	bl	8008e30 <HAL_GPIO_ReadPin>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	bf0c      	ite	eq
 8003ed6:	2301      	moveq	r3, #1
 8003ed8:	2300      	movne	r3, #0
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d003      	beq.n	8003ee8 <_ZN12RotarySwitch8getValueEv+0x2c>
 8003ee0:	89fb      	ldrh	r3, [r7, #14]
 8003ee2:	f043 0301 	orr.w	r3, r3, #1
 8003ee6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8003ee8:	2108      	movs	r1, #8
 8003eea:	481a      	ldr	r0, [pc, #104]	; (8003f54 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003eec:	f004 ffa0 	bl	8008e30 <HAL_GPIO_ReadPin>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	bf0c      	ite	eq
 8003ef6:	2301      	moveq	r3, #1
 8003ef8:	2300      	movne	r3, #0
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <_ZN12RotarySwitch8getValueEv+0x4c>
 8003f00:	89fb      	ldrh	r3, [r7, #14]
 8003f02:	f043 0302 	orr.w	r3, r3, #2
 8003f06:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8003f08:	2110      	movs	r1, #16
 8003f0a:	4812      	ldr	r0, [pc, #72]	; (8003f54 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003f0c:	f004 ff90 	bl	8008e30 <HAL_GPIO_ReadPin>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	bf0c      	ite	eq
 8003f16:	2301      	moveq	r3, #1
 8003f18:	2300      	movne	r3, #0
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <_ZN12RotarySwitch8getValueEv+0x6c>
 8003f20:	89fb      	ldrh	r3, [r7, #14]
 8003f22:	f043 0304 	orr.w	r3, r3, #4
 8003f26:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8003f28:	2180      	movs	r1, #128	; 0x80
 8003f2a:	480a      	ldr	r0, [pc, #40]	; (8003f54 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003f2c:	f004 ff80 	bl	8008e30 <HAL_GPIO_ReadPin>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	bf0c      	ite	eq
 8003f36:	2301      	moveq	r3, #1
 8003f38:	2300      	movne	r3, #0
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <_ZN12RotarySwitch8getValueEv+0x8c>
 8003f40:	89fb      	ldrh	r3, [r7, #14]
 8003f42:	f043 0308 	orr.w	r3, r3, #8
 8003f46:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8003f48:	89fb      	ldrh	r3, [r7, #14]

}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40020c00 	.word	0x40020c00

08003f58 <_ZN10SideSensorC1Ev>:
#include "SideSensor.hpp"

uint16_t mon_status;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	801a      	strh	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	805a      	strh	r2, [r3, #2]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	809a      	strh	r2, [r3, #4]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	719a      	strb	r2, [r3, #6]
{

}
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
	...

08003f88 <_ZN10SideSensor12updateStatusEt>:

void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	460b      	mov	r3, r1
 8003f92:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if(ignore_flag_ == false){
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	799b      	ldrb	r3, [r3, #6]
 8003f98:	f083 0301 	eor.w	r3, r3, #1
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d065      	beq.n	800406e <_ZN10SideSensor12updateStatusEt+0xe6>

		if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 8003fa2:	887b      	ldrh	r3, [r7, #2]
 8003fa4:	2b04      	cmp	r3, #4
 8003fa6:	d111      	bne.n	8003fcc <_ZN10SideSensor12updateStatusEt+0x44>
 8003fa8:	4b34      	ldr	r3, [pc, #208]	; (800407c <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	f083 0301 	eor.w	r3, r3, #1
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <_ZN10SideSensor12updateStatusEt+0x44>
			status_ |= 0x01;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	881b      	ldrh	r3, [r3, #0]
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	801a      	strh	r2, [r3, #0]
			white_flag1 = true;
 8003fc4:	4b2d      	ldr	r3, [pc, #180]	; (800407c <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	701a      	strb	r2, [r3, #0]
 8003fca:	e01a      	b.n	8004002 <_ZN10SideSensor12updateStatusEt+0x7a>
		}
		else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 8003fcc:	887b      	ldrh	r3, [r7, #2]
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d117      	bne.n	8004002 <_ZN10SideSensor12updateStatusEt+0x7a>
 8003fd2:	4b2a      	ldr	r3, [pc, #168]	; (800407c <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d013      	beq.n	8004002 <_ZN10SideSensor12updateStatusEt+0x7a>
			status_ ^= 0x01;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	f083 0301 	eor.w	r3, r3, #1
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	801a      	strh	r2, [r3, #0]
			white_flag1 = false;
 8003fe8:	4b24      	ldr	r3, [pc, #144]	; (800407c <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	701a      	strb	r2, [r3, #0]

			white_line_cnt_r_++;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	889b      	ldrh	r3, [r3, #4]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	809a      	strh	r2, [r3, #4]
			mon_cnt_r = white_line_cnt_r_;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	889a      	ldrh	r2, [r3, #4]
 8003ffe:	4b20      	ldr	r3, [pc, #128]	; (8004080 <_ZN10SideSensor12updateStatusEt+0xf8>)
 8004000:	801a      	strh	r2, [r3, #0]

		}

		if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8004002:	887b      	ldrh	r3, [r7, #2]
 8004004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004008:	d111      	bne.n	800402e <_ZN10SideSensor12updateStatusEt+0xa6>
 800400a:	4b1e      	ldr	r3, [pc, #120]	; (8004084 <_ZN10SideSensor12updateStatusEt+0xfc>)
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	f083 0301 	eor.w	r3, r3, #1
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00a      	beq.n	800402e <_ZN10SideSensor12updateStatusEt+0xa6>
			status_ |= 0x02;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	881b      	ldrh	r3, [r3, #0]
 800401c:	f043 0302 	orr.w	r3, r3, #2
 8004020:	b29a      	uxth	r2, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	801a      	strh	r2, [r3, #0]
			white_flag2 = true;
 8004026:	4b17      	ldr	r3, [pc, #92]	; (8004084 <_ZN10SideSensor12updateStatusEt+0xfc>)
 8004028:	2201      	movs	r2, #1
 800402a:	701a      	strb	r2, [r3, #0]
 800402c:	e01b      	b.n	8004066 <_ZN10SideSensor12updateStatusEt+0xde>
		}
		else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 800402e:	887b      	ldrh	r3, [r7, #2]
 8004030:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004034:	d117      	bne.n	8004066 <_ZN10SideSensor12updateStatusEt+0xde>
 8004036:	4b13      	ldr	r3, [pc, #76]	; (8004084 <_ZN10SideSensor12updateStatusEt+0xfc>)
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d013      	beq.n	8004066 <_ZN10SideSensor12updateStatusEt+0xde>
			status_ ^= 0x02;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	881b      	ldrh	r3, [r3, #0]
 8004042:	f083 0302 	eor.w	r3, r3, #2
 8004046:	b29a      	uxth	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	801a      	strh	r2, [r3, #0]
			white_flag2 = false;
 800404c:	4b0d      	ldr	r3, [pc, #52]	; (8004084 <_ZN10SideSensor12updateStatusEt+0xfc>)
 800404e:	2200      	movs	r2, #0
 8004050:	701a      	strb	r2, [r3, #0]

			white_line_cnt_l_++;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	885b      	ldrh	r3, [r3, #2]
 8004056:	3301      	adds	r3, #1
 8004058:	b29a      	uxth	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	805a      	strh	r2, [r3, #2]
			mon_cnt_l = white_line_cnt_l_;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	885a      	ldrh	r2, [r3, #2]
 8004062:	4b09      	ldr	r3, [pc, #36]	; (8004088 <_ZN10SideSensor12updateStatusEt+0x100>)
 8004064:	801a      	strh	r2, [r3, #0]
		}

		mon_status = status_;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	881a      	ldrh	r2, [r3, #0]
 800406a:	4b08      	ldr	r3, [pc, #32]	; (800408c <_ZN10SideSensor12updateStatusEt+0x104>)
 800406c:	801a      	strh	r2, [r3, #0]
	}

}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	20000298 	.word	0x20000298
 8004080:	20000296 	.word	0x20000296
 8004084:	20000299 	.word	0x20000299
 8004088:	20000294 	.word	0x20000294
 800408c:	20000292 	.word	0x20000292

08004090 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	889b      	ldrh	r3, [r3, #4]
}
 800409c:	4618      	mov	r0, r3
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	805a      	strh	r2, [r3, #2]
	white_line_cnt_r_ = 0;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	809a      	strh	r2, [r3, #4]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	719a      	strb	r2, [r3, #6]
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 80040e2:	b480      	push	{r7}
 80040e4:	b083      	sub	sp, #12
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	719a      	strb	r2, [r3, #6]
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	799b      	ldrb	r3, [r3, #6]
}
 8004108:	4618      	mov	r0, r3
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	4a10      	ldr	r2, [pc, #64]	; (8004164 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x50>)
 8004124:	3308      	adds	r3, #8
 8004126:	4611      	mov	r1, r2
 8004128:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800412c:	4618      	mov	r0, r3
 800412e:	f00f f98f 	bl	8013450 <memcpy>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	0801795c 	.word	0x0801795c

08004168 <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800417a:	2b00      	cmp	r3, #0
 800417c:	d010      	beq.n	80041a0 <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	ed97 0a00 	vldr	s0, [r7]
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff f8b8 	bl	80032fc <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8004196:	eeb0 0a67 	vmov.f32	s0, s15
 800419a:	4610      	mov	r0, r2
 800419c:	f7ff f8ec 	bl	8003378 <_ZN6Logger9storeLog2Ef>
	}

}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a07      	ldr	r2, [pc, #28]	; (80041d4 <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 80041b6:	4908      	ldr	r1, [pc, #32]	; (80041d8 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff f981 	bl	80034c0 <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a06      	ldr	r2, [pc, #24]	; (80041dc <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 80041c4:	4904      	ldr	r1, [pc, #16]	; (80041d8 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff f98e 	bl	80034e8 <_ZN6Logger9saveLogs2EPKcS1_>
}
 80041cc:	bf00      	nop
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	08017b50 	.word	0x08017b50
 80041d8:	08017b5c 	.word	0x08017b5c
 80041dc:	08017b68 	.word	0x08017b68

080041e0 <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 80041e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d046      	beq.n	8004280 <_ZN20SystemIdentification10updateMsigEv+0xa0>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80041fe:	461a      	mov	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3204      	adds	r2, #4
 8004204:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8004208:	ee07 3a90 	vmov	s15, r3
 800420c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004220:	3301      	adds	r3, #1
 8004222:	b29a      	uxth	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004230:	4a15      	ldr	r2, [pc, #84]	; (8004288 <_ZN20SystemIdentification10updateMsigEv+0xa8>)
 8004232:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 800423a:	2bf9      	cmp	r3, #249	; 0xf9
 800423c:	d903      	bls.n	8004246 <_ZN20SystemIdentification10updateMsigEv+0x66>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	22fa      	movs	r2, #250	; 0xfa
 8004242:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685c      	ldr	r4, [r3, #4]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004250:	4618      	mov	r0, r3
 8004252:	f7fc f991 	bl	8000578 <__aeabi_f2d>
 8004256:	4605      	mov	r5, r0
 8004258:	460e      	mov	r6, r1
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8004260:	eef1 7a67 	vneg.f32	s15, s15
 8004264:	ee17 3a90 	vmov	r3, s15
 8004268:	4618      	mov	r0, r3
 800426a:	f7fc f985 	bl	8000578 <__aeabi_f2d>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	ec43 2b11 	vmov	d1, r2, r3
 8004276:	ec46 5b10 	vmov	d0, r5, r6
 800427a:	4620      	mov	r0, r4
 800427c:	f7ff fa9c 	bl	80037b8 <_ZN5Motor8setRatioEdd>

	}

}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004288:	2000029c 	.word	0x2000029c

0800428c <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7ff f9e8 	bl	800368e <_ZN6Logger5startEv>
	processing_flag_ = true;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 80042c6:	bf00      	nop
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
	logger_->stop();
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff f9e7 	bl	80036b0 <_ZN6Logger4stopEv>
	processing_flag_ = false;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004310 <_ZN20SystemIdentification4stopEv+0x40>
 80042fa:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004310 <_ZN20SystemIdentification4stopEv+0x40>
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff fa5a 	bl	80037b8 <_ZN5Motor8setRatioEdd>
}
 8004304:	bf00      	nop
 8004306:	3708      	adds	r7, #8
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	f3af 8000 	nop.w
	...

08004318 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
 8004324:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f04f 0200 	mov.w	r2, #0
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f04f 0200 	mov.w	r2, #0
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	609a      	str	r2, [r3, #8]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f04f 0200 	mov.w	r2, #0
 8004344:	60da      	str	r2, [r3, #12]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	611a      	str	r2, [r3, #16]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f04f 0200 	mov.w	r2, #0
 8004354:	615a      	str	r2, [r3, #20]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f04f 0200 	mov.w	r2, #0
 800435c:	619a      	str	r2, [r3, #24]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f04f 0200 	mov.w	r2, #0
 8004364:	61da      	str	r2, [r3, #28]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	621a      	str	r2, [r3, #32]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f04f 0200 	mov.w	r2, #0
 8004374:	625a      	str	r2, [r3, #36]	; 0x24
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f04f 0200 	mov.w	r2, #0
 800438c:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	639a      	str	r2, [r3, #56]	; 0x38

}
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	4618      	mov	r0, r3
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
	...

080043b0 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 80043b0:	b590      	push	{r4, r7, lr}
 80043b2:	b087      	sub	sp, #28
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043bc:	f107 020c 	add.w	r2, r7, #12
 80043c0:	f107 0110 	add.w	r1, r7, #16
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7fd f805 	bl	80013d4 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 80043ca:	ed97 7a04 	vldr	s14, [r7, #16]
 80043ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80043d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043d6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80043da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80043de:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 80043e2:	6978      	ldr	r0, [r7, #20]
 80043e4:	f7fc f8c8 	bl	8000578 <__aeabi_f2d>
 80043e8:	a30b      	add	r3, pc, #44	; (adr r3, 8004418 <_ZN12VelocityCtrl12calcVelocityEv+0x68>)
 80043ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ee:	f7fc f91b 	bl	8000628 <__aeabi_dmul>
 80043f2:	4603      	mov	r3, r0
 80043f4:	460c      	mov	r4, r1
 80043f6:	4618      	mov	r0, r3
 80043f8:	4621      	mov	r1, r4
 80043fa:	f7fc fc0d 	bl	8000c18 <__aeabi_d2f>
 80043fe:	4602      	mov	r2, r0
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	ee07 3a90 	vmov	s15, r3
}
 800440c:	eeb0 0a67 	vmov.f32	s0, s15
 8004410:	371c      	adds	r7, #28
 8004412:	46bd      	mov	sp, r7
 8004414:	bd90      	pop	{r4, r7, pc}
 8004416:	bf00      	nop
 8004418:	1ab1d998 	.word	0x1ab1d998
 800441c:	3f7830b5 	.word	0x3f7830b5

08004420 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8004420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004422:	b087      	sub	sp, #28
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	ed93 7a00 	vldr	s14, [r3]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	edd3 7a02 	vldr	s15, [r3, #8]
 8004434:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004438:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004442:	2b00      	cmp	r3, #0
 8004444:	d007      	beq.n	8004456 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8004446:	4b48      	ldr	r3, [pc, #288]	; (8004568 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004448:	f04f 0200 	mov.w	r2, #0
 800444c:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	edd3 7a04 	vldr	s15, [r3, #16]
 800445c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004464:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8004468:	4b3f      	ldr	r3, [pc, #252]	; (8004568 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4618      	mov	r0, r3
 800446e:	f7fc f883 	bl	8000578 <__aeabi_f2d>
 8004472:	4604      	mov	r4, r0
 8004474:	460d      	mov	r5, r1
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	ed93 7a06 	vldr	s14, [r3, #24]
 800447c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004484:	ee17 0a90 	vmov	r0, s15
 8004488:	f7fc f876 	bl	8000578 <__aeabi_f2d>
 800448c:	a334      	add	r3, pc, #208	; (adr r3, 8004560 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 800448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004492:	f7fc f8c9 	bl	8000628 <__aeabi_dmul>
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	4620      	mov	r0, r4
 800449c:	4629      	mov	r1, r5
 800449e:	f7fb ff0d 	bl	80002bc <__adddf3>
 80044a2:	4603      	mov	r3, r0
 80044a4:	460c      	mov	r4, r1
 80044a6:	4618      	mov	r0, r3
 80044a8:	4621      	mov	r1, r4
 80044aa:	f7fc fbb5 	bl	8000c18 <__aeabi_d2f>
 80044ae:	4602      	mov	r2, r0
 80044b0:	4b2d      	ldr	r3, [pc, #180]	; (8004568 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80044b2:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	ed93 7a05 	vldr	s14, [r3, #20]
 80044ba:	4b2c      	ldr	r3, [pc, #176]	; (800456c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 80044bc:	edd3 7a00 	vldr	s15, [r3]
 80044c0:	edd7 6a05 	vldr	s13, [r7, #20]
 80044c4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80044c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044cc:	ee17 0a90 	vmov	r0, s15
 80044d0:	f7fc f852 	bl	8000578 <__aeabi_f2d>
 80044d4:	a322      	add	r3, pc, #136	; (adr r3, 8004560 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 80044d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044da:	f7fc f9cf 	bl	800087c <__aeabi_ddiv>
 80044de:	4603      	mov	r3, r0
 80044e0:	460c      	mov	r4, r1
 80044e2:	4618      	mov	r0, r3
 80044e4:	4621      	mov	r1, r4
 80044e6:	f7fc fb97 	bl	8000c18 <__aeabi_d2f>
 80044ea:	4603      	mov	r3, r0
 80044ec:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 80044ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80044f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80044f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80044fa:	4b1b      	ldr	r3, [pc, #108]	; (8004568 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80044fc:	edd3 7a00 	vldr	s15, [r3]
 8004500:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004504:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004512:	edd7 7a02 	vldr	s15, [r7, #8]
 8004516:	ee77 7a27 	vadd.f32	s15, s14, s15
 800451a:	ee17 0a90 	vmov	r0, s15
 800451e:	f7fc f82b 	bl	8000578 <__aeabi_f2d>
 8004522:	4605      	mov	r5, r0
 8004524:	460e      	mov	r6, r1
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800452c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004530:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004534:	ee17 0a90 	vmov	r0, s15
 8004538:	f7fc f81e 	bl	8000578 <__aeabi_f2d>
 800453c:	4602      	mov	r2, r0
 800453e:	460b      	mov	r3, r1
 8004540:	ec43 2b11 	vmov	d1, r2, r3
 8004544:	ec46 5b10 	vmov	d0, r5, r6
 8004548:	4620      	mov	r0, r4
 800454a:	f7ff f935 	bl	80037b8 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 800454e:	4a07      	ldr	r2, [pc, #28]	; (800456c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	6013      	str	r3, [r2, #0]
}
 8004554:	bf00      	nop
 8004556:	371c      	adds	r7, #28
 8004558:	46bd      	mov	sp, r7
 800455a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800455c:	f3af 8000 	nop.w
 8004560:	d2f1a9fc 	.word	0xd2f1a9fc
 8004564:	3f50624d 	.word	0x3f50624d
 8004568:	200002a4 	.word	0x200002a4
 800456c:	200002a0 	.word	0x200002a0

08004570 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	ed87 0a02 	vstr	s0, [r7, #8]
 800457c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	605a      	str	r2, [r3, #4]
}
 800458c:	bf00      	nop
 800458e:	3714      	adds	r7, #20
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80045a4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80045b4:	bf00      	nop
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80045cc:	edc7 0a01 	vstr	s1, [r7, #4]
 80045d0:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	615a      	str	r2, [r3, #20]
}
 80045e6:	bf00      	nop
 80045e8:	3714      	adds	r7, #20
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b085      	sub	sp, #20
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	60f8      	str	r0, [r7, #12]
 80045fa:	ed87 0a02 	vstr	s0, [r7, #8]
 80045fe:	edc7 0a01 	vstr	s1, [r7, #4]
 8004602:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	621a      	str	r2, [r3, #32]
}
 8004618:	bf00      	nop
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
    calcVelocity();
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7ff febf 	bl	80043b0 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7ff feef 	bl	8004420 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8004642:	bf00      	nop
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
	...

08004670 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004684:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80046a0 <_ZN12VelocityCtrl4stopEv+0x30>
 8004688:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80046a0 <_ZN12VelocityCtrl4stopEv+0x30>
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff f893 	bl	80037b8 <_ZN5Motor8setRatioEdd>

}
 8004692:	bf00      	nop
 8004694:	3708      	adds	r7, #8
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	f3af 8000 	nop.w
	...

080046a8 <HAL_GPIO_EXTI_Callback>:
  return len;
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 80046b2:	88fb      	ldrh	r3, [r7, #6]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f001 fec3 	bl	8006440 <cppExit>
}
 80046ba:	bf00      	nop
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a1e      	ldr	r2, [pc, #120]	; (800474c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d10e      	bne.n	80046f4 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip1ms();
 80046d6:	f001 fe43 	bl	8006360 <cppFlip1ms>

		tim6_timer++;
 80046da:	4b1d      	ldr	r3, [pc, #116]	; (8004750 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	3301      	adds	r3, #1
 80046e0:	4a1b      	ldr	r2, [pc, #108]	; (8004750 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80046e2:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 80046e4:	4b1a      	ldr	r3, [pc, #104]	; (8004750 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a1a      	ldr	r2, [pc, #104]	; (8004754 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d902      	bls.n	80046f4 <HAL_TIM_PeriodElapsedCallback+0x30>
 80046ee:	4b18      	ldr	r3, [pc, #96]	; (8004750 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7){
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a17      	ldr	r2, [pc, #92]	; (8004758 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d10e      	bne.n	800471c <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip100ns();
 80046fe:	f001 fe77 	bl	80063f0 <cppFlip100ns>

		tim7_timer++;
 8004702:	4b16      	ldr	r3, [pc, #88]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	3301      	adds	r3, #1
 8004708:	4a14      	ldr	r2, [pc, #80]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800470a:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 800470c:	4b13      	ldr	r3, [pc, #76]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a10      	ldr	r2, [pc, #64]	; (8004754 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d902      	bls.n	800471c <HAL_TIM_PeriodElapsedCallback+0x58>
 8004716:	4b11      	ldr	r3, [pc, #68]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM13){
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a0f      	ldr	r2, [pc, #60]	; (8004760 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d10e      	bne.n	8004744 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8004726:	f001 fe6d 	bl	8006404 <cppFlip10ms>

		tim13_timer++;
 800472a:	4b0e      	ldr	r3, [pc, #56]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	3301      	adds	r3, #1
 8004730:	4a0c      	ldr	r2, [pc, #48]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004732:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8004734:	4b0b      	ldr	r3, [pc, #44]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a06      	ldr	r2, [pc, #24]	; (8004754 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d902      	bls.n	8004744 <HAL_TIM_PeriodElapsedCallback+0x80>
 800473e:	4b09      	ldr	r3, [pc, #36]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004740:	2200      	movs	r2, #0
 8004742:	601a      	str	r2, [r3, #0]
	}

}
 8004744:	bf00      	nop
 8004746:	3708      	adds	r7, #8
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40001000 	.word	0x40001000
 8004750:	20035bac 	.word	0x20035bac
 8004754:	0001869f 	.word	0x0001869f
 8004758:	40001400 	.word	0x40001400
 800475c:	20035bf0 	.word	0x20035bf0
 8004760:	40001c00 	.word	0x40001c00
 8004764:	20035bf4 	.word	0x20035bf4

08004768 <init>:

void init()
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 800476c:	2201      	movs	r2, #1
 800476e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004772:	4808      	ldr	r0, [pc, #32]	; (8004794 <init+0x2c>)
 8004774:	f004 fb74 	bl	8008e60 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8004778:	4807      	ldr	r0, [pc, #28]	; (8004798 <init+0x30>)
 800477a:	f008 fa54 	bl	800cc26 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800477e:	4807      	ldr	r0, [pc, #28]	; (800479c <init+0x34>)
 8004780:	f008 fa51 	bl	800cc26 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8004784:	4806      	ldr	r0, [pc, #24]	; (80047a0 <init+0x38>)
 8004786:	f008 fa4e 	bl	800cc26 <HAL_TIM_Base_Start_IT>

	cppInit();
 800478a:	f001 fd3f 	bl	800620c <cppInit>

	//path_following_initialize();

}
 800478e:	bf00      	nop
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	40021000 	.word	0x40021000
 8004798:	20035cd8 	.word	0x20035cd8
 800479c:	20035e7c 	.word	0x20035e7c
 80047a0:	20035bf8 	.word	0x20035bf8

080047a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80047a8:	f003 f852 	bl	8007850 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80047ac:	f000 f82a 	bl	8004804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80047b0:	f000 fdbc 	bl	800532c <MX_GPIO_Init>
  MX_DMA_Init();
 80047b4:	f000 fd8a 	bl	80052cc <MX_DMA_Init>
  MX_I2C2_Init();
 80047b8:	f000 f9e8 	bl	8004b8c <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 80047bc:	f000 fa14 	bl	8004be8 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 80047c0:	f000 fa32 	bl	8004c28 <MX_SPI2_Init>
  MX_TIM1_Init();
 80047c4:	f000 fa66 	bl	8004c94 <MX_TIM1_Init>
  MX_TIM4_Init();
 80047c8:	f000 fb70 	bl	8004eac <MX_TIM4_Init>
  MX_TIM8_Init();
 80047cc:	f000 fc3c 	bl	8005048 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80047d0:	f000 fd52 	bl	8005278 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80047d4:	f00a f9fa 	bl	800ebcc <MX_FATFS_Init>
  MX_TIM6_Init();
 80047d8:	f000 fbcc 	bl	8004f74 <MX_TIM6_Init>
  MX_I2C1_Init();
 80047dc:	f000 f9a8 	bl	8004b30 <MX_I2C1_Init>
  MX_TIM3_Init();
 80047e0:	f000 fb00 	bl	8004de4 <MX_TIM3_Init>
  MX_TIM10_Init();
 80047e4:	f000 fc88 	bl	80050f8 <MX_TIM10_Init>
  MX_TIM11_Init();
 80047e8:	f000 fcd4 	bl	8005194 <MX_TIM11_Init>
  MX_ADC2_Init();
 80047ec:	f000 f898 	bl	8004920 <MX_ADC2_Init>
  MX_TIM7_Init();
 80047f0:	f000 fbf6 	bl	8004fe0 <MX_TIM7_Init>
  MX_TIM13_Init();
 80047f4:	f000 fd1c 	bl	8005230 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 80047f8:	f7ff ffb6 	bl	8004768 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 80047fc:	f001 fe30 	bl	8006460 <cppLoop>
 8004800:	e7fc      	b.n	80047fc <main+0x58>
	...

08004804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b0a4      	sub	sp, #144	; 0x90
 8004808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800480a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800480e:	2234      	movs	r2, #52	; 0x34
 8004810:	2100      	movs	r1, #0
 8004812:	4618      	mov	r0, r3
 8004814:	f00e fe27 	bl	8013466 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004818:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	605a      	str	r2, [r3, #4]
 8004822:	609a      	str	r2, [r3, #8]
 8004824:	60da      	str	r2, [r3, #12]
 8004826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004828:	f107 030c 	add.w	r3, r7, #12
 800482c:	223c      	movs	r2, #60	; 0x3c
 800482e:	2100      	movs	r1, #0
 8004830:	4618      	mov	r0, r3
 8004832:	f00e fe18 	bl	8013466 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004836:	2300      	movs	r3, #0
 8004838:	60bb      	str	r3, [r7, #8]
 800483a:	4b37      	ldr	r3, [pc, #220]	; (8004918 <SystemClock_Config+0x114>)
 800483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483e:	4a36      	ldr	r2, [pc, #216]	; (8004918 <SystemClock_Config+0x114>)
 8004840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004844:	6413      	str	r3, [r2, #64]	; 0x40
 8004846:	4b34      	ldr	r3, [pc, #208]	; (8004918 <SystemClock_Config+0x114>)
 8004848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800484e:	60bb      	str	r3, [r7, #8]
 8004850:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004852:	2300      	movs	r3, #0
 8004854:	607b      	str	r3, [r7, #4]
 8004856:	4b31      	ldr	r3, [pc, #196]	; (800491c <SystemClock_Config+0x118>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a30      	ldr	r2, [pc, #192]	; (800491c <SystemClock_Config+0x118>)
 800485c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	4b2e      	ldr	r3, [pc, #184]	; (800491c <SystemClock_Config+0x118>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800486a:	607b      	str	r3, [r7, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800486e:	2301      	movs	r3, #1
 8004870:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004872:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004876:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004878:	2302      	movs	r3, #2
 800487a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800487c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004880:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004882:	2308      	movs	r3, #8
 8004884:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004886:	23b4      	movs	r3, #180	; 0xb4
 8004888:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800488c:	2302      	movs	r3, #2
 800488e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8004892:	2308      	movs	r3, #8
 8004894:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004898:	2302      	movs	r3, #2
 800489a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800489e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80048a2:	4618      	mov	r0, r3
 80048a4:	f005 ff16 	bl	800a6d4 <HAL_RCC_OscConfig>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80048ae:	f000 fe91 	bl	80055d4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80048b2:	f005 fa91 	bl	8009dd8 <HAL_PWREx_EnableOverDrive>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80048bc:	f000 fe8a 	bl	80055d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048c0:	230f      	movs	r3, #15
 80048c2:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048c4:	2302      	movs	r3, #2
 80048c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80048c8:	2300      	movs	r3, #0
 80048ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80048cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80048d0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80048d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048d6:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80048d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80048dc:	2105      	movs	r1, #5
 80048de:	4618      	mov	r0, r3
 80048e0:	f005 faca 	bl	8009e78 <HAL_RCC_ClockConfig>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <SystemClock_Config+0xea>
  {
    Error_Handler();
 80048ea:	f000 fe73 	bl	80055d4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80048ee:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80048f2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80048f4:	2300      	movs	r3, #0
 80048f6:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80048f8:	2300      	movs	r3, #0
 80048fa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80048fc:	f107 030c 	add.w	r3, r7, #12
 8004900:	4618      	mov	r0, r3
 8004902:	f005 fca9 	bl	800a258 <HAL_RCCEx_PeriphCLKConfig>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 800490c:	f000 fe62 	bl	80055d4 <Error_Handler>
  }
}
 8004910:	bf00      	nop
 8004912:	3790      	adds	r7, #144	; 0x90
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40023800 	.word	0x40023800
 800491c:	40007000 	.word	0x40007000

08004920 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004926:	463b      	mov	r3, r7
 8004928:	2200      	movs	r2, #0
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	605a      	str	r2, [r3, #4]
 800492e:	609a      	str	r2, [r3, #8]
 8004930:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004932:	4b7c      	ldr	r3, [pc, #496]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004934:	4a7c      	ldr	r2, [pc, #496]	; (8004b28 <MX_ADC2_Init+0x208>)
 8004936:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004938:	4b7a      	ldr	r3, [pc, #488]	; (8004b24 <MX_ADC2_Init+0x204>)
 800493a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800493e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004940:	4b78      	ldr	r3, [pc, #480]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004942:	2200      	movs	r2, #0
 8004944:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8004946:	4b77      	ldr	r3, [pc, #476]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004948:	2201      	movs	r2, #1
 800494a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800494c:	4b75      	ldr	r3, [pc, #468]	; (8004b24 <MX_ADC2_Init+0x204>)
 800494e:	2201      	movs	r2, #1
 8004950:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004952:	4b74      	ldr	r3, [pc, #464]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800495a:	4b72      	ldr	r3, [pc, #456]	; (8004b24 <MX_ADC2_Init+0x204>)
 800495c:	2200      	movs	r2, #0
 800495e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004960:	4b70      	ldr	r3, [pc, #448]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004962:	4a72      	ldr	r2, [pc, #456]	; (8004b2c <MX_ADC2_Init+0x20c>)
 8004964:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004966:	4b6f      	ldr	r3, [pc, #444]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004968:	2200      	movs	r2, #0
 800496a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 800496c:	4b6d      	ldr	r3, [pc, #436]	; (8004b24 <MX_ADC2_Init+0x204>)
 800496e:	220e      	movs	r2, #14
 8004970:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004972:	4b6c      	ldr	r3, [pc, #432]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800497a:	4b6a      	ldr	r3, [pc, #424]	; (8004b24 <MX_ADC2_Init+0x204>)
 800497c:	2201      	movs	r2, #1
 800497e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004980:	4868      	ldr	r0, [pc, #416]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004982:	f002 fff9 	bl	8007978 <HAL_ADC_Init>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d001      	beq.n	8004990 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800498c:	f000 fe22 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004990:	230a      	movs	r3, #10
 8004992:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004994:	2301      	movs	r3, #1
 8004996:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8004998:	2306      	movs	r3, #6
 800499a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800499c:	463b      	mov	r3, r7
 800499e:	4619      	mov	r1, r3
 80049a0:	4860      	ldr	r0, [pc, #384]	; (8004b24 <MX_ADC2_Init+0x204>)
 80049a2:	f003 f93d 	bl	8007c20 <HAL_ADC_ConfigChannel>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80049ac:	f000 fe12 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80049b0:	230b      	movs	r3, #11
 80049b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80049b4:	2302      	movs	r3, #2
 80049b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80049b8:	463b      	mov	r3, r7
 80049ba:	4619      	mov	r1, r3
 80049bc:	4859      	ldr	r0, [pc, #356]	; (8004b24 <MX_ADC2_Init+0x204>)
 80049be:	f003 f92f 	bl	8007c20 <HAL_ADC_ConfigChannel>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80049c8:	f000 fe04 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80049cc:	230c      	movs	r3, #12
 80049ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80049d0:	2303      	movs	r3, #3
 80049d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80049d4:	463b      	mov	r3, r7
 80049d6:	4619      	mov	r1, r3
 80049d8:	4852      	ldr	r0, [pc, #328]	; (8004b24 <MX_ADC2_Init+0x204>)
 80049da:	f003 f921 	bl	8007c20 <HAL_ADC_ConfigChannel>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d001      	beq.n	80049e8 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80049e4:	f000 fdf6 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80049e8:	230d      	movs	r3, #13
 80049ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80049ec:	2304      	movs	r3, #4
 80049ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80049f0:	463b      	mov	r3, r7
 80049f2:	4619      	mov	r1, r3
 80049f4:	484b      	ldr	r0, [pc, #300]	; (8004b24 <MX_ADC2_Init+0x204>)
 80049f6:	f003 f913 	bl	8007c20 <HAL_ADC_ConfigChannel>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8004a00:	f000 fde8 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004a04:	2300      	movs	r3, #0
 8004a06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004a08:	2305      	movs	r3, #5
 8004a0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004a0c:	463b      	mov	r3, r7
 8004a0e:	4619      	mov	r1, r3
 8004a10:	4844      	ldr	r0, [pc, #272]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004a12:	f003 f905 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8004a1c:	f000 fdda 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004a20:	2301      	movs	r3, #1
 8004a22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004a24:	2306      	movs	r3, #6
 8004a26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004a28:	463b      	mov	r3, r7
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	483d      	ldr	r0, [pc, #244]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004a2e:	f003 f8f7 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d001      	beq.n	8004a3c <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8004a38:	f000 fdcc 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8004a40:	2307      	movs	r3, #7
 8004a42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004a44:	463b      	mov	r3, r7
 8004a46:	4619      	mov	r1, r3
 8004a48:	4836      	ldr	r0, [pc, #216]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004a4a:	f003 f8e9 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004a54:	f000 fdbe 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004a5c:	2308      	movs	r3, #8
 8004a5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004a60:	463b      	mov	r3, r7
 8004a62:	4619      	mov	r1, r3
 8004a64:	482f      	ldr	r0, [pc, #188]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004a66:	f003 f8db 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8004a70:	f000 fdb0 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004a74:	2304      	movs	r3, #4
 8004a76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8004a78:	2309      	movs	r3, #9
 8004a7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004a7c:	463b      	mov	r3, r7
 8004a7e:	4619      	mov	r1, r3
 8004a80:	4828      	ldr	r0, [pc, #160]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004a82:	f003 f8cd 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d001      	beq.n	8004a90 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8004a8c:	f000 fda2 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004a90:	2305      	movs	r3, #5
 8004a92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8004a94:	230a      	movs	r3, #10
 8004a96:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004a98:	463b      	mov	r3, r7
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	4821      	ldr	r0, [pc, #132]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004a9e:	f003 f8bf 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8004aa8:	f000 fd94 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004aac:	2306      	movs	r3, #6
 8004aae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8004ab0:	230b      	movs	r3, #11
 8004ab2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004ab4:	463b      	mov	r3, r7
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	481a      	ldr	r0, [pc, #104]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004aba:	f003 f8b1 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004ac4:	f000 fd86 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004ac8:	2307      	movs	r3, #7
 8004aca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004acc:	230c      	movs	r3, #12
 8004ace:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004ad0:	463b      	mov	r3, r7
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	4813      	ldr	r0, [pc, #76]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004ad6:	f003 f8a3 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8004ae0:	f000 fd78 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004ae4:	2308      	movs	r3, #8
 8004ae6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8004ae8:	230d      	movs	r3, #13
 8004aea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004aec:	463b      	mov	r3, r7
 8004aee:	4619      	mov	r1, r3
 8004af0:	480c      	ldr	r0, [pc, #48]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004af2:	f003 f895 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8004afc:	f000 fd6a 	bl	80055d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004b00:	2309      	movs	r3, #9
 8004b02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8004b04:	230e      	movs	r3, #14
 8004b06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004b08:	463b      	mov	r3, r7
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	4805      	ldr	r0, [pc, #20]	; (8004b24 <MX_ADC2_Init+0x204>)
 8004b0e:	f003 f887 	bl	8007c20 <HAL_ADC_ConfigChannel>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8004b18:	f000 fd5c 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	20035a7c 	.word	0x20035a7c
 8004b28:	40012100 	.word	0x40012100
 8004b2c:	0f000001 	.word	0x0f000001

08004b30 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004b34:	4b12      	ldr	r3, [pc, #72]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b36:	4a13      	ldr	r2, [pc, #76]	; (8004b84 <MX_I2C1_Init+0x54>)
 8004b38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004b3a:	4b11      	ldr	r3, [pc, #68]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b3c:	4a12      	ldr	r2, [pc, #72]	; (8004b88 <MX_I2C1_Init+0x58>)
 8004b3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004b40:	4b0f      	ldr	r3, [pc, #60]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004b46:	4b0e      	ldr	r3, [pc, #56]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004b4c:	4b0c      	ldr	r3, [pc, #48]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b52:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004b54:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004b5a:	4b09      	ldr	r3, [pc, #36]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004b60:	4b07      	ldr	r3, [pc, #28]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004b66:	4b06      	ldr	r3, [pc, #24]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b68:	2280      	movs	r2, #128	; 0x80
 8004b6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004b6c:	4804      	ldr	r0, [pc, #16]	; (8004b80 <MX_I2C1_Init+0x50>)
 8004b6e:	f004 f9a9 	bl	8008ec4 <HAL_I2C_Init>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004b78:	f000 fd2c 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004b7c:	bf00      	nop
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	20035ac4 	.word	0x20035ac4
 8004b84:	40005400 	.word	0x40005400
 8004b88:	000186a0 	.word	0x000186a0

08004b8c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004b90:	4b12      	ldr	r3, [pc, #72]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004b92:	4a13      	ldr	r2, [pc, #76]	; (8004be0 <MX_I2C2_Init+0x54>)
 8004b94:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8004b96:	4b11      	ldr	r3, [pc, #68]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004b98:	4a12      	ldr	r2, [pc, #72]	; (8004be4 <MX_I2C2_Init+0x58>)
 8004b9a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004b9c:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004ba2:	4b0e      	ldr	r3, [pc, #56]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ba8:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004baa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004bae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004bb0:	4b0a      	ldr	r3, [pc, #40]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004bb6:	4b09      	ldr	r3, [pc, #36]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004bbc:	4b07      	ldr	r3, [pc, #28]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004bc4:	2280      	movs	r2, #128	; 0x80
 8004bc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004bc8:	4804      	ldr	r0, [pc, #16]	; (8004bdc <MX_I2C2_Init+0x50>)
 8004bca:	f004 f97b 	bl	8008ec4 <HAL_I2C_Init>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d001      	beq.n	8004bd8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004bd4:	f000 fcfe 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004bd8:	bf00      	nop
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	20035b58 	.word	0x20035b58
 8004be0:	40005800 	.word	0x40005800
 8004be4:	000186a0 	.word	0x000186a0

08004be8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8004be8:	b480      	push	{r7}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004bec:	4b0c      	ldr	r3, [pc, #48]	; (8004c20 <MX_SDIO_SD_Init+0x38>)
 8004bee:	4a0d      	ldr	r2, [pc, #52]	; (8004c24 <MX_SDIO_SD_Init+0x3c>)
 8004bf0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8004bf2:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <MX_SDIO_SD_Init+0x38>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8004bf8:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <MX_SDIO_SD_Init+0x38>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004bfe:	4b08      	ldr	r3, [pc, #32]	; (8004c20 <MX_SDIO_SD_Init+0x38>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004c04:	4b06      	ldr	r3, [pc, #24]	; (8004c20 <MX_SDIO_SD_Init+0x38>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004c0a:	4b05      	ldr	r3, [pc, #20]	; (8004c20 <MX_SDIO_SD_Init+0x38>)
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8004c10:	4b03      	ldr	r3, [pc, #12]	; (8004c20 <MX_SDIO_SD_Init+0x38>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8004c16:	bf00      	nop
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr
 8004c20:	20035d58 	.word	0x20035d58
 8004c24:	40012c00 	.word	0x40012c00

08004c28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004c2c:	4b17      	ldr	r3, [pc, #92]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c2e:	4a18      	ldr	r2, [pc, #96]	; (8004c90 <MX_SPI2_Init+0x68>)
 8004c30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004c32:	4b16      	ldr	r3, [pc, #88]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004c38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004c3a:	4b14      	ldr	r3, [pc, #80]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004c40:	4b12      	ldr	r3, [pc, #72]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c42:	2200      	movs	r2, #0
 8004c44:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004c46:	4b11      	ldr	r3, [pc, #68]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c48:	2202      	movs	r2, #2
 8004c4a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004c4c:	4b0f      	ldr	r3, [pc, #60]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c4e:	2201      	movs	r2, #1
 8004c50:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004c52:	4b0e      	ldr	r3, [pc, #56]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c58:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004c5a:	4b0c      	ldr	r3, [pc, #48]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c5c:	2228      	movs	r2, #40	; 0x28
 8004c5e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004c60:	4b0a      	ldr	r3, [pc, #40]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004c66:	4b09      	ldr	r3, [pc, #36]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c6c:	4b07      	ldr	r3, [pc, #28]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004c72:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c74:	220a      	movs	r2, #10
 8004c76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004c78:	4804      	ldr	r0, [pc, #16]	; (8004c8c <MX_SPI2_Init+0x64>)
 8004c7a:	f007 fa55 	bl	800c128 <HAL_SPI_Init>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004c84:	f000 fca6 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004c88:	bf00      	nop
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	200359a4 	.word	0x200359a4
 8004c90:	40003800 	.word	0x40003800

08004c94 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b09a      	sub	sp, #104	; 0x68
 8004c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004c9a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004c9e:	2224      	movs	r2, #36	; 0x24
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f00e fbdf 	bl	8013466 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ca8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004cac:	2200      	movs	r2, #0
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004cb2:	f107 0320 	add.w	r3, r7, #32
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	605a      	str	r2, [r3, #4]
 8004cbc:	609a      	str	r2, [r3, #8]
 8004cbe:	60da      	str	r2, [r3, #12]
 8004cc0:	611a      	str	r2, [r3, #16]
 8004cc2:	615a      	str	r2, [r3, #20]
 8004cc4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004cc6:	463b      	mov	r3, r7
 8004cc8:	2220      	movs	r2, #32
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f00e fbca 	bl	8013466 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004cd2:	4b42      	ldr	r3, [pc, #264]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004cd4:	4a42      	ldr	r2, [pc, #264]	; (8004de0 <MX_TIM1_Init+0x14c>)
 8004cd6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004cd8:	4b40      	ldr	r3, [pc, #256]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cde:	4b3f      	ldr	r3, [pc, #252]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004ce4:	4b3d      	ldr	r3, [pc, #244]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004ce6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004cea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cec:	4b3b      	ldr	r3, [pc, #236]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004cf2:	4b3a      	ldr	r3, [pc, #232]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cf8:	4b38      	ldr	r3, [pc, #224]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004cfe:	4837      	ldr	r0, [pc, #220]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004d00:	f007 ffb5 	bl	800cc6e <HAL_TIM_PWM_Init>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004d0a:	f000 fc63 	bl	80055d4 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004d12:	2300      	movs	r3, #0
 8004d14:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004d16:	2301      	movs	r3, #1
 8004d18:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004d22:	2300      	movs	r3, #0
 8004d24:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004d26:	2301      	movs	r3, #1
 8004d28:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004d32:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004d36:	4619      	mov	r1, r3
 8004d38:	4828      	ldr	r0, [pc, #160]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004d3a:	f008 f801 	bl	800cd40 <HAL_TIM_Encoder_Init>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004d44:	f000 fc46 	bl	80055d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004d50:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004d54:	4619      	mov	r1, r3
 8004d56:	4821      	ldr	r0, [pc, #132]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004d58:	f008 fd28 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d001      	beq.n	8004d66 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8004d62:	f000 fc37 	bl	80055d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d66:	2360      	movs	r3, #96	; 0x60
 8004d68:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004d72:	2300      	movs	r3, #0
 8004d74:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d76:	2300      	movs	r3, #0
 8004d78:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004d82:	f107 0320 	add.w	r3, r7, #32
 8004d86:	2208      	movs	r2, #8
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4814      	ldr	r0, [pc, #80]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004d8c:	f008 f9aa 	bl	800d0e4 <HAL_TIM_PWM_ConfigChannel>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d001      	beq.n	8004d9a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8004d96:	f000 fc1d 	bl	80055d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004da2:	2300      	movs	r3, #0
 8004da4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004daa:	2300      	movs	r3, #0
 8004dac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004dae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004db2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004db4:	2300      	movs	r3, #0
 8004db6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004db8:	463b      	mov	r3, r7
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4807      	ldr	r0, [pc, #28]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004dbe:	f008 fd71 	bl	800d8a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8004dc8:	f000 fc04 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004dcc:	4803      	ldr	r0, [pc, #12]	; (8004ddc <MX_TIM1_Init+0x148>)
 8004dce:	f000 fff1 	bl	8005db4 <HAL_TIM_MspPostInit>

}
 8004dd2:	bf00      	nop
 8004dd4:	3768      	adds	r7, #104	; 0x68
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	20035d18 	.word	0x20035d18
 8004de0:	40010000 	.word	0x40010000

08004de4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08a      	sub	sp, #40	; 0x28
 8004de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004dea:	f107 0320 	add.w	r3, r7, #32
 8004dee:	2200      	movs	r2, #0
 8004df0:	601a      	str	r2, [r3, #0]
 8004df2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004df4:	1d3b      	adds	r3, r7, #4
 8004df6:	2200      	movs	r2, #0
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	605a      	str	r2, [r3, #4]
 8004dfc:	609a      	str	r2, [r3, #8]
 8004dfe:	60da      	str	r2, [r3, #12]
 8004e00:	611a      	str	r2, [r3, #16]
 8004e02:	615a      	str	r2, [r3, #20]
 8004e04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004e06:	4b27      	ldr	r3, [pc, #156]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e08:	4a27      	ldr	r2, [pc, #156]	; (8004ea8 <MX_TIM3_Init+0xc4>)
 8004e0a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004e0c:	4b25      	ldr	r3, [pc, #148]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e12:	4b24      	ldr	r3, [pc, #144]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004e18:	4b22      	ldr	r3, [pc, #136]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e1e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e20:	4b20      	ldr	r3, [pc, #128]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e26:	4b1f      	ldr	r3, [pc, #124]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004e2c:	481d      	ldr	r0, [pc, #116]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e2e:	f007 ff1e 	bl	800cc6e <HAL_TIM_PWM_Init>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d001      	beq.n	8004e3c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004e38:	f000 fbcc 	bl	80055d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e40:	2300      	movs	r3, #0
 8004e42:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004e44:	f107 0320 	add.w	r3, r7, #32
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4816      	ldr	r0, [pc, #88]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e4c:	f008 fcae 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004e56:	f000 fbbd 	bl	80055d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004e5a:	2360      	movs	r3, #96	; 0x60
 8004e5c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004e6a:	1d3b      	adds	r3, r7, #4
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	4619      	mov	r1, r3
 8004e70:	480c      	ldr	r0, [pc, #48]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e72:	f008 f937 	bl	800d0e4 <HAL_TIM_PWM_ConfigChannel>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004e7c:	f000 fbaa 	bl	80055d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004e80:	1d3b      	adds	r3, r7, #4
 8004e82:	2204      	movs	r2, #4
 8004e84:	4619      	mov	r1, r3
 8004e86:	4807      	ldr	r0, [pc, #28]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e88:	f008 f92c 	bl	800d0e4 <HAL_TIM_PWM_ConfigChannel>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004e92:	f000 fb9f 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004e96:	4803      	ldr	r0, [pc, #12]	; (8004ea4 <MX_TIM3_Init+0xc0>)
 8004e98:	f000 ff8c 	bl	8005db4 <HAL_TIM_MspPostInit>

}
 8004e9c:	bf00      	nop
 8004e9e:	3728      	adds	r7, #40	; 0x28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	20035bb0 	.word	0x20035bb0
 8004ea8:	40000400 	.word	0x40000400

08004eac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b08a      	sub	sp, #40	; 0x28
 8004eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004eb2:	f107 0320 	add.w	r3, r7, #32
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	601a      	str	r2, [r3, #0]
 8004eba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ebc:	1d3b      	adds	r3, r7, #4
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	605a      	str	r2, [r3, #4]
 8004ec4:	609a      	str	r2, [r3, #8]
 8004ec6:	60da      	str	r2, [r3, #12]
 8004ec8:	611a      	str	r2, [r3, #16]
 8004eca:	615a      	str	r2, [r3, #20]
 8004ecc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004ece:	4b27      	ldr	r3, [pc, #156]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004ed0:	4a27      	ldr	r2, [pc, #156]	; (8004f70 <MX_TIM4_Init+0xc4>)
 8004ed2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004ed4:	4b25      	ldr	r3, [pc, #148]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eda:	4b24      	ldr	r3, [pc, #144]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8004ee0:	4b22      	ldr	r3, [pc, #136]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004ee2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004ee6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ee8:	4b20      	ldr	r3, [pc, #128]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004eee:	4b1f      	ldr	r3, [pc, #124]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004ef4:	481d      	ldr	r0, [pc, #116]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004ef6:	f007 feba 	bl	800cc6e <HAL_TIM_PWM_Init>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8004f00:	f000 fb68 	bl	80055d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f04:	2300      	movs	r3, #0
 8004f06:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004f0c:	f107 0320 	add.w	r3, r7, #32
 8004f10:	4619      	mov	r1, r3
 8004f12:	4816      	ldr	r0, [pc, #88]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004f14:	f008 fc4a 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8004f1e:	f000 fb59 	bl	80055d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f22:	2360      	movs	r3, #96	; 0x60
 8004f24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004f26:	2300      	movs	r3, #0
 8004f28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004f32:	1d3b      	adds	r3, r7, #4
 8004f34:	2208      	movs	r2, #8
 8004f36:	4619      	mov	r1, r3
 8004f38:	480c      	ldr	r0, [pc, #48]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004f3a:	f008 f8d3 	bl	800d0e4 <HAL_TIM_PWM_ConfigChannel>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d001      	beq.n	8004f48 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004f44:	f000 fb46 	bl	80055d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004f48:	1d3b      	adds	r3, r7, #4
 8004f4a:	220c      	movs	r2, #12
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	4807      	ldr	r0, [pc, #28]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004f50:	f008 f8c8 	bl	800d0e4 <HAL_TIM_PWM_ConfigChannel>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8004f5a:	f000 fb3b 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004f5e:	4803      	ldr	r0, [pc, #12]	; (8004f6c <MX_TIM4_Init+0xc0>)
 8004f60:	f000 ff28 	bl	8005db4 <HAL_TIM_MspPostInit>

}
 8004f64:	bf00      	nop
 8004f66:	3728      	adds	r7, #40	; 0x28
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	20035a3c 	.word	0x20035a3c
 8004f70:	40000800 	.word	0x40000800

08004f74 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f7a:	463b      	mov	r3, r7
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	601a      	str	r2, [r3, #0]
 8004f80:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004f82:	4b15      	ldr	r3, [pc, #84]	; (8004fd8 <MX_TIM6_Init+0x64>)
 8004f84:	4a15      	ldr	r2, [pc, #84]	; (8004fdc <MX_TIM6_Init+0x68>)
 8004f86:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8004f88:	4b13      	ldr	r3, [pc, #76]	; (8004fd8 <MX_TIM6_Init+0x64>)
 8004f8a:	2259      	movs	r2, #89	; 0x59
 8004f8c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f8e:	4b12      	ldr	r3, [pc, #72]	; (8004fd8 <MX_TIM6_Init+0x64>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004f94:	4b10      	ldr	r3, [pc, #64]	; (8004fd8 <MX_TIM6_Init+0x64>)
 8004f96:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f9a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004f9c:	4b0e      	ldr	r3, [pc, #56]	; (8004fd8 <MX_TIM6_Init+0x64>)
 8004f9e:	2280      	movs	r2, #128	; 0x80
 8004fa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004fa2:	480d      	ldr	r0, [pc, #52]	; (8004fd8 <MX_TIM6_Init+0x64>)
 8004fa4:	f007 fe14 	bl	800cbd0 <HAL_TIM_Base_Init>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004fae:	f000 fb11 	bl	80055d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004fba:	463b      	mov	r3, r7
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4806      	ldr	r0, [pc, #24]	; (8004fd8 <MX_TIM6_Init+0x64>)
 8004fc0:	f008 fbf4 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004fca:	f000 fb03 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004fce:	bf00      	nop
 8004fd0:	3708      	adds	r7, #8
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20035cd8 	.word	0x20035cd8
 8004fdc:	40001000 	.word	0x40001000

08004fe0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fe6:	463b      	mov	r3, r7
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004fee:	4b14      	ldr	r3, [pc, #80]	; (8005040 <MX_TIM7_Init+0x60>)
 8004ff0:	4a14      	ldr	r2, [pc, #80]	; (8005044 <MX_TIM7_Init+0x64>)
 8004ff2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8004ff4:	4b12      	ldr	r3, [pc, #72]	; (8005040 <MX_TIM7_Init+0x60>)
 8004ff6:	22b3      	movs	r2, #179	; 0xb3
 8004ff8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ffa:	4b11      	ldr	r3, [pc, #68]	; (8005040 <MX_TIM7_Init+0x60>)
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 8005000:	4b0f      	ldr	r3, [pc, #60]	; (8005040 <MX_TIM7_Init+0x60>)
 8005002:	2231      	movs	r2, #49	; 0x31
 8005004:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005006:	4b0e      	ldr	r3, [pc, #56]	; (8005040 <MX_TIM7_Init+0x60>)
 8005008:	2280      	movs	r2, #128	; 0x80
 800500a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800500c:	480c      	ldr	r0, [pc, #48]	; (8005040 <MX_TIM7_Init+0x60>)
 800500e:	f007 fddf 	bl	800cbd0 <HAL_TIM_Base_Init>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d001      	beq.n	800501c <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8005018:	f000 fadc 	bl	80055d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800501c:	2300      	movs	r3, #0
 800501e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005020:	2300      	movs	r3, #0
 8005022:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005024:	463b      	mov	r3, r7
 8005026:	4619      	mov	r1, r3
 8005028:	4805      	ldr	r0, [pc, #20]	; (8005040 <MX_TIM7_Init+0x60>)
 800502a:	f008 fbbf 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d001      	beq.n	8005038 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8005034:	f000 face 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005038:	bf00      	nop
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	20035e7c 	.word	0x20035e7c
 8005044:	40001400 	.word	0x40001400

08005048 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08c      	sub	sp, #48	; 0x30
 800504c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800504e:	f107 030c 	add.w	r3, r7, #12
 8005052:	2224      	movs	r2, #36	; 0x24
 8005054:	2100      	movs	r1, #0
 8005056:	4618      	mov	r0, r3
 8005058:	f00e fa05 	bl	8013466 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800505c:	1d3b      	adds	r3, r7, #4
 800505e:	2200      	movs	r2, #0
 8005060:	601a      	str	r2, [r3, #0]
 8005062:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005064:	4b22      	ldr	r3, [pc, #136]	; (80050f0 <MX_TIM8_Init+0xa8>)
 8005066:	4a23      	ldr	r2, [pc, #140]	; (80050f4 <MX_TIM8_Init+0xac>)
 8005068:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800506a:	4b21      	ldr	r3, [pc, #132]	; (80050f0 <MX_TIM8_Init+0xa8>)
 800506c:	2200      	movs	r2, #0
 800506e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8005070:	4b1f      	ldr	r3, [pc, #124]	; (80050f0 <MX_TIM8_Init+0xa8>)
 8005072:	2210      	movs	r2, #16
 8005074:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8005076:	4b1e      	ldr	r3, [pc, #120]	; (80050f0 <MX_TIM8_Init+0xa8>)
 8005078:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800507c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800507e:	4b1c      	ldr	r3, [pc, #112]	; (80050f0 <MX_TIM8_Init+0xa8>)
 8005080:	2200      	movs	r2, #0
 8005082:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005084:	4b1a      	ldr	r3, [pc, #104]	; (80050f0 <MX_TIM8_Init+0xa8>)
 8005086:	2200      	movs	r2, #0
 8005088:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800508a:	4b19      	ldr	r3, [pc, #100]	; (80050f0 <MX_TIM8_Init+0xa8>)
 800508c:	2200      	movs	r2, #0
 800508e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005090:	2303      	movs	r3, #3
 8005092:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005094:	2300      	movs	r3, #0
 8005096:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005098:	2301      	movs	r3, #1
 800509a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800509c:	2300      	movs	r3, #0
 800509e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80050a0:	2300      	movs	r3, #0
 80050a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80050a4:	2300      	movs	r3, #0
 80050a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80050a8:	2301      	movs	r3, #1
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80050ac:	2300      	movs	r3, #0
 80050ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80050b0:	2300      	movs	r3, #0
 80050b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80050b4:	f107 030c 	add.w	r3, r7, #12
 80050b8:	4619      	mov	r1, r3
 80050ba:	480d      	ldr	r0, [pc, #52]	; (80050f0 <MX_TIM8_Init+0xa8>)
 80050bc:	f007 fe40 	bl	800cd40 <HAL_TIM_Encoder_Init>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d001      	beq.n	80050ca <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80050c6:	f000 fa85 	bl	80055d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050ca:	2300      	movs	r3, #0
 80050cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050ce:	2300      	movs	r3, #0
 80050d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80050d2:	1d3b      	adds	r3, r7, #4
 80050d4:	4619      	mov	r1, r3
 80050d6:	4806      	ldr	r0, [pc, #24]	; (80050f0 <MX_TIM8_Init+0xa8>)
 80050d8:	f008 fb68 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80050e2:	f000 fa77 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80050e6:	bf00      	nop
 80050e8:	3730      	adds	r7, #48	; 0x30
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	200359fc 	.word	0x200359fc
 80050f4:	40010400 	.word	0x40010400

080050f8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b088      	sub	sp, #32
 80050fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80050fe:	1d3b      	adds	r3, r7, #4
 8005100:	2200      	movs	r2, #0
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	605a      	str	r2, [r3, #4]
 8005106:	609a      	str	r2, [r3, #8]
 8005108:	60da      	str	r2, [r3, #12]
 800510a:	611a      	str	r2, [r3, #16]
 800510c:	615a      	str	r2, [r3, #20]
 800510e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8005110:	4b1e      	ldr	r3, [pc, #120]	; (800518c <MX_TIM10_Init+0x94>)
 8005112:	4a1f      	ldr	r2, [pc, #124]	; (8005190 <MX_TIM10_Init+0x98>)
 8005114:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8005116:	4b1d      	ldr	r3, [pc, #116]	; (800518c <MX_TIM10_Init+0x94>)
 8005118:	2200      	movs	r2, #0
 800511a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800511c:	4b1b      	ldr	r3, [pc, #108]	; (800518c <MX_TIM10_Init+0x94>)
 800511e:	2200      	movs	r2, #0
 8005120:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8005122:	4b1a      	ldr	r3, [pc, #104]	; (800518c <MX_TIM10_Init+0x94>)
 8005124:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005128:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800512a:	4b18      	ldr	r3, [pc, #96]	; (800518c <MX_TIM10_Init+0x94>)
 800512c:	2200      	movs	r2, #0
 800512e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005130:	4b16      	ldr	r3, [pc, #88]	; (800518c <MX_TIM10_Init+0x94>)
 8005132:	2200      	movs	r2, #0
 8005134:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8005136:	4815      	ldr	r0, [pc, #84]	; (800518c <MX_TIM10_Init+0x94>)
 8005138:	f007 fd4a 	bl	800cbd0 <HAL_TIM_Base_Init>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8005142:	f000 fa47 	bl	80055d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8005146:	4811      	ldr	r0, [pc, #68]	; (800518c <MX_TIM10_Init+0x94>)
 8005148:	f007 fd91 	bl	800cc6e <HAL_TIM_PWM_Init>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d001      	beq.n	8005156 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8005152:	f000 fa3f 	bl	80055d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005156:	2360      	movs	r3, #96	; 0x60
 8005158:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800515a:	2300      	movs	r3, #0
 800515c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800515e:	2300      	movs	r3, #0
 8005160:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005162:	2300      	movs	r3, #0
 8005164:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005166:	1d3b      	adds	r3, r7, #4
 8005168:	2200      	movs	r2, #0
 800516a:	4619      	mov	r1, r3
 800516c:	4807      	ldr	r0, [pc, #28]	; (800518c <MX_TIM10_Init+0x94>)
 800516e:	f007 ffb9 	bl	800d0e4 <HAL_TIM_PWM_ConfigChannel>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8005178:	f000 fa2c 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800517c:	4803      	ldr	r0, [pc, #12]	; (800518c <MX_TIM10_Init+0x94>)
 800517e:	f000 fe19 	bl	8005db4 <HAL_TIM_MspPostInit>

}
 8005182:	bf00      	nop
 8005184:	3720      	adds	r7, #32
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	20035b18 	.word	0x20035b18
 8005190:	40014400 	.word	0x40014400

08005194 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b088      	sub	sp, #32
 8005198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800519a:	1d3b      	adds	r3, r7, #4
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]
 80051a0:	605a      	str	r2, [r3, #4]
 80051a2:	609a      	str	r2, [r3, #8]
 80051a4:	60da      	str	r2, [r3, #12]
 80051a6:	611a      	str	r2, [r3, #16]
 80051a8:	615a      	str	r2, [r3, #20]
 80051aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80051ac:	4b1e      	ldr	r3, [pc, #120]	; (8005228 <MX_TIM11_Init+0x94>)
 80051ae:	4a1f      	ldr	r2, [pc, #124]	; (800522c <MX_TIM11_Init+0x98>)
 80051b0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80051b2:	4b1d      	ldr	r3, [pc, #116]	; (8005228 <MX_TIM11_Init+0x94>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051b8:	4b1b      	ldr	r3, [pc, #108]	; (8005228 <MX_TIM11_Init+0x94>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80051be:	4b1a      	ldr	r3, [pc, #104]	; (8005228 <MX_TIM11_Init+0x94>)
 80051c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051c4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051c6:	4b18      	ldr	r3, [pc, #96]	; (8005228 <MX_TIM11_Init+0x94>)
 80051c8:	2200      	movs	r2, #0
 80051ca:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051cc:	4b16      	ldr	r3, [pc, #88]	; (8005228 <MX_TIM11_Init+0x94>)
 80051ce:	2200      	movs	r2, #0
 80051d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80051d2:	4815      	ldr	r0, [pc, #84]	; (8005228 <MX_TIM11_Init+0x94>)
 80051d4:	f007 fcfc 	bl	800cbd0 <HAL_TIM_Base_Init>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80051de:	f000 f9f9 	bl	80055d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80051e2:	4811      	ldr	r0, [pc, #68]	; (8005228 <MX_TIM11_Init+0x94>)
 80051e4:	f007 fd43 	bl	800cc6e <HAL_TIM_PWM_Init>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80051ee:	f000 f9f1 	bl	80055d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80051f2:	2360      	movs	r3, #96	; 0x60
 80051f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80051f6:	2300      	movs	r3, #0
 80051f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80051fa:	2300      	movs	r3, #0
 80051fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80051fe:	2300      	movs	r3, #0
 8005200:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005202:	1d3b      	adds	r3, r7, #4
 8005204:	2200      	movs	r2, #0
 8005206:	4619      	mov	r1, r3
 8005208:	4807      	ldr	r0, [pc, #28]	; (8005228 <MX_TIM11_Init+0x94>)
 800520a:	f007 ff6b 	bl	800d0e4 <HAL_TIM_PWM_ConfigChannel>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8005214:	f000 f9de 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8005218:	4803      	ldr	r0, [pc, #12]	; (8005228 <MX_TIM11_Init+0x94>)
 800521a:	f000 fdcb 	bl	8005db4 <HAL_TIM_MspPostInit>

}
 800521e:	bf00      	nop
 8005220:	3720      	adds	r7, #32
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	20035c38 	.word	0x20035c38
 800522c:	40014800 	.word	0x40014800

08005230 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8005234:	4b0e      	ldr	r3, [pc, #56]	; (8005270 <MX_TIM13_Init+0x40>)
 8005236:	4a0f      	ldr	r2, [pc, #60]	; (8005274 <MX_TIM13_Init+0x44>)
 8005238:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 800523a:	4b0d      	ldr	r3, [pc, #52]	; (8005270 <MX_TIM13_Init+0x40>)
 800523c:	2259      	movs	r2, #89	; 0x59
 800523e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005240:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <MX_TIM13_Init+0x40>)
 8005242:	2200      	movs	r2, #0
 8005244:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8005246:	4b0a      	ldr	r3, [pc, #40]	; (8005270 <MX_TIM13_Init+0x40>)
 8005248:	f242 720f 	movw	r2, #9999	; 0x270f
 800524c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800524e:	4b08      	ldr	r3, [pc, #32]	; (8005270 <MX_TIM13_Init+0x40>)
 8005250:	2200      	movs	r2, #0
 8005252:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005254:	4b06      	ldr	r3, [pc, #24]	; (8005270 <MX_TIM13_Init+0x40>)
 8005256:	2280      	movs	r2, #128	; 0x80
 8005258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800525a:	4805      	ldr	r0, [pc, #20]	; (8005270 <MX_TIM13_Init+0x40>)
 800525c:	f007 fcb8 	bl	800cbd0 <HAL_TIM_Base_Init>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8005266:	f000 f9b5 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800526a:	bf00      	nop
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20035bf8 	.word	0x20035bf8
 8005274:	40001c00 	.word	0x40001c00

08005278 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800527c:	4b11      	ldr	r3, [pc, #68]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 800527e:	4a12      	ldr	r2, [pc, #72]	; (80052c8 <MX_USART2_UART_Init+0x50>)
 8005280:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005282:	4b10      	ldr	r3, [pc, #64]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 8005284:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005288:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800528a:	4b0e      	ldr	r3, [pc, #56]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 800528c:	2200      	movs	r2, #0
 800528e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005290:	4b0c      	ldr	r3, [pc, #48]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 8005292:	2200      	movs	r2, #0
 8005294:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005296:	4b0b      	ldr	r3, [pc, #44]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 8005298:	2200      	movs	r2, #0
 800529a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800529c:	4b09      	ldr	r3, [pc, #36]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 800529e:	220c      	movs	r2, #12
 80052a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052a2:	4b08      	ldr	r3, [pc, #32]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80052a8:	4b06      	ldr	r3, [pc, #24]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80052ae:	4805      	ldr	r0, [pc, #20]	; (80052c4 <MX_USART2_UART_Init+0x4c>)
 80052b0:	f008 fb5e 	bl	800d970 <HAL_UART_Init>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80052ba:	f000 f98b 	bl	80055d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80052be:	bf00      	nop
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	20035ddc 	.word	0x20035ddc
 80052c8:	40004400 	.word	0x40004400

080052cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b082      	sub	sp, #8
 80052d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80052d2:	2300      	movs	r3, #0
 80052d4:	607b      	str	r3, [r7, #4]
 80052d6:	4b14      	ldr	r3, [pc, #80]	; (8005328 <MX_DMA_Init+0x5c>)
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	4a13      	ldr	r2, [pc, #76]	; (8005328 <MX_DMA_Init+0x5c>)
 80052dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80052e0:	6313      	str	r3, [r2, #48]	; 0x30
 80052e2:	4b11      	ldr	r3, [pc, #68]	; (8005328 <MX_DMA_Init+0x5c>)
 80052e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ea:	607b      	str	r3, [r7, #4]
 80052ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80052ee:	2200      	movs	r2, #0
 80052f0:	2100      	movs	r1, #0
 80052f2:	203a      	movs	r0, #58	; 0x3a
 80052f4:	f003 f81f 	bl	8008336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80052f8:	203a      	movs	r0, #58	; 0x3a
 80052fa:	f003 f838 	bl	800836e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80052fe:	2200      	movs	r2, #0
 8005300:	2100      	movs	r1, #0
 8005302:	203b      	movs	r0, #59	; 0x3b
 8005304:	f003 f817 	bl	8008336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8005308:	203b      	movs	r0, #59	; 0x3b
 800530a:	f003 f830 	bl	800836e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800530e:	2200      	movs	r2, #0
 8005310:	2100      	movs	r1, #0
 8005312:	2045      	movs	r0, #69	; 0x45
 8005314:	f003 f80f 	bl	8008336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8005318:	2045      	movs	r0, #69	; 0x45
 800531a:	f003 f828 	bl	800836e <HAL_NVIC_EnableIRQ>

}
 800531e:	bf00      	nop
 8005320:	3708      	adds	r7, #8
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	40023800 	.word	0x40023800

0800532c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b08c      	sub	sp, #48	; 0x30
 8005330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005332:	f107 031c 	add.w	r3, r7, #28
 8005336:	2200      	movs	r2, #0
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	605a      	str	r2, [r3, #4]
 800533c:	609a      	str	r2, [r3, #8]
 800533e:	60da      	str	r2, [r3, #12]
 8005340:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005342:	2300      	movs	r3, #0
 8005344:	61bb      	str	r3, [r7, #24]
 8005346:	4b9c      	ldr	r3, [pc, #624]	; (80055b8 <MX_GPIO_Init+0x28c>)
 8005348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534a:	4a9b      	ldr	r2, [pc, #620]	; (80055b8 <MX_GPIO_Init+0x28c>)
 800534c:	f043 0310 	orr.w	r3, r3, #16
 8005350:	6313      	str	r3, [r2, #48]	; 0x30
 8005352:	4b99      	ldr	r3, [pc, #612]	; (80055b8 <MX_GPIO_Init+0x28c>)
 8005354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800535e:	2300      	movs	r3, #0
 8005360:	617b      	str	r3, [r7, #20]
 8005362:	4b95      	ldr	r3, [pc, #596]	; (80055b8 <MX_GPIO_Init+0x28c>)
 8005364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005366:	4a94      	ldr	r2, [pc, #592]	; (80055b8 <MX_GPIO_Init+0x28c>)
 8005368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800536c:	6313      	str	r3, [r2, #48]	; 0x30
 800536e:	4b92      	ldr	r3, [pc, #584]	; (80055b8 <MX_GPIO_Init+0x28c>)
 8005370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800537a:	2300      	movs	r3, #0
 800537c:	613b      	str	r3, [r7, #16]
 800537e:	4b8e      	ldr	r3, [pc, #568]	; (80055b8 <MX_GPIO_Init+0x28c>)
 8005380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005382:	4a8d      	ldr	r2, [pc, #564]	; (80055b8 <MX_GPIO_Init+0x28c>)
 8005384:	f043 0304 	orr.w	r3, r3, #4
 8005388:	6313      	str	r3, [r2, #48]	; 0x30
 800538a:	4b8b      	ldr	r3, [pc, #556]	; (80055b8 <MX_GPIO_Init+0x28c>)
 800538c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800538e:	f003 0304 	and.w	r3, r3, #4
 8005392:	613b      	str	r3, [r7, #16]
 8005394:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005396:	2300      	movs	r3, #0
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	4b87      	ldr	r3, [pc, #540]	; (80055b8 <MX_GPIO_Init+0x28c>)
 800539c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800539e:	4a86      	ldr	r2, [pc, #536]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053a0:	f043 0301 	orr.w	r3, r3, #1
 80053a4:	6313      	str	r3, [r2, #48]	; 0x30
 80053a6:	4b84      	ldr	r3, [pc, #528]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053b2:	2300      	movs	r3, #0
 80053b4:	60bb      	str	r3, [r7, #8]
 80053b6:	4b80      	ldr	r3, [pc, #512]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ba:	4a7f      	ldr	r2, [pc, #508]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053bc:	f043 0302 	orr.w	r3, r3, #2
 80053c0:	6313      	str	r3, [r2, #48]	; 0x30
 80053c2:	4b7d      	ldr	r3, [pc, #500]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	60bb      	str	r3, [r7, #8]
 80053cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80053ce:	2300      	movs	r3, #0
 80053d0:	607b      	str	r3, [r7, #4]
 80053d2:	4b79      	ldr	r3, [pc, #484]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d6:	4a78      	ldr	r2, [pc, #480]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053d8:	f043 0308 	orr.w	r3, r3, #8
 80053dc:	6313      	str	r3, [r2, #48]	; 0x30
 80053de:	4b76      	ldr	r3, [pc, #472]	; (80055b8 <MX_GPIO_Init+0x28c>)
 80053e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e2:	f003 0308 	and.w	r3, r3, #8
 80053e6:	607b      	str	r3, [r7, #4]
 80053e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80053ea:	2200      	movs	r2, #0
 80053ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80053f0:	4872      	ldr	r0, [pc, #456]	; (80055bc <MX_GPIO_Init+0x290>)
 80053f2:	f003 fd35 	bl	8008e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80053f6:	2200      	movs	r2, #0
 80053f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053fc:	4870      	ldr	r0, [pc, #448]	; (80055c0 <MX_GPIO_Init+0x294>)
 80053fe:	f003 fd2f 	bl	8008e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8005402:	2200      	movs	r2, #0
 8005404:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005408:	486e      	ldr	r0, [pc, #440]	; (80055c4 <MX_GPIO_Init+0x298>)
 800540a:	f003 fd29 	bl	8008e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800540e:	2200      	movs	r2, #0
 8005410:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8005414:	486c      	ldr	r0, [pc, #432]	; (80055c8 <MX_GPIO_Init+0x29c>)
 8005416:	f003 fd23 	bl	8008e60 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800541a:	2304      	movs	r3, #4
 800541c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800541e:	4b6b      	ldr	r3, [pc, #428]	; (80055cc <MX_GPIO_Init+0x2a0>)
 8005420:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005422:	2300      	movs	r3, #0
 8005424:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005426:	f107 031c 	add.w	r3, r7, #28
 800542a:	4619      	mov	r1, r3
 800542c:	4863      	ldr	r0, [pc, #396]	; (80055bc <MX_GPIO_Init+0x290>)
 800542e:	f003 fb55 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005432:	230f      	movs	r3, #15
 8005434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005436:	2303      	movs	r3, #3
 8005438:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800543a:	2300      	movs	r3, #0
 800543c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800543e:	f107 031c 	add.w	r3, r7, #28
 8005442:	4619      	mov	r1, r3
 8005444:	4862      	ldr	r0, [pc, #392]	; (80055d0 <MX_GPIO_Init+0x2a4>)
 8005446:	f003 fb49 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800544a:	23e1      	movs	r3, #225	; 0xe1
 800544c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800544e:	2303      	movs	r3, #3
 8005450:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005452:	2300      	movs	r3, #0
 8005454:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005456:	f107 031c 	add.w	r3, r7, #28
 800545a:	4619      	mov	r1, r3
 800545c:	485a      	ldr	r0, [pc, #360]	; (80055c8 <MX_GPIO_Init+0x29c>)
 800545e:	f003 fb3d 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005462:	2303      	movs	r3, #3
 8005464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005466:	2303      	movs	r3, #3
 8005468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546a:	2300      	movs	r3, #0
 800546c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800546e:	f107 031c 	add.w	r3, r7, #28
 8005472:	4619      	mov	r1, r3
 8005474:	4852      	ldr	r0, [pc, #328]	; (80055c0 <MX_GPIO_Init+0x294>)
 8005476:	f003 fb31 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800547a:	2304      	movs	r3, #4
 800547c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800547e:	2300      	movs	r3, #0
 8005480:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005482:	2301      	movs	r3, #1
 8005484:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005486:	f107 031c 	add.w	r3, r7, #28
 800548a:	4619      	mov	r1, r3
 800548c:	484c      	ldr	r0, [pc, #304]	; (80055c0 <MX_GPIO_Init+0x294>)
 800548e:	f003 fb25 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8005492:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8005496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005498:	2300      	movs	r3, #0
 800549a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800549c:	2301      	movs	r3, #1
 800549e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80054a0:	f107 031c 	add.w	r3, r7, #28
 80054a4:	4619      	mov	r1, r3
 80054a6:	4845      	ldr	r0, [pc, #276]	; (80055bc <MX_GPIO_Init+0x290>)
 80054a8:	f003 fb18 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80054ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80054b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054b2:	2301      	movs	r3, #1
 80054b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054b6:	2300      	movs	r3, #0
 80054b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054ba:	2300      	movs	r3, #0
 80054bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80054be:	f107 031c 	add.w	r3, r7, #28
 80054c2:	4619      	mov	r1, r3
 80054c4:	483d      	ldr	r0, [pc, #244]	; (80055bc <MX_GPIO_Init+0x290>)
 80054c6:	f003 fb09 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80054ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054d0:	2301      	movs	r3, #1
 80054d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d4:	2300      	movs	r3, #0
 80054d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054d8:	2300      	movs	r3, #0
 80054da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054dc:	f107 031c 	add.w	r3, r7, #28
 80054e0:	4619      	mov	r1, r3
 80054e2:	4837      	ldr	r0, [pc, #220]	; (80055c0 <MX_GPIO_Init+0x294>)
 80054e4:	f003 fafa 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80054e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80054ee:	4b37      	ldr	r3, [pc, #220]	; (80055cc <MX_GPIO_Init+0x2a0>)
 80054f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f2:	2300      	movs	r3, #0
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054f6:	f107 031c 	add.w	r3, r7, #28
 80054fa:	4619      	mov	r1, r3
 80054fc:	4831      	ldr	r0, [pc, #196]	; (80055c4 <MX_GPIO_Init+0x298>)
 80054fe:	f003 faed 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005506:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005508:	2301      	movs	r3, #1
 800550a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800550c:	2300      	movs	r3, #0
 800550e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005510:	2300      	movs	r3, #0
 8005512:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005514:	f107 031c 	add.w	r3, r7, #28
 8005518:	4619      	mov	r1, r3
 800551a:	482a      	ldr	r0, [pc, #168]	; (80055c4 <MX_GPIO_Init+0x298>)
 800551c:	f003 fade 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005524:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005526:	2301      	movs	r3, #1
 8005528:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800552a:	2301      	movs	r3, #1
 800552c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800552e:	2300      	movs	r3, #0
 8005530:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005532:	f107 031c 	add.w	r3, r7, #28
 8005536:	4619      	mov	r1, r3
 8005538:	4822      	ldr	r0, [pc, #136]	; (80055c4 <MX_GPIO_Init+0x298>)
 800553a:	f003 facf 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800553e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005542:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005544:	2301      	movs	r3, #1
 8005546:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005548:	2300      	movs	r3, #0
 800554a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800554c:	2300      	movs	r3, #0
 800554e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005550:	f107 031c 	add.w	r3, r7, #28
 8005554:	4619      	mov	r1, r3
 8005556:	481c      	ldr	r0, [pc, #112]	; (80055c8 <MX_GPIO_Init+0x29c>)
 8005558:	f003 fac0 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800555c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005562:	2300      	movs	r3, #0
 8005564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005566:	2300      	movs	r3, #0
 8005568:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800556a:	f107 031c 	add.w	r3, r7, #28
 800556e:	4619      	mov	r1, r3
 8005570:	4815      	ldr	r0, [pc, #84]	; (80055c8 <MX_GPIO_Init+0x29c>)
 8005572:	f003 fab3 	bl	8008adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8005576:	239b      	movs	r3, #155	; 0x9b
 8005578:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800557a:	2300      	movs	r3, #0
 800557c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800557e:	2301      	movs	r3, #1
 8005580:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005582:	f107 031c 	add.w	r3, r7, #28
 8005586:	4619      	mov	r1, r3
 8005588:	480e      	ldr	r0, [pc, #56]	; (80055c4 <MX_GPIO_Init+0x298>)
 800558a:	f003 faa7 	bl	8008adc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800558e:	2200      	movs	r2, #0
 8005590:	2100      	movs	r1, #0
 8005592:	2008      	movs	r0, #8
 8005594:	f002 fecf 	bl	8008336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8005598:	2008      	movs	r0, #8
 800559a:	f002 fee8 	bl	800836e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800559e:	2200      	movs	r2, #0
 80055a0:	2100      	movs	r1, #0
 80055a2:	2017      	movs	r0, #23
 80055a4:	f002 fec7 	bl	8008336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80055a8:	2017      	movs	r0, #23
 80055aa:	f002 fee0 	bl	800836e <HAL_NVIC_EnableIRQ>

}
 80055ae:	bf00      	nop
 80055b0:	3730      	adds	r7, #48	; 0x30
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	40023800 	.word	0x40023800
 80055bc:	40021000 	.word	0x40021000
 80055c0:	40020400 	.word	0x40020400
 80055c4:	40020c00 	.word	0x40020c00
 80055c8:	40020000 	.word	0x40020000
 80055cc:	10310000 	.word	0x10310000
 80055d0:	40020800 	.word	0x40020800

080055d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80055d8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80055da:	e7fe      	b.n	80055da <Error_Handler+0x6>

080055dc <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 80055e0:	bf00      	nop
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
	...

080055ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055f2:	2300      	movs	r3, #0
 80055f4:	607b      	str	r3, [r7, #4]
 80055f6:	4b10      	ldr	r3, [pc, #64]	; (8005638 <HAL_MspInit+0x4c>)
 80055f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fa:	4a0f      	ldr	r2, [pc, #60]	; (8005638 <HAL_MspInit+0x4c>)
 80055fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005600:	6453      	str	r3, [r2, #68]	; 0x44
 8005602:	4b0d      	ldr	r3, [pc, #52]	; (8005638 <HAL_MspInit+0x4c>)
 8005604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800560a:	607b      	str	r3, [r7, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800560e:	2300      	movs	r3, #0
 8005610:	603b      	str	r3, [r7, #0]
 8005612:	4b09      	ldr	r3, [pc, #36]	; (8005638 <HAL_MspInit+0x4c>)
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	4a08      	ldr	r2, [pc, #32]	; (8005638 <HAL_MspInit+0x4c>)
 8005618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800561c:	6413      	str	r3, [r2, #64]	; 0x40
 800561e:	4b06      	ldr	r3, [pc, #24]	; (8005638 <HAL_MspInit+0x4c>)
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005626:	603b      	str	r3, [r7, #0]
 8005628:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800562a:	bf00      	nop
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop
 8005638:	40023800 	.word	0x40023800

0800563c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b08c      	sub	sp, #48	; 0x30
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005644:	f107 031c 	add.w	r3, r7, #28
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
 800564c:	605a      	str	r2, [r3, #4]
 800564e:	609a      	str	r2, [r3, #8]
 8005650:	60da      	str	r2, [r3, #12]
 8005652:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a4a      	ldr	r2, [pc, #296]	; (8005784 <HAL_ADC_MspInit+0x148>)
 800565a:	4293      	cmp	r3, r2
 800565c:	f040 808e 	bne.w	800577c <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005660:	2300      	movs	r3, #0
 8005662:	61bb      	str	r3, [r7, #24]
 8005664:	4b48      	ldr	r3, [pc, #288]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 8005666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005668:	4a47      	ldr	r2, [pc, #284]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 800566a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800566e:	6453      	str	r3, [r2, #68]	; 0x44
 8005670:	4b45      	ldr	r3, [pc, #276]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 8005672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005674:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005678:	61bb      	str	r3, [r7, #24]
 800567a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800567c:	2300      	movs	r3, #0
 800567e:	617b      	str	r3, [r7, #20]
 8005680:	4b41      	ldr	r3, [pc, #260]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 8005682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005684:	4a40      	ldr	r2, [pc, #256]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 8005686:	f043 0304 	orr.w	r3, r3, #4
 800568a:	6313      	str	r3, [r2, #48]	; 0x30
 800568c:	4b3e      	ldr	r3, [pc, #248]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 800568e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005698:	2300      	movs	r3, #0
 800569a:	613b      	str	r3, [r7, #16]
 800569c:	4b3a      	ldr	r3, [pc, #232]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 800569e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a0:	4a39      	ldr	r2, [pc, #228]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	6313      	str	r3, [r2, #48]	; 0x30
 80056a8:	4b37      	ldr	r3, [pc, #220]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 80056aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	613b      	str	r3, [r7, #16]
 80056b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056b4:	2300      	movs	r3, #0
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	4b33      	ldr	r3, [pc, #204]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 80056ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056bc:	4a32      	ldr	r2, [pc, #200]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 80056be:	f043 0302 	orr.w	r3, r3, #2
 80056c2:	6313      	str	r3, [r2, #48]	; 0x30
 80056c4:	4b30      	ldr	r3, [pc, #192]	; (8005788 <HAL_ADC_MspInit+0x14c>)
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	60fb      	str	r3, [r7, #12]
 80056ce:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80056d0:	230f      	movs	r3, #15
 80056d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056d4:	2303      	movs	r3, #3
 80056d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056d8:	2300      	movs	r3, #0
 80056da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056dc:	f107 031c 	add.w	r3, r7, #28
 80056e0:	4619      	mov	r1, r3
 80056e2:	482a      	ldr	r0, [pc, #168]	; (800578c <HAL_ADC_MspInit+0x150>)
 80056e4:	f003 f9fa 	bl	8008adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80056e8:	23ff      	movs	r3, #255	; 0xff
 80056ea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056ec:	2303      	movs	r3, #3
 80056ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056f0:	2300      	movs	r3, #0
 80056f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056f4:	f107 031c 	add.w	r3, r7, #28
 80056f8:	4619      	mov	r1, r3
 80056fa:	4825      	ldr	r0, [pc, #148]	; (8005790 <HAL_ADC_MspInit+0x154>)
 80056fc:	f003 f9ee 	bl	8008adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005700:	2303      	movs	r3, #3
 8005702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005704:	2303      	movs	r3, #3
 8005706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005708:	2300      	movs	r3, #0
 800570a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800570c:	f107 031c 	add.w	r3, r7, #28
 8005710:	4619      	mov	r1, r3
 8005712:	4820      	ldr	r0, [pc, #128]	; (8005794 <HAL_ADC_MspInit+0x158>)
 8005714:	f003 f9e2 	bl	8008adc <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8005718:	4b1f      	ldr	r3, [pc, #124]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 800571a:	4a20      	ldr	r2, [pc, #128]	; (800579c <HAL_ADC_MspInit+0x160>)
 800571c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800571e:	4b1e      	ldr	r3, [pc, #120]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005720:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005724:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005726:	4b1c      	ldr	r3, [pc, #112]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005728:	2200      	movs	r2, #0
 800572a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800572c:	4b1a      	ldr	r3, [pc, #104]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 800572e:	2200      	movs	r2, #0
 8005730:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005732:	4b19      	ldr	r3, [pc, #100]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005734:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005738:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800573a:	4b17      	ldr	r3, [pc, #92]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 800573c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005740:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005742:	4b15      	ldr	r3, [pc, #84]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005744:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005748:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800574a:	4b13      	ldr	r3, [pc, #76]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 800574c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005750:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005752:	4b11      	ldr	r3, [pc, #68]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005754:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005758:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800575a:	4b0f      	ldr	r3, [pc, #60]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 800575c:	2200      	movs	r2, #0
 800575e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005760:	480d      	ldr	r0, [pc, #52]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005762:	f002 fe1f 	bl	80083a4 <HAL_DMA_Init>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d001      	beq.n	8005770 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 800576c:	f7ff ff32 	bl	80055d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a09      	ldr	r2, [pc, #36]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005774:	639a      	str	r2, [r3, #56]	; 0x38
 8005776:	4a08      	ldr	r2, [pc, #32]	; (8005798 <HAL_ADC_MspInit+0x15c>)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800577c:	bf00      	nop
 800577e:	3730      	adds	r7, #48	; 0x30
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	40012100 	.word	0x40012100
 8005788:	40023800 	.word	0x40023800
 800578c:	40020800 	.word	0x40020800
 8005790:	40020000 	.word	0x40020000
 8005794:	40020400 	.word	0x40020400
 8005798:	20035e1c 	.word	0x20035e1c
 800579c:	40026440 	.word	0x40026440

080057a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b08c      	sub	sp, #48	; 0x30
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057a8:	f107 031c 	add.w	r3, r7, #28
 80057ac:	2200      	movs	r2, #0
 80057ae:	601a      	str	r2, [r3, #0]
 80057b0:	605a      	str	r2, [r3, #4]
 80057b2:	609a      	str	r2, [r3, #8]
 80057b4:	60da      	str	r2, [r3, #12]
 80057b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a32      	ldr	r2, [pc, #200]	; (8005888 <HAL_I2C_MspInit+0xe8>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d12c      	bne.n	800581c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057c2:	2300      	movs	r3, #0
 80057c4:	61bb      	str	r3, [r7, #24]
 80057c6:	4b31      	ldr	r3, [pc, #196]	; (800588c <HAL_I2C_MspInit+0xec>)
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	4a30      	ldr	r2, [pc, #192]	; (800588c <HAL_I2C_MspInit+0xec>)
 80057cc:	f043 0302 	orr.w	r3, r3, #2
 80057d0:	6313      	str	r3, [r2, #48]	; 0x30
 80057d2:	4b2e      	ldr	r3, [pc, #184]	; (800588c <HAL_I2C_MspInit+0xec>)
 80057d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	61bb      	str	r3, [r7, #24]
 80057dc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80057de:	23c0      	movs	r3, #192	; 0xc0
 80057e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80057e2:	2312      	movs	r3, #18
 80057e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80057e6:	2301      	movs	r3, #1
 80057e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057ea:	2303      	movs	r3, #3
 80057ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80057ee:	2304      	movs	r3, #4
 80057f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057f2:	f107 031c 	add.w	r3, r7, #28
 80057f6:	4619      	mov	r1, r3
 80057f8:	4825      	ldr	r0, [pc, #148]	; (8005890 <HAL_I2C_MspInit+0xf0>)
 80057fa:	f003 f96f 	bl	8008adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80057fe:	2300      	movs	r3, #0
 8005800:	617b      	str	r3, [r7, #20]
 8005802:	4b22      	ldr	r3, [pc, #136]	; (800588c <HAL_I2C_MspInit+0xec>)
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	4a21      	ldr	r2, [pc, #132]	; (800588c <HAL_I2C_MspInit+0xec>)
 8005808:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800580c:	6413      	str	r3, [r2, #64]	; 0x40
 800580e:	4b1f      	ldr	r3, [pc, #124]	; (800588c <HAL_I2C_MspInit+0xec>)
 8005810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005812:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005816:	617b      	str	r3, [r7, #20]
 8005818:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800581a:	e031      	b.n	8005880 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a1c      	ldr	r2, [pc, #112]	; (8005894 <HAL_I2C_MspInit+0xf4>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d12c      	bne.n	8005880 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005826:	2300      	movs	r3, #0
 8005828:	613b      	str	r3, [r7, #16]
 800582a:	4b18      	ldr	r3, [pc, #96]	; (800588c <HAL_I2C_MspInit+0xec>)
 800582c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582e:	4a17      	ldr	r2, [pc, #92]	; (800588c <HAL_I2C_MspInit+0xec>)
 8005830:	f043 0302 	orr.w	r3, r3, #2
 8005834:	6313      	str	r3, [r2, #48]	; 0x30
 8005836:	4b15      	ldr	r3, [pc, #84]	; (800588c <HAL_I2C_MspInit+0xec>)
 8005838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	613b      	str	r3, [r7, #16]
 8005840:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005842:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005848:	2312      	movs	r3, #18
 800584a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800584c:	2301      	movs	r3, #1
 800584e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005850:	2303      	movs	r3, #3
 8005852:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005854:	2304      	movs	r3, #4
 8005856:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005858:	f107 031c 	add.w	r3, r7, #28
 800585c:	4619      	mov	r1, r3
 800585e:	480c      	ldr	r0, [pc, #48]	; (8005890 <HAL_I2C_MspInit+0xf0>)
 8005860:	f003 f93c 	bl	8008adc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005864:	2300      	movs	r3, #0
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	4b08      	ldr	r3, [pc, #32]	; (800588c <HAL_I2C_MspInit+0xec>)
 800586a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586c:	4a07      	ldr	r2, [pc, #28]	; (800588c <HAL_I2C_MspInit+0xec>)
 800586e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005872:	6413      	str	r3, [r2, #64]	; 0x40
 8005874:	4b05      	ldr	r3, [pc, #20]	; (800588c <HAL_I2C_MspInit+0xec>)
 8005876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005878:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800587c:	60fb      	str	r3, [r7, #12]
 800587e:	68fb      	ldr	r3, [r7, #12]
}
 8005880:	bf00      	nop
 8005882:	3730      	adds	r7, #48	; 0x30
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	40005400 	.word	0x40005400
 800588c:	40023800 	.word	0x40023800
 8005890:	40020400 	.word	0x40020400
 8005894:	40005800 	.word	0x40005800

08005898 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b08a      	sub	sp, #40	; 0x28
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058a0:	f107 0314 	add.w	r3, r7, #20
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	605a      	str	r2, [r3, #4]
 80058aa:	609a      	str	r2, [r3, #8]
 80058ac:	60da      	str	r2, [r3, #12]
 80058ae:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a69      	ldr	r2, [pc, #420]	; (8005a5c <HAL_SD_MspInit+0x1c4>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	f040 80cb 	bne.w	8005a52 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80058bc:	2300      	movs	r3, #0
 80058be:	613b      	str	r3, [r7, #16]
 80058c0:	4b67      	ldr	r3, [pc, #412]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058c4:	4a66      	ldr	r2, [pc, #408]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80058ca:	6453      	str	r3, [r2, #68]	; 0x44
 80058cc:	4b64      	ldr	r3, [pc, #400]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058d4:	613b      	str	r3, [r7, #16]
 80058d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80058d8:	2300      	movs	r3, #0
 80058da:	60fb      	str	r3, [r7, #12]
 80058dc:	4b60      	ldr	r3, [pc, #384]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e0:	4a5f      	ldr	r2, [pc, #380]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058e2:	f043 0304 	orr.w	r3, r3, #4
 80058e6:	6313      	str	r3, [r2, #48]	; 0x30
 80058e8:	4b5d      	ldr	r3, [pc, #372]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	60fb      	str	r3, [r7, #12]
 80058f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80058f4:	2300      	movs	r3, #0
 80058f6:	60bb      	str	r3, [r7, #8]
 80058f8:	4b59      	ldr	r3, [pc, #356]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058fc:	4a58      	ldr	r2, [pc, #352]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 80058fe:	f043 0308 	orr.w	r3, r3, #8
 8005902:	6313      	str	r3, [r2, #48]	; 0x30
 8005904:	4b56      	ldr	r3, [pc, #344]	; (8005a60 <HAL_SD_MspInit+0x1c8>)
 8005906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005908:	f003 0308 	and.w	r3, r3, #8
 800590c:	60bb      	str	r3, [r7, #8]
 800590e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005910:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005914:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005916:	2302      	movs	r3, #2
 8005918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800591a:	2300      	movs	r3, #0
 800591c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800591e:	2303      	movs	r3, #3
 8005920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005922:	230c      	movs	r3, #12
 8005924:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005926:	f107 0314 	add.w	r3, r7, #20
 800592a:	4619      	mov	r1, r3
 800592c:	484d      	ldr	r0, [pc, #308]	; (8005a64 <HAL_SD_MspInit+0x1cc>)
 800592e:	f003 f8d5 	bl	8008adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005932:	2304      	movs	r3, #4
 8005934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005936:	2302      	movs	r3, #2
 8005938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800593a:	2300      	movs	r3, #0
 800593c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800593e:	2303      	movs	r3, #3
 8005940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005942:	230c      	movs	r3, #12
 8005944:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005946:	f107 0314 	add.w	r3, r7, #20
 800594a:	4619      	mov	r1, r3
 800594c:	4846      	ldr	r0, [pc, #280]	; (8005a68 <HAL_SD_MspInit+0x1d0>)
 800594e:	f003 f8c5 	bl	8008adc <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8005952:	4b46      	ldr	r3, [pc, #280]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 8005954:	4a46      	ldr	r2, [pc, #280]	; (8005a70 <HAL_SD_MspInit+0x1d8>)
 8005956:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8005958:	4b44      	ldr	r3, [pc, #272]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 800595a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800595e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005960:	4b42      	ldr	r3, [pc, #264]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 8005962:	2200      	movs	r2, #0
 8005964:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005966:	4b41      	ldr	r3, [pc, #260]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 8005968:	2200      	movs	r2, #0
 800596a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800596c:	4b3f      	ldr	r3, [pc, #252]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 800596e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005972:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005974:	4b3d      	ldr	r3, [pc, #244]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 8005976:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800597a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800597c:	4b3b      	ldr	r3, [pc, #236]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 800597e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005982:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8005984:	4b39      	ldr	r3, [pc, #228]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 8005986:	2220      	movs	r2, #32
 8005988:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800598a:	4b38      	ldr	r3, [pc, #224]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 800598c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005990:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005992:	4b36      	ldr	r3, [pc, #216]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 8005994:	2204      	movs	r2, #4
 8005996:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005998:	4b34      	ldr	r3, [pc, #208]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 800599a:	2203      	movs	r2, #3
 800599c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800599e:	4b33      	ldr	r3, [pc, #204]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 80059a0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80059a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80059a6:	4b31      	ldr	r3, [pc, #196]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 80059a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80059ac:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80059ae:	482f      	ldr	r0, [pc, #188]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 80059b0:	f002 fcf8 	bl	80083a4 <HAL_DMA_Init>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 80059ba:	f7ff fe0b 	bl	80055d4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a2a      	ldr	r2, [pc, #168]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 80059c2:	641a      	str	r2, [r3, #64]	; 0x40
 80059c4:	4a29      	ldr	r2, [pc, #164]	; (8005a6c <HAL_SD_MspInit+0x1d4>)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80059ca:	4b2a      	ldr	r3, [pc, #168]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059cc:	4a2a      	ldr	r2, [pc, #168]	; (8005a78 <HAL_SD_MspInit+0x1e0>)
 80059ce:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80059d0:	4b28      	ldr	r3, [pc, #160]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059d6:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059d8:	4b26      	ldr	r3, [pc, #152]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059da:	2240      	movs	r2, #64	; 0x40
 80059dc:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059de:	4b25      	ldr	r3, [pc, #148]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80059e4:	4b23      	ldr	r3, [pc, #140]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80059ea:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80059ec:	4b21      	ldr	r3, [pc, #132]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80059f2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80059f4:	4b1f      	ldr	r3, [pc, #124]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80059fa:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80059fc:	4b1d      	ldr	r3, [pc, #116]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 80059fe:	2220      	movs	r2, #32
 8005a00:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005a02:	4b1c      	ldr	r3, [pc, #112]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a04:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005a08:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005a0a:	4b1a      	ldr	r3, [pc, #104]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a0c:	2204      	movs	r2, #4
 8005a0e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005a10:	4b18      	ldr	r3, [pc, #96]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a12:	2203      	movs	r2, #3
 8005a14:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005a16:	4b17      	ldr	r3, [pc, #92]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a18:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005a1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005a1e:	4b15      	ldr	r3, [pc, #84]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005a24:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005a26:	4813      	ldr	r0, [pc, #76]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a28:	f002 fcbc 	bl	80083a4 <HAL_DMA_Init>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8005a32:	f7ff fdcf 	bl	80055d4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a0e      	ldr	r2, [pc, #56]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8005a3c:	4a0d      	ldr	r2, [pc, #52]	; (8005a74 <HAL_SD_MspInit+0x1dc>)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8005a42:	2200      	movs	r2, #0
 8005a44:	2100      	movs	r1, #0
 8005a46:	2031      	movs	r0, #49	; 0x31
 8005a48:	f002 fc75 	bl	8008336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8005a4c:	2031      	movs	r0, #49	; 0x31
 8005a4e:	f002 fc8e 	bl	800836e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8005a52:	bf00      	nop
 8005a54:	3728      	adds	r7, #40	; 0x28
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	40012c00 	.word	0x40012c00
 8005a60:	40023800 	.word	0x40023800
 8005a64:	40020800 	.word	0x40020800
 8005a68:	40020c00 	.word	0x40020c00
 8005a6c:	20035944 	.word	0x20035944
 8005a70:	40026458 	.word	0x40026458
 8005a74:	20035c78 	.word	0x20035c78
 8005a78:	400264a0 	.word	0x400264a0

08005a7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08a      	sub	sp, #40	; 0x28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a84:	f107 0314 	add.w	r3, r7, #20
 8005a88:	2200      	movs	r2, #0
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	605a      	str	r2, [r3, #4]
 8005a8e:	609a      	str	r2, [r3, #8]
 8005a90:	60da      	str	r2, [r3, #12]
 8005a92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a19      	ldr	r2, [pc, #100]	; (8005b00 <HAL_SPI_MspInit+0x84>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d12c      	bne.n	8005af8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	613b      	str	r3, [r7, #16]
 8005aa2:	4b18      	ldr	r3, [pc, #96]	; (8005b04 <HAL_SPI_MspInit+0x88>)
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa6:	4a17      	ldr	r2, [pc, #92]	; (8005b04 <HAL_SPI_MspInit+0x88>)
 8005aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005aac:	6413      	str	r3, [r2, #64]	; 0x40
 8005aae:	4b15      	ldr	r3, [pc, #84]	; (8005b04 <HAL_SPI_MspInit+0x88>)
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ab6:	613b      	str	r3, [r7, #16]
 8005ab8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005aba:	2300      	movs	r3, #0
 8005abc:	60fb      	str	r3, [r7, #12]
 8005abe:	4b11      	ldr	r3, [pc, #68]	; (8005b04 <HAL_SPI_MspInit+0x88>)
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac2:	4a10      	ldr	r2, [pc, #64]	; (8005b04 <HAL_SPI_MspInit+0x88>)
 8005ac4:	f043 0302 	orr.w	r3, r3, #2
 8005ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8005aca:	4b0e      	ldr	r3, [pc, #56]	; (8005b04 <HAL_SPI_MspInit+0x88>)
 8005acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005ad6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005adc:	2302      	movs	r3, #2
 8005ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005ae8:	2305      	movs	r3, #5
 8005aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005aec:	f107 0314 	add.w	r3, r7, #20
 8005af0:	4619      	mov	r1, r3
 8005af2:	4805      	ldr	r0, [pc, #20]	; (8005b08 <HAL_SPI_MspInit+0x8c>)
 8005af4:	f002 fff2 	bl	8008adc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005af8:	bf00      	nop
 8005afa:	3728      	adds	r7, #40	; 0x28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	40003800 	.word	0x40003800
 8005b04:	40023800 	.word	0x40023800
 8005b08:	40020400 	.word	0x40020400

08005b0c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b08c      	sub	sp, #48	; 0x30
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b14:	f107 031c 	add.w	r3, r7, #28
 8005b18:	2200      	movs	r2, #0
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	605a      	str	r2, [r3, #4]
 8005b1e:	609a      	str	r2, [r3, #8]
 8005b20:	60da      	str	r2, [r3, #12]
 8005b22:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a2d      	ldr	r2, [pc, #180]	; (8005be0 <HAL_TIM_PWM_MspInit+0xd4>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d12d      	bne.n	8005b8a <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005b2e:	2300      	movs	r3, #0
 8005b30:	61bb      	str	r3, [r7, #24]
 8005b32:	4b2c      	ldr	r3, [pc, #176]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b36:	4a2b      	ldr	r2, [pc, #172]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b38:	f043 0301 	orr.w	r3, r3, #1
 8005b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8005b3e:	4b29      	ldr	r3, [pc, #164]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	61bb      	str	r3, [r7, #24]
 8005b48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	617b      	str	r3, [r7, #20]
 8005b4e:	4b25      	ldr	r3, [pc, #148]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	4a24      	ldr	r2, [pc, #144]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b54:	f043 0310 	orr.w	r3, r3, #16
 8005b58:	6313      	str	r3, [r2, #48]	; 0x30
 8005b5a:	4b22      	ldr	r3, [pc, #136]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5e:	f003 0310 	and.w	r3, r3, #16
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005b66:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b70:	2300      	movs	r3, #0
 8005b72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b74:	2300      	movs	r3, #0
 8005b76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005b7c:	f107 031c 	add.w	r3, r7, #28
 8005b80:	4619      	mov	r1, r3
 8005b82:	4819      	ldr	r0, [pc, #100]	; (8005be8 <HAL_TIM_PWM_MspInit+0xdc>)
 8005b84:	f002 ffaa 	bl	8008adc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005b88:	e026      	b.n	8005bd8 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a17      	ldr	r2, [pc, #92]	; (8005bec <HAL_TIM_PWM_MspInit+0xe0>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d10e      	bne.n	8005bb2 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005b94:	2300      	movs	r3, #0
 8005b96:	613b      	str	r3, [r7, #16]
 8005b98:	4b12      	ldr	r3, [pc, #72]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9c:	4a11      	ldr	r2, [pc, #68]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005b9e:	f043 0302 	orr.w	r3, r3, #2
 8005ba2:	6413      	str	r3, [r2, #64]	; 0x40
 8005ba4:	4b0f      	ldr	r3, [pc, #60]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	613b      	str	r3, [r7, #16]
 8005bae:	693b      	ldr	r3, [r7, #16]
}
 8005bb0:	e012      	b.n	8005bd8 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a0e      	ldr	r2, [pc, #56]	; (8005bf0 <HAL_TIM_PWM_MspInit+0xe4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d10d      	bne.n	8005bd8 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	4b08      	ldr	r3, [pc, #32]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc4:	4a07      	ldr	r2, [pc, #28]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005bc6:	f043 0304 	orr.w	r3, r3, #4
 8005bca:	6413      	str	r3, [r2, #64]	; 0x40
 8005bcc:	4b05      	ldr	r3, [pc, #20]	; (8005be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd0:	f003 0304 	and.w	r3, r3, #4
 8005bd4:	60fb      	str	r3, [r7, #12]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
}
 8005bd8:	bf00      	nop
 8005bda:	3730      	adds	r7, #48	; 0x30
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	40010000 	.word	0x40010000
 8005be4:	40023800 	.word	0x40023800
 8005be8:	40021000 	.word	0x40021000
 8005bec:	40000400 	.word	0x40000400
 8005bf0:	40000800 	.word	0x40000800

08005bf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b088      	sub	sp, #32
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a3e      	ldr	r2, [pc, #248]	; (8005cfc <HAL_TIM_Base_MspInit+0x108>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d116      	bne.n	8005c34 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005c06:	2300      	movs	r3, #0
 8005c08:	61fb      	str	r3, [r7, #28]
 8005c0a:	4b3d      	ldr	r3, [pc, #244]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0e:	4a3c      	ldr	r2, [pc, #240]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c10:	f043 0310 	orr.w	r3, r3, #16
 8005c14:	6413      	str	r3, [r2, #64]	; 0x40
 8005c16:	4b3a      	ldr	r3, [pc, #232]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1a:	f003 0310 	and.w	r3, r3, #16
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005c22:	2200      	movs	r2, #0
 8005c24:	2101      	movs	r1, #1
 8005c26:	2036      	movs	r0, #54	; 0x36
 8005c28:	f002 fb85 	bl	8008336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005c2c:	2036      	movs	r0, #54	; 0x36
 8005c2e:	f002 fb9e 	bl	800836e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8005c32:	e05e      	b.n	8005cf2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a32      	ldr	r2, [pc, #200]	; (8005d04 <HAL_TIM_Base_MspInit+0x110>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d116      	bne.n	8005c6c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005c3e:	2300      	movs	r3, #0
 8005c40:	61bb      	str	r3, [r7, #24]
 8005c42:	4b2f      	ldr	r3, [pc, #188]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c46:	4a2e      	ldr	r2, [pc, #184]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c48:	f043 0320 	orr.w	r3, r3, #32
 8005c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c4e:	4b2c      	ldr	r3, [pc, #176]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c52:	f003 0320 	and.w	r3, r3, #32
 8005c56:	61bb      	str	r3, [r7, #24]
 8005c58:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	2037      	movs	r0, #55	; 0x37
 8005c60:	f002 fb69 	bl	8008336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005c64:	2037      	movs	r0, #55	; 0x37
 8005c66:	f002 fb82 	bl	800836e <HAL_NVIC_EnableIRQ>
}
 8005c6a:	e042      	b.n	8005cf2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a25      	ldr	r2, [pc, #148]	; (8005d08 <HAL_TIM_Base_MspInit+0x114>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d10e      	bne.n	8005c94 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005c76:	2300      	movs	r3, #0
 8005c78:	617b      	str	r3, [r7, #20]
 8005c7a:	4b21      	ldr	r3, [pc, #132]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c7e:	4a20      	ldr	r2, [pc, #128]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c84:	6453      	str	r3, [r2, #68]	; 0x44
 8005c86:	4b1e      	ldr	r3, [pc, #120]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c8e:	617b      	str	r3, [r7, #20]
 8005c90:	697b      	ldr	r3, [r7, #20]
}
 8005c92:	e02e      	b.n	8005cf2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a1c      	ldr	r2, [pc, #112]	; (8005d0c <HAL_TIM_Base_MspInit+0x118>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d10e      	bne.n	8005cbc <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	613b      	str	r3, [r7, #16]
 8005ca2:	4b17      	ldr	r3, [pc, #92]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ca6:	4a16      	ldr	r2, [pc, #88]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cac:	6453      	str	r3, [r2, #68]	; 0x44
 8005cae:	4b14      	ldr	r3, [pc, #80]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005cb6:	613b      	str	r3, [r7, #16]
 8005cb8:	693b      	ldr	r3, [r7, #16]
}
 8005cba:	e01a      	b.n	8005cf2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a13      	ldr	r2, [pc, #76]	; (8005d10 <HAL_TIM_Base_MspInit+0x11c>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d115      	bne.n	8005cf2 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	4b0d      	ldr	r3, [pc, #52]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	4a0c      	ldr	r2, [pc, #48]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8005cd6:	4b0a      	ldr	r3, [pc, #40]	; (8005d00 <HAL_TIM_Base_MspInit+0x10c>)
 8005cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	202c      	movs	r0, #44	; 0x2c
 8005ce8:	f002 fb25 	bl	8008336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005cec:	202c      	movs	r0, #44	; 0x2c
 8005cee:	f002 fb3e 	bl	800836e <HAL_NVIC_EnableIRQ>
}
 8005cf2:	bf00      	nop
 8005cf4:	3720      	adds	r7, #32
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	40001000 	.word	0x40001000
 8005d00:	40023800 	.word	0x40023800
 8005d04:	40001400 	.word	0x40001400
 8005d08:	40014400 	.word	0x40014400
 8005d0c:	40014800 	.word	0x40014800
 8005d10:	40001c00 	.word	0x40001c00

08005d14 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b08a      	sub	sp, #40	; 0x28
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d1c:	f107 0314 	add.w	r3, r7, #20
 8005d20:	2200      	movs	r2, #0
 8005d22:	601a      	str	r2, [r3, #0]
 8005d24:	605a      	str	r2, [r3, #4]
 8005d26:	609a      	str	r2, [r3, #8]
 8005d28:	60da      	str	r2, [r3, #12]
 8005d2a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a1d      	ldr	r2, [pc, #116]	; (8005da8 <HAL_TIM_Encoder_MspInit+0x94>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d133      	bne.n	8005d9e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005d36:	2300      	movs	r3, #0
 8005d38:	613b      	str	r3, [r7, #16]
 8005d3a:	4b1c      	ldr	r3, [pc, #112]	; (8005dac <HAL_TIM_Encoder_MspInit+0x98>)
 8005d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d3e:	4a1b      	ldr	r2, [pc, #108]	; (8005dac <HAL_TIM_Encoder_MspInit+0x98>)
 8005d40:	f043 0302 	orr.w	r3, r3, #2
 8005d44:	6453      	str	r3, [r2, #68]	; 0x44
 8005d46:	4b19      	ldr	r3, [pc, #100]	; (8005dac <HAL_TIM_Encoder_MspInit+0x98>)
 8005d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	613b      	str	r3, [r7, #16]
 8005d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	4b15      	ldr	r3, [pc, #84]	; (8005dac <HAL_TIM_Encoder_MspInit+0x98>)
 8005d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5a:	4a14      	ldr	r2, [pc, #80]	; (8005dac <HAL_TIM_Encoder_MspInit+0x98>)
 8005d5c:	f043 0304 	orr.w	r3, r3, #4
 8005d60:	6313      	str	r3, [r2, #48]	; 0x30
 8005d62:	4b12      	ldr	r3, [pc, #72]	; (8005dac <HAL_TIM_Encoder_MspInit+0x98>)
 8005d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d66:	f003 0304 	and.w	r3, r3, #4
 8005d6a:	60fb      	str	r3, [r7, #12]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005d6e:	23c0      	movs	r3, #192	; 0xc0
 8005d70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d72:	2302      	movs	r3, #2
 8005d74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d76:	2300      	movs	r3, #0
 8005d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d82:	f107 0314 	add.w	r3, r7, #20
 8005d86:	4619      	mov	r1, r3
 8005d88:	4809      	ldr	r0, [pc, #36]	; (8005db0 <HAL_TIM_Encoder_MspInit+0x9c>)
 8005d8a:	f002 fea7 	bl	8008adc <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2100      	movs	r1, #0
 8005d92:	202c      	movs	r0, #44	; 0x2c
 8005d94:	f002 facf 	bl	8008336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005d98:	202c      	movs	r0, #44	; 0x2c
 8005d9a:	f002 fae8 	bl	800836e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005d9e:	bf00      	nop
 8005da0:	3728      	adds	r7, #40	; 0x28
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	40010400 	.word	0x40010400
 8005dac:	40023800 	.word	0x40023800
 8005db0:	40020800 	.word	0x40020800

08005db4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b08c      	sub	sp, #48	; 0x30
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dbc:	f107 031c 	add.w	r3, r7, #28
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	605a      	str	r2, [r3, #4]
 8005dc6:	609a      	str	r2, [r3, #8]
 8005dc8:	60da      	str	r2, [r3, #12]
 8005dca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a5c      	ldr	r2, [pc, #368]	; (8005f44 <HAL_TIM_MspPostInit+0x190>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d11f      	bne.n	8005e16 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	61bb      	str	r3, [r7, #24]
 8005dda:	4b5b      	ldr	r3, [pc, #364]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dde:	4a5a      	ldr	r2, [pc, #360]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005de0:	f043 0310 	orr.w	r3, r3, #16
 8005de4:	6313      	str	r3, [r2, #48]	; 0x30
 8005de6:	4b58      	ldr	r3, [pc, #352]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dea:	f003 0310 	and.w	r3, r3, #16
 8005dee:	61bb      	str	r3, [r7, #24]
 8005df0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005df2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005df8:	2302      	movs	r3, #2
 8005dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e00:	2300      	movs	r3, #0
 8005e02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005e04:	2301      	movs	r3, #1
 8005e06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005e08:	f107 031c 	add.w	r3, r7, #28
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	484f      	ldr	r0, [pc, #316]	; (8005f4c <HAL_TIM_MspPostInit+0x198>)
 8005e10:	f002 fe64 	bl	8008adc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8005e14:	e091      	b.n	8005f3a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a4d      	ldr	r2, [pc, #308]	; (8005f50 <HAL_TIM_MspPostInit+0x19c>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d11e      	bne.n	8005e5e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	4b48      	ldr	r3, [pc, #288]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e28:	4a47      	ldr	r2, [pc, #284]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005e2a:	f043 0302 	orr.w	r3, r3, #2
 8005e2e:	6313      	str	r3, [r2, #48]	; 0x30
 8005e30:	4b45      	ldr	r3, [pc, #276]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e34:	f003 0302 	and.w	r3, r3, #2
 8005e38:	617b      	str	r3, [r7, #20]
 8005e3a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005e3c:	2330      	movs	r3, #48	; 0x30
 8005e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e40:	2302      	movs	r3, #2
 8005e42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e44:	2300      	movs	r3, #0
 8005e46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e50:	f107 031c 	add.w	r3, r7, #28
 8005e54:	4619      	mov	r1, r3
 8005e56:	483f      	ldr	r0, [pc, #252]	; (8005f54 <HAL_TIM_MspPostInit+0x1a0>)
 8005e58:	f002 fe40 	bl	8008adc <HAL_GPIO_Init>
}
 8005e5c:	e06d      	b.n	8005f3a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a3d      	ldr	r2, [pc, #244]	; (8005f58 <HAL_TIM_MspPostInit+0x1a4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d11f      	bne.n	8005ea8 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e68:	2300      	movs	r3, #0
 8005e6a:	613b      	str	r3, [r7, #16]
 8005e6c:	4b36      	ldr	r3, [pc, #216]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e70:	4a35      	ldr	r2, [pc, #212]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005e72:	f043 0308 	orr.w	r3, r3, #8
 8005e76:	6313      	str	r3, [r2, #48]	; 0x30
 8005e78:	4b33      	ldr	r3, [pc, #204]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7c:	f003 0308 	and.w	r3, r3, #8
 8005e80:	613b      	str	r3, [r7, #16]
 8005e82:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005e84:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e8a:	2302      	movs	r3, #2
 8005e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e92:	2300      	movs	r3, #0
 8005e94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005e96:	2302      	movs	r3, #2
 8005e98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e9a:	f107 031c 	add.w	r3, r7, #28
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	482e      	ldr	r0, [pc, #184]	; (8005f5c <HAL_TIM_MspPostInit+0x1a8>)
 8005ea2:	f002 fe1b 	bl	8008adc <HAL_GPIO_Init>
}
 8005ea6:	e048      	b.n	8005f3a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a2c      	ldr	r2, [pc, #176]	; (8005f60 <HAL_TIM_MspPostInit+0x1ac>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d11f      	bne.n	8005ef2 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	60fb      	str	r3, [r7, #12]
 8005eb6:	4b24      	ldr	r3, [pc, #144]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eba:	4a23      	ldr	r2, [pc, #140]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005ebc:	f043 0302 	orr.w	r3, r3, #2
 8005ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8005ec2:	4b21      	ldr	r3, [pc, #132]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005ece:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ed4:	2302      	movs	r3, #2
 8005ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005edc:	2300      	movs	r3, #0
 8005ede:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ee4:	f107 031c 	add.w	r3, r7, #28
 8005ee8:	4619      	mov	r1, r3
 8005eea:	481a      	ldr	r0, [pc, #104]	; (8005f54 <HAL_TIM_MspPostInit+0x1a0>)
 8005eec:	f002 fdf6 	bl	8008adc <HAL_GPIO_Init>
}
 8005ef0:	e023      	b.n	8005f3a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a1b      	ldr	r2, [pc, #108]	; (8005f64 <HAL_TIM_MspPostInit+0x1b0>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d11e      	bne.n	8005f3a <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005efc:	2300      	movs	r3, #0
 8005efe:	60bb      	str	r3, [r7, #8]
 8005f00:	4b11      	ldr	r3, [pc, #68]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f04:	4a10      	ldr	r2, [pc, #64]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005f06:	f043 0302 	orr.w	r3, r3, #2
 8005f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8005f0c:	4b0e      	ldr	r3, [pc, #56]	; (8005f48 <HAL_TIM_MspPostInit+0x194>)
 8005f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	60bb      	str	r3, [r7, #8]
 8005f16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005f18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f1e:	2302      	movs	r3, #2
 8005f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f22:	2300      	movs	r3, #0
 8005f24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f26:	2300      	movs	r3, #0
 8005f28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f2e:	f107 031c 	add.w	r3, r7, #28
 8005f32:	4619      	mov	r1, r3
 8005f34:	4807      	ldr	r0, [pc, #28]	; (8005f54 <HAL_TIM_MspPostInit+0x1a0>)
 8005f36:	f002 fdd1 	bl	8008adc <HAL_GPIO_Init>
}
 8005f3a:	bf00      	nop
 8005f3c:	3730      	adds	r7, #48	; 0x30
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	40010000 	.word	0x40010000
 8005f48:	40023800 	.word	0x40023800
 8005f4c:	40021000 	.word	0x40021000
 8005f50:	40000400 	.word	0x40000400
 8005f54:	40020400 	.word	0x40020400
 8005f58:	40000800 	.word	0x40000800
 8005f5c:	40020c00 	.word	0x40020c00
 8005f60:	40014400 	.word	0x40014400
 8005f64:	40014800 	.word	0x40014800

08005f68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08a      	sub	sp, #40	; 0x28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f70:	f107 0314 	add.w	r3, r7, #20
 8005f74:	2200      	movs	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
 8005f78:	605a      	str	r2, [r3, #4]
 8005f7a:	609a      	str	r2, [r3, #8]
 8005f7c:	60da      	str	r2, [r3, #12]
 8005f7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a19      	ldr	r2, [pc, #100]	; (8005fec <HAL_UART_MspInit+0x84>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d12b      	bne.n	8005fe2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	613b      	str	r3, [r7, #16]
 8005f8e:	4b18      	ldr	r3, [pc, #96]	; (8005ff0 <HAL_UART_MspInit+0x88>)
 8005f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f92:	4a17      	ldr	r2, [pc, #92]	; (8005ff0 <HAL_UART_MspInit+0x88>)
 8005f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f98:	6413      	str	r3, [r2, #64]	; 0x40
 8005f9a:	4b15      	ldr	r3, [pc, #84]	; (8005ff0 <HAL_UART_MspInit+0x88>)
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fa2:	613b      	str	r3, [r7, #16]
 8005fa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	60fb      	str	r3, [r7, #12]
 8005faa:	4b11      	ldr	r3, [pc, #68]	; (8005ff0 <HAL_UART_MspInit+0x88>)
 8005fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fae:	4a10      	ldr	r2, [pc, #64]	; (8005ff0 <HAL_UART_MspInit+0x88>)
 8005fb0:	f043 0308 	orr.w	r3, r3, #8
 8005fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8005fb6:	4b0e      	ldr	r3, [pc, #56]	; (8005ff0 <HAL_UART_MspInit+0x88>)
 8005fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fba:	f003 0308 	and.w	r3, r3, #8
 8005fbe:	60fb      	str	r3, [r7, #12]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005fc2:	2360      	movs	r3, #96	; 0x60
 8005fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005fd2:	2307      	movs	r3, #7
 8005fd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005fd6:	f107 0314 	add.w	r3, r7, #20
 8005fda:	4619      	mov	r1, r3
 8005fdc:	4805      	ldr	r0, [pc, #20]	; (8005ff4 <HAL_UART_MspInit+0x8c>)
 8005fde:	f002 fd7d 	bl	8008adc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005fe2:	bf00      	nop
 8005fe4:	3728      	adds	r7, #40	; 0x28
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	40004400 	.word	0x40004400
 8005ff0:	40023800 	.word	0x40023800
 8005ff4:	40020c00 	.word	0x40020c00

08005ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005ffc:	e7fe      	b.n	8005ffc <NMI_Handler+0x4>

08005ffe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005ffe:	b480      	push	{r7}
 8006000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006002:	e7fe      	b.n	8006002 <HardFault_Handler+0x4>

08006004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006004:	b480      	push	{r7}
 8006006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006008:	e7fe      	b.n	8006008 <MemManage_Handler+0x4>

0800600a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800600a:	b480      	push	{r7}
 800600c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800600e:	e7fe      	b.n	800600e <BusFault_Handler+0x4>

08006010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006010:	b480      	push	{r7}
 8006012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006014:	e7fe      	b.n	8006014 <UsageFault_Handler+0x4>

08006016 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006016:	b480      	push	{r7}
 8006018:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800601a:	bf00      	nop
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006024:	b480      	push	{r7}
 8006026:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006028:	bf00      	nop
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr

08006032 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006032:	b480      	push	{r7}
 8006034:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006036:	bf00      	nop
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006044:	f001 fc56 	bl	80078f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006048:	bf00      	nop
 800604a:	bd80      	pop	{r7, pc}

0800604c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8006050:	2004      	movs	r0, #4
 8006052:	f002 ff1f 	bl	8008e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8006056:	bf00      	nop
 8006058:	bd80      	pop	{r7, pc}

0800605a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800605e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006062:	f002 ff17 	bl	8008e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8006066:	bf00      	nop
 8006068:	bd80      	pop	{r7, pc}
	...

0800606c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8006070:	4803      	ldr	r0, [pc, #12]	; (8006080 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8006072:	f006 ff2e 	bl	800ced2 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8006076:	4803      	ldr	r0, [pc, #12]	; (8006084 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8006078:	f006 ff2b 	bl	800ced2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800607c:	bf00      	nop
 800607e:	bd80      	pop	{r7, pc}
 8006080:	200359fc 	.word	0x200359fc
 8006084:	20035bf8 	.word	0x20035bf8

08006088 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800608c:	4802      	ldr	r0, [pc, #8]	; (8006098 <SDIO_IRQHandler+0x10>)
 800608e:	f004 ffc7 	bl	800b020 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8006092:	bf00      	nop
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	20035d58 	.word	0x20035d58

0800609c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80060a0:	4802      	ldr	r0, [pc, #8]	; (80060ac <TIM6_DAC_IRQHandler+0x10>)
 80060a2:	f006 ff16 	bl	800ced2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80060a6:	bf00      	nop
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20035cd8 	.word	0x20035cd8

080060b0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80060b4:	4802      	ldr	r0, [pc, #8]	; (80060c0 <TIM7_IRQHandler+0x10>)
 80060b6:	f006 ff0c 	bl	800ced2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80060ba:	bf00      	nop
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	20035e7c 	.word	0x20035e7c

080060c4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80060c8:	4802      	ldr	r0, [pc, #8]	; (80060d4 <DMA2_Stream2_IRQHandler+0x10>)
 80060ca:	f002 fa93 	bl	80085f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80060ce:	bf00      	nop
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	20035e1c 	.word	0x20035e1c

080060d8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80060dc:	4802      	ldr	r0, [pc, #8]	; (80060e8 <DMA2_Stream3_IRQHandler+0x10>)
 80060de:	f002 fa89 	bl	80085f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80060e2:	bf00      	nop
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	20035944 	.word	0x20035944

080060ec <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80060f0:	4802      	ldr	r0, [pc, #8]	; (80060fc <DMA2_Stream6_IRQHandler+0x10>)
 80060f2:	f002 fa7f 	bl	80085f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80060f6:	bf00      	nop
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20035c78 	.word	0x20035c78

08006100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006108:	4a14      	ldr	r2, [pc, #80]	; (800615c <_sbrk+0x5c>)
 800610a:	4b15      	ldr	r3, [pc, #84]	; (8006160 <_sbrk+0x60>)
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006114:	4b13      	ldr	r3, [pc, #76]	; (8006164 <_sbrk+0x64>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d102      	bne.n	8006122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800611c:	4b11      	ldr	r3, [pc, #68]	; (8006164 <_sbrk+0x64>)
 800611e:	4a12      	ldr	r2, [pc, #72]	; (8006168 <_sbrk+0x68>)
 8006120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006122:	4b10      	ldr	r3, [pc, #64]	; (8006164 <_sbrk+0x64>)
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4413      	add	r3, r2
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	429a      	cmp	r2, r3
 800612e:	d207      	bcs.n	8006140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006130:	f00d f964 	bl	80133fc <__errno>
 8006134:	4602      	mov	r2, r0
 8006136:	230c      	movs	r3, #12
 8006138:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800613a:	f04f 33ff 	mov.w	r3, #4294967295
 800613e:	e009      	b.n	8006154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006140:	4b08      	ldr	r3, [pc, #32]	; (8006164 <_sbrk+0x64>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006146:	4b07      	ldr	r3, [pc, #28]	; (8006164 <_sbrk+0x64>)
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4413      	add	r3, r2
 800614e:	4a05      	ldr	r2, [pc, #20]	; (8006164 <_sbrk+0x64>)
 8006150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006152:	68fb      	ldr	r3, [r7, #12]
}
 8006154:	4618      	mov	r0, r3
 8006156:	3718      	adds	r7, #24
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	20050000 	.word	0x20050000
 8006160:	00000800 	.word	0x00000800
 8006164:	200002a8 	.word	0x200002a8
 8006168:	20037fd0 	.word	0x20037fd0

0800616c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800616c:	b480      	push	{r7}
 800616e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006170:	4b08      	ldr	r3, [pc, #32]	; (8006194 <SystemInit+0x28>)
 8006172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006176:	4a07      	ldr	r2, [pc, #28]	; (8006194 <SystemInit+0x28>)
 8006178:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800617c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006180:	4b04      	ldr	r3, [pc, #16]	; (8006194 <SystemInit+0x28>)
 8006182:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006186:	609a      	str	r2, [r3, #8]
#endif
}
 8006188:	bf00      	nop
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	e000ed00 	.word	0xe000ed00

08006198 <batteryLowMode>:
float mon_v, mon_w;
uint16_t mon_cnt;
float mon_zg, mon_offset;

void batteryLowMode()
{
 8006198:	b580      	push	{r7, lr}
 800619a:	af00      	add	r7, sp, #0
	lcd_clear();
 800619c:	f7fa ff80 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80061a0:	2100      	movs	r1, #0
 80061a2:	2000      	movs	r0, #0
 80061a4:	f7fa ff8c 	bl	80010c0 <lcd_locate>
	lcd_printf("Battery");
 80061a8:	4814      	ldr	r0, [pc, #80]	; (80061fc <batteryLowMode+0x64>)
 80061aa:	f7fa ffb3 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80061ae:	2101      	movs	r1, #1
 80061b0:	2000      	movs	r0, #0
 80061b2:	f7fa ff85 	bl	80010c0 <lcd_locate>
	lcd_printf("Low");
 80061b6:	4812      	ldr	r0, [pc, #72]	; (8006200 <batteryLowMode+0x68>)
 80061b8:	f7fa ffac 	bl	8001114 <lcd_printf>

	while(1){
		led.fullColor('R');
 80061bc:	2152      	movs	r1, #82	; 0x52
 80061be:	4811      	ldr	r0, [pc, #68]	; (8006204 <batteryLowMode+0x6c>)
 80061c0:	f7fb fe8c 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80061c4:	2064      	movs	r0, #100	; 0x64
 80061c6:	f001 fbb5 	bl	8007934 <HAL_Delay>
		led.fullColor('Y');
 80061ca:	2159      	movs	r1, #89	; 0x59
 80061cc:	480d      	ldr	r0, [pc, #52]	; (8006204 <batteryLowMode+0x6c>)
 80061ce:	f7fb fe85 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80061d2:	2064      	movs	r0, #100	; 0x64
 80061d4:	f001 fbae 	bl	8007934 <HAL_Delay>

		if(joy_stick.getValue() == JOY_C){
 80061d8:	480b      	ldr	r0, [pc, #44]	; (8006208 <batteryLowMode+0x70>)
 80061da:	f7fb fe1b 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	bf0c      	ite	eq
 80061e4:	2301      	moveq	r3, #1
 80061e6:	2300      	movne	r3, #0
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0e6      	beq.n	80061bc <batteryLowMode+0x24>
			HAL_Delay(500);
 80061ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80061f2:	f001 fb9f 	bl	8007934 <HAL_Delay>
			break;
 80061f6:	bf00      	nop
		}
	}
}
 80061f8:	bf00      	nop
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	08017b74 	.word	0x08017b74
 8006200:	08017b7c 	.word	0x08017b7c
 8006204:	200005b8 	.word	0x200005b8
 8006208:	200005ac 	.word	0x200005ac

0800620c <cppInit>:

void cppInit(void)
{
 800620c:	b598      	push	{r3, r4, r7, lr}
 800620e:	af00      	add	r7, sp, #0
	lcd_init();
 8006210:	f7fa ff02 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8006214:	483f      	ldr	r0, [pc, #252]	; (8006314 <cppInit+0x108>)
 8006216:	f7fd fdd5 	bl	8003dc4 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 800621a:	2064      	movs	r0, #100	; 0x64
 800621c:	f001 fb8a 	bl	8007934 <HAL_Delay>
	power_sensor.updateValues();
 8006220:	483c      	ldr	r0, [pc, #240]	; (8006314 <cppInit+0x108>)
 8006222:	f7fd fddd 	bl	8003de0 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 8006226:	f7fa ff3b 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 800622a:	2100      	movs	r1, #0
 800622c:	2000      	movs	r0, #0
 800622e:	f7fa ff47 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8006232:	4839      	ldr	r0, [pc, #228]	; (8006318 <cppInit+0x10c>)
 8006234:	f7fa ff6e 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8006238:	2101      	movs	r1, #1
 800623a:	2000      	movs	r0, #0
 800623c:	f7fa ff40 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8006240:	4834      	ldr	r0, [pc, #208]	; (8006314 <cppInit+0x108>)
 8006242:	f7fd fdf7 	bl	8003e34 <_ZN11PowerSensor17getButteryVoltageEv>
 8006246:	ee10 3a10 	vmov	r3, s0
 800624a:	4618      	mov	r0, r3
 800624c:	f7fa f994 	bl	8000578 <__aeabi_f2d>
 8006250:	4603      	mov	r3, r0
 8006252:	460c      	mov	r4, r1
 8006254:	461a      	mov	r2, r3
 8006256:	4623      	mov	r3, r4
 8006258:	4830      	ldr	r0, [pc, #192]	; (800631c <cppInit+0x110>)
 800625a:	f7fa ff5b 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 800625e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006262:	f001 fb67 	bl	8007934 <HAL_Delay>

	if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed
 8006266:	482b      	ldr	r0, [pc, #172]	; (8006314 <cppInit+0x108>)
 8006268:	f7fd fdf6 	bl	8003e58 <_ZN11PowerSensor12butteryCheckEv>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <cppInit+0x6a>
 8006272:	f7ff ff91 	bl	8006198 <batteryLowMode>

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8006276:	482a      	ldr	r0, [pc, #168]	; (8006320 <cppInit+0x114>)
 8006278:	f7fc fff8 	bl	800326c <_ZN6Logger10sdCardInitEv>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d007      	beq.n	8006292 <cppInit+0x86>
		led.fullColor('G');
 8006282:	2147      	movs	r1, #71	; 0x47
 8006284:	4827      	ldr	r0, [pc, #156]	; (8006324 <cppInit+0x118>)
 8006286:	f7fb fe29 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800628a:	2064      	movs	r0, #100	; 0x64
 800628c:	f001 fb52 	bl	8007934 <HAL_Delay>
 8006290:	e006      	b.n	80062a0 <cppInit+0x94>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8006292:	2152      	movs	r1, #82	; 0x52
 8006294:	4823      	ldr	r0, [pc, #140]	; (8006324 <cppInit+0x118>)
 8006296:	f7fb fe21 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800629a:	2064      	movs	r0, #100	; 0x64
 800629c:	f001 fb4a 	bl	8007934 <HAL_Delay>
	}

	line_sensor.ADCStart();
 80062a0:	4821      	ldr	r0, [pc, #132]	; (8006328 <cppInit+0x11c>)
 80062a2:	f7fb ff77 	bl	8002194 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 80062a6:	4821      	ldr	r0, [pc, #132]	; (800632c <cppInit+0x120>)
 80062a8:	f7fd fa24 	bl	80036f4 <_ZN5Motor4initEv>
	encoder.init();
 80062ac:	4820      	ldr	r0, [pc, #128]	; (8006330 <cppInit+0x124>)
 80062ae:	f7fa ff79 	bl	80011a4 <_ZN7Encoder4initEv>
	imu.init();
 80062b2:	4820      	ldr	r0, [pc, #128]	; (8006334 <cppInit+0x128>)
 80062b4:	f7fb fbd2 	bl	8001a5c <_ZN3IMU4initEv>
	line_trace.init();
 80062b8:	481f      	ldr	r0, [pc, #124]	; (8006338 <cppInit+0x12c>)
 80062ba:	f7fc fd57 	bl	8002d6c <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 80062be:	481a      	ldr	r0, [pc, #104]	; (8006328 <cppInit+0x11c>)
 80062c0:	f7fc f8a8 	bl	8002414 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 80062c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80062c8:	f001 fb34 	bl	8007934 <HAL_Delay>

	led.fullColor('M');
 80062cc:	214d      	movs	r1, #77	; 0x4d
 80062ce:	4815      	ldr	r0, [pc, #84]	; (8006324 <cppInit+0x118>)
 80062d0:	f7fb fe04 	bl	8001edc <_ZN3LED9fullColorEc>
	imu.calibration();
 80062d4:	4817      	ldr	r0, [pc, #92]	; (8006334 <cppInit+0x128>)
 80062d6:	f7fb fc89 	bl	8001bec <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243);
 80062da:	ed9f 1a18 	vldr	s2, [pc, #96]	; 800633c <cppInit+0x130>
 80062de:	eddf 0a18 	vldr	s1, [pc, #96]	; 8006340 <cppInit+0x134>
 80062e2:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8006344 <cppInit+0x138>
 80062e6:	4818      	ldr	r0, [pc, #96]	; (8006348 <cppInit+0x13c>)
 80062e8:	f7fe f96a 	bl	80045c0 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(1.9842, 22.9078, 0.02079);
	//velocity_ctrl.setOmegaGain(0.5, 5, 0);
	//velocity_ctrl.setOmegaGain(0.05, 7, 0);
	velocity_ctrl.setOmegaGain(0.069793, 0.86816, 0.0014027);
 80062ec:	ed9f 1a17 	vldr	s2, [pc, #92]	; 800634c <cppInit+0x140>
 80062f0:	eddf 0a17 	vldr	s1, [pc, #92]	; 8006350 <cppInit+0x144>
 80062f4:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8006354 <cppInit+0x148>
 80062f8:	4813      	ldr	r0, [pc, #76]	; (8006348 <cppInit+0x13c>)
 80062fa:	f7fe f97a 	bl	80045f2 <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.12175, 1.0604, 0.002614);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	encoder.clearDistance();
 80062fe:	480c      	ldr	r0, [pc, #48]	; (8006330 <cppInit+0x124>)
 8006300:	f7fb f89a 	bl	8001438 <_ZN7Encoder13clearDistanceEv>
	odometry.clearPotition();
 8006304:	4814      	ldr	r0, [pc, #80]	; (8006358 <cppInit+0x14c>)
 8006306:	f7fd fc2b 	bl	8003b60 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 800630a:	4814      	ldr	r0, [pc, #80]	; (800635c <cppInit+0x150>)
 800630c:	f7fd fcc2 	bl	8003c94 <_ZN13PathFollowing4initEv>

}
 8006310:	bf00      	nop
 8006312:	bd98      	pop	{r3, r4, r7, pc}
 8006314:	200005bc 	.word	0x200005bc
 8006318:	08017b80 	.word	0x08017b80
 800631c:	08017b88 	.word	0x08017b88
 8006320:	200005dc 	.word	0x200005dc
 8006324:	200005b8 	.word	0x200005b8
 8006328:	200002ac 	.word	0x200002ac
 800632c:	200005b4 	.word	0x200005b4
 8006330:	20015da4 	.word	0x20015da4
 8006334:	200005c8 	.word	0x200005c8
 8006338:	20015e40 	.word	0x20015e40
 800633c:	3cceca68 	.word	0x3cceca68
 8006340:	4180f06f 	.word	0x4180f06f
 8006344:	3fea2d0e 	.word	0x3fea2d0e
 8006348:	20015dc0 	.word	0x20015dc0
 800634c:	3ab7dacd 	.word	0x3ab7dacd
 8006350:	3f5e3fbc 	.word	0x3f5e3fbc
 8006354:	3d8eefa2 	.word	0x3d8eefa2
 8006358:	20015e00 	.word	0x20015e00
 800635c:	2001be90 	.word	0x2001be90

08006360 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8006364:	4819      	ldr	r0, [pc, #100]	; (80063cc <cppFlip1ms+0x6c>)
 8006366:	f7fb ff73 	bl	8002250 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 800636a:	4819      	ldr	r0, [pc, #100]	; (80063d0 <cppFlip1ms+0x70>)
 800636c:	f7fb fb9c 	bl	8001aa8 <_ZN3IMU12updateValuesEv>
	encoder.updateCnt();
 8006370:	4818      	ldr	r0, [pc, #96]	; (80063d4 <cppFlip1ms+0x74>)
 8006372:	f7fa ff39 	bl	80011e8 <_ZN7Encoder9updateCntEv>

	line_trace.flip();
 8006376:	4818      	ldr	r0, [pc, #96]	; (80063d8 <cppFlip1ms+0x78>)
 8006378:	f7fc fd90 	bl	8002e9c <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 800637c:	4817      	ldr	r0, [pc, #92]	; (80063dc <cppFlip1ms+0x7c>)
 800637e:	f7fe f951 	bl	8004624 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8006382:	4817      	ldr	r0, [pc, #92]	; (80063e0 <cppFlip1ms+0x80>)
 8006384:	f7fd fbd0 	bl	8003b28 <_ZN8Odometry4flipEv>

	motor.motorCtrl();
 8006388:	4816      	ldr	r0, [pc, #88]	; (80063e4 <cppFlip1ms+0x84>)
 800638a:	f7fd f9c5 	bl	8003718 <_ZN5Motor9motorCtrlEv>

	//logger.storeLog(velocity_ctrl.getCurrentVelocity());
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 800638e:	4b16      	ldr	r3, [pc, #88]	; (80063e8 <cppFlip1ms+0x88>)
 8006390:	881b      	ldrh	r3, [r3, #0]
 8006392:	3301      	adds	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	4b14      	ldr	r3, [pc, #80]	; (80063e8 <cppFlip1ms+0x88>)
 8006398:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 800639a:	4b13      	ldr	r3, [pc, #76]	; (80063e8 <cppFlip1ms+0x88>)
 800639c:	881b      	ldrh	r3, [r3, #0]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d90c      	bls.n	80063bc <cppFlip1ms+0x5c>
		sys_ident.inOutputStore(imu.getOmega());
 80063a2:	480b      	ldr	r0, [pc, #44]	; (80063d0 <cppFlip1ms+0x70>)
 80063a4:	f7fb fbd8 	bl	8001b58 <_ZN3IMU8getOmegaEv>
 80063a8:	eef0 7a40 	vmov.f32	s15, s0
 80063ac:	eeb0 0a67 	vmov.f32	s0, s15
 80063b0:	480e      	ldr	r0, [pc, #56]	; (80063ec <cppFlip1ms+0x8c>)
 80063b2:	f7fd fed9 	bl	8004168 <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 80063b6:	4b0c      	ldr	r3, [pc, #48]	; (80063e8 <cppFlip1ms+0x88>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	801a      	strh	r2, [r3, #0]
	}

	line_trace.storeLogs();
 80063bc:	4806      	ldr	r0, [pc, #24]	; (80063d8 <cppFlip1ms+0x78>)
 80063be:	f7fc fe9b 	bl	80030f8 <_ZN9LineTrace9storeLogsEv>

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clearCnt();
 80063c2:	4804      	ldr	r0, [pc, #16]	; (80063d4 <cppFlip1ms+0x74>)
 80063c4:	f7fb f846 	bl	8001454 <_ZN7Encoder8clearCntEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 80063c8:	bf00      	nop
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	200002ac 	.word	0x200002ac
 80063d0:	200005c8 	.word	0x200005c8
 80063d4:	20015da4 	.word	0x20015da4
 80063d8:	20015e40 	.word	0x20015e40
 80063dc:	20015dc0 	.word	0x20015dc0
 80063e0:	20015e00 	.word	0x20015e00
 80063e4:	200005b4 	.word	0x200005b4
 80063e8:	200335ba 	.word	0x200335ba
 80063ec:	2001bc84 	.word	0x2001bc84

080063f0 <cppFlip100ns>:

void cppFlip100ns(void)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 80063f4:	4802      	ldr	r0, [pc, #8]	; (8006400 <cppFlip100ns+0x10>)
 80063f6:	f7fb fedd 	bl	80021b4 <_ZN10LineSensor17storeSensorValuesEv>
}
 80063fa:	bf00      	nop
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	200002ac 	.word	0x200002ac

08006404 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8006408:	4b0a      	ldr	r3, [pc, #40]	; (8006434 <cppFlip10ms+0x30>)
 800640a:	881b      	ldrh	r3, [r3, #0]
 800640c:	3301      	adds	r3, #1
 800640e:	b29a      	uxth	r2, r3
 8006410:	4b08      	ldr	r3, [pc, #32]	; (8006434 <cppFlip10ms+0x30>)
 8006412:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 7){ //70ms
 8006414:	4b07      	ldr	r3, [pc, #28]	; (8006434 <cppFlip10ms+0x30>)
 8006416:	881b      	ldrh	r3, [r3, #0]
 8006418:	2b06      	cmp	r3, #6
 800641a:	d905      	bls.n	8006428 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 800641c:	4806      	ldr	r0, [pc, #24]	; (8006438 <cppFlip10ms+0x34>)
 800641e:	f7fd fedf 	bl	80041e0 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 8006422:	4b04      	ldr	r3, [pc, #16]	; (8006434 <cppFlip10ms+0x30>)
 8006424:	2200      	movs	r2, #0
 8006426:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 8006428:	4b02      	ldr	r3, [pc, #8]	; (8006434 <cppFlip10ms+0x30>)
 800642a:	881a      	ldrh	r2, [r3, #0]
 800642c:	4b03      	ldr	r3, [pc, #12]	; (800643c <cppFlip10ms+0x38>)
 800642e:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8006430:	bf00      	nop
 8006432:	bd80      	pop	{r7, pc}
 8006434:	200335bc 	.word	0x200335bc
 8006438:	2001bc84 	.word	0x2001bc84
 800643c:	200335b8 	.word	0x200335b8

08006440 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	4603      	mov	r3, r0
 8006448:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 800644a:	88fb      	ldrh	r3, [r7, #6]
 800644c:	4619      	mov	r1, r3
 800644e:	4803      	ldr	r0, [pc, #12]	; (800645c <cppExit+0x1c>)
 8006450:	f7fd fd9a 	bl	8003f88 <_ZN10SideSensor12updateStatusEt>
}
 8006454:	bf00      	nop
 8006456:	3708      	adds	r7, #8
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	200005a4 	.word	0x200005a4

08006460 <cppLoop>:

void cppLoop(void)
{
 8006460:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006464:	b08b      	sub	sp, #44	; 0x2c
 8006466:	af02      	add	r7, sp, #8
	switch(rotary_switch.getValue()){
 8006468:	48bf      	ldr	r0, [pc, #764]	; (8006768 <cppLoop+0x308>)
 800646a:	f7fd fd27 	bl	8003ebc <_ZN12RotarySwitch8getValueEv>
 800646e:	4603      	mov	r3, r0
 8006470:	2b0f      	cmp	r3, #15
 8006472:	f201 80fb 	bhi.w	800766c <cppLoop+0x120c>
 8006476:	a201      	add	r2, pc, #4	; (adr r2, 800647c <cppLoop+0x1c>)
 8006478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647c:	080064bd 	.word	0x080064bd
 8006480:	08006997 	.word	0x08006997
 8006484:	08006a13 	.word	0x08006a13
 8006488:	08006ae1 	.word	0x08006ae1
 800648c:	08006b91 	.word	0x08006b91
 8006490:	08006c1f 	.word	0x08006c1f
 8006494:	08006ce5 	.word	0x08006ce5
 8006498:	08006df9 	.word	0x08006df9
 800649c:	08006e99 	.word	0x08006e99
 80064a0:	080073cd 	.word	0x080073cd
 80064a4:	08007469 	.word	0x08007469
 80064a8:	08007503 	.word	0x08007503
 80064ac:	0800756b 	.word	0x0800756b
 80064b0:	080075ef 	.word	0x080075ef
 80064b4:	08007619 	.word	0x08007619
 80064b8:	08007643 	.word	0x08007643
	static int16_t selector;

	case 0:
		led.fullColor('R');
 80064bc:	2152      	movs	r1, #82	; 0x52
 80064be:	48ab      	ldr	r0, [pc, #684]	; (800676c <cppLoop+0x30c>)
 80064c0:	f7fb fd0c 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80064c4:	f7fa fdec 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80064c8:	2100      	movs	r1, #0
 80064ca:	2000      	movs	r0, #0
 80064cc:	f7fa fdf8 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKp()*1000);
 80064d0:	48a7      	ldr	r0, [pc, #668]	; (8006770 <cppLoop+0x310>)
 80064d2:	f7fc fc98 	bl	8002e06 <_ZN9LineTrace5getKpEv>
 80064d6:	eeb0 7a40 	vmov.f32	s14, s0
 80064da:	eddf 7aa6 	vldr	s15, [pc, #664]	; 8006774 <cppLoop+0x314>
 80064de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064e2:	ee17 0a90 	vmov	r0, s15
 80064e6:	f7fa f847 	bl	8000578 <__aeabi_f2d>
 80064ea:	4603      	mov	r3, r0
 80064ec:	460c      	mov	r4, r1
 80064ee:	461a      	mov	r2, r3
 80064f0:	4623      	mov	r3, r4
 80064f2:	48a1      	ldr	r0, [pc, #644]	; (8006778 <cppLoop+0x318>)
 80064f4:	f7fa fe0e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80064f8:	2101      	movs	r1, #1
 80064fa:	2000      	movs	r0, #0
 80064fc:	f7fa fde0 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 8006500:	489b      	ldr	r0, [pc, #620]	; (8006770 <cppLoop+0x310>)
 8006502:	f7fc fc8f 	bl	8002e24 <_ZN9LineTrace5getKiEv>
 8006506:	eeb0 7a40 	vmov.f32	s14, s0
 800650a:	eddf 7a9c 	vldr	s15, [pc, #624]	; 800677c <cppLoop+0x31c>
 800650e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006512:	ee17 0a90 	vmov	r0, s15
 8006516:	f7fa f82f 	bl	8000578 <__aeabi_f2d>
 800651a:	4605      	mov	r5, r0
 800651c:	460e      	mov	r6, r1
 800651e:	4894      	ldr	r0, [pc, #592]	; (8006770 <cppLoop+0x310>)
 8006520:	f7fc fc8f 	bl	8002e42 <_ZN9LineTrace5getKdEv>
 8006524:	eeb0 7a40 	vmov.f32	s14, s0
 8006528:	eddf 7a95 	vldr	s15, [pc, #596]	; 8006780 <cppLoop+0x320>
 800652c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006530:	ee17 0a90 	vmov	r0, s15
 8006534:	f7fa f820 	bl	8000578 <__aeabi_f2d>
 8006538:	4603      	mov	r3, r0
 800653a:	460c      	mov	r4, r1
 800653c:	e9cd 3400 	strd	r3, r4, [sp]
 8006540:	462a      	mov	r2, r5
 8006542:	4633      	mov	r3, r6
 8006544:	488f      	ldr	r0, [pc, #572]	; (8006784 <cppLoop+0x324>)
 8006546:	f7fa fde5 	bl	8001114 <lcd_printf>

		static float adj_kp = line_trace.getKp();
 800654a:	4b8f      	ldr	r3, [pc, #572]	; (8006788 <cppLoop+0x328>)
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	f3bf 8f5b 	dmb	ish
 8006552:	b2db      	uxtb	r3, r3
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	bf0c      	ite	eq
 800655c:	2301      	moveq	r3, #1
 800655e:	2300      	movne	r3, #0
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d015      	beq.n	8006592 <cppLoop+0x132>
 8006566:	4888      	ldr	r0, [pc, #544]	; (8006788 <cppLoop+0x328>)
 8006568:	f00b fee1 	bl	801232e <__cxa_guard_acquire>
 800656c:	4603      	mov	r3, r0
 800656e:	2b00      	cmp	r3, #0
 8006570:	bf14      	ite	ne
 8006572:	2301      	movne	r3, #1
 8006574:	2300      	moveq	r3, #0
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <cppLoop+0x132>
 800657c:	487c      	ldr	r0, [pc, #496]	; (8006770 <cppLoop+0x310>)
 800657e:	f7fc fc42 	bl	8002e06 <_ZN9LineTrace5getKpEv>
 8006582:	eef0 7a40 	vmov.f32	s15, s0
 8006586:	4b81      	ldr	r3, [pc, #516]	; (800678c <cppLoop+0x32c>)
 8006588:	edc3 7a00 	vstr	s15, [r3]
 800658c:	487e      	ldr	r0, [pc, #504]	; (8006788 <cppLoop+0x328>)
 800658e:	f00b feda 	bl	8012346 <__cxa_guard_release>
		static float adj_ki = line_trace.getKi();
 8006592:	4b7f      	ldr	r3, [pc, #508]	; (8006790 <cppLoop+0x330>)
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	f3bf 8f5b 	dmb	ish
 800659a:	b2db      	uxtb	r3, r3
 800659c:	f003 0301 	and.w	r3, r3, #1
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	bf0c      	ite	eq
 80065a4:	2301      	moveq	r3, #1
 80065a6:	2300      	movne	r3, #0
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d015      	beq.n	80065da <cppLoop+0x17a>
 80065ae:	4878      	ldr	r0, [pc, #480]	; (8006790 <cppLoop+0x330>)
 80065b0:	f00b febd 	bl	801232e <__cxa_guard_acquire>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	bf14      	ite	ne
 80065ba:	2301      	movne	r3, #1
 80065bc:	2300      	moveq	r3, #0
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d00a      	beq.n	80065da <cppLoop+0x17a>
 80065c4:	486a      	ldr	r0, [pc, #424]	; (8006770 <cppLoop+0x310>)
 80065c6:	f7fc fc2d 	bl	8002e24 <_ZN9LineTrace5getKiEv>
 80065ca:	eef0 7a40 	vmov.f32	s15, s0
 80065ce:	4b71      	ldr	r3, [pc, #452]	; (8006794 <cppLoop+0x334>)
 80065d0:	edc3 7a00 	vstr	s15, [r3]
 80065d4:	486e      	ldr	r0, [pc, #440]	; (8006790 <cppLoop+0x330>)
 80065d6:	f00b feb6 	bl	8012346 <__cxa_guard_release>
		static float adj_kd = line_trace.getKd();
 80065da:	4b6f      	ldr	r3, [pc, #444]	; (8006798 <cppLoop+0x338>)
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	f3bf 8f5b 	dmb	ish
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	bf0c      	ite	eq
 80065ec:	2301      	moveq	r3, #1
 80065ee:	2300      	movne	r3, #0
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d015      	beq.n	8006622 <cppLoop+0x1c2>
 80065f6:	4868      	ldr	r0, [pc, #416]	; (8006798 <cppLoop+0x338>)
 80065f8:	f00b fe99 	bl	801232e <__cxa_guard_acquire>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	bf14      	ite	ne
 8006602:	2301      	movne	r3, #1
 8006604:	2300      	moveq	r3, #0
 8006606:	b2db      	uxtb	r3, r3
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00a      	beq.n	8006622 <cppLoop+0x1c2>
 800660c:	4858      	ldr	r0, [pc, #352]	; (8006770 <cppLoop+0x310>)
 800660e:	f7fc fc18 	bl	8002e42 <_ZN9LineTrace5getKdEv>
 8006612:	eef0 7a40 	vmov.f32	s15, s0
 8006616:	4b61      	ldr	r3, [pc, #388]	; (800679c <cppLoop+0x33c>)
 8006618:	edc3 7a00 	vstr	s15, [r3]
 800661c:	485e      	ldr	r0, [pc, #376]	; (8006798 <cppLoop+0x338>)
 800661e:	f00b fe92 	bl	8012346 <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 8006622:	485f      	ldr	r0, [pc, #380]	; (80067a0 <cppLoop+0x340>)
 8006624:	f7fb fbf6 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006628:	4603      	mov	r3, r0
 800662a:	2b08      	cmp	r3, #8
 800662c:	bf0c      	ite	eq
 800662e:	2301      	moveq	r3, #1
 8006630:	2300      	movne	r3, #0
 8006632:	b2db      	uxtb	r3, r3
 8006634:	2b00      	cmp	r3, #0
 8006636:	d022      	beq.n	800667e <cppLoop+0x21e>
			led.LR(-1, 1);
 8006638:	2201      	movs	r2, #1
 800663a:	f04f 31ff 	mov.w	r1, #4294967295
 800663e:	484b      	ldr	r0, [pc, #300]	; (800676c <cppLoop+0x30c>)
 8006640:	f7fb fd08 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006644:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006648:	f001 f974 	bl	8007934 <HAL_Delay>

			selector++;
 800664c:	4b55      	ldr	r3, [pc, #340]	; (80067a4 <cppLoop+0x344>)
 800664e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006652:	b29b      	uxth	r3, r3
 8006654:	3301      	adds	r3, #1
 8006656:	b29b      	uxth	r3, r3
 8006658:	b21a      	sxth	r2, r3
 800665a:	4b52      	ldr	r3, [pc, #328]	; (80067a4 <cppLoop+0x344>)
 800665c:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 800665e:	4b51      	ldr	r3, [pc, #324]	; (80067a4 <cppLoop+0x344>)
 8006660:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006664:	2b02      	cmp	r3, #2
 8006666:	dd02      	ble.n	800666e <cppLoop+0x20e>
 8006668:	4b4e      	ldr	r3, [pc, #312]	; (80067a4 <cppLoop+0x344>)
 800666a:	2200      	movs	r2, #0
 800666c:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800666e:	2200      	movs	r2, #0
 8006670:	f04f 31ff 	mov.w	r1, #4294967295
 8006674:	483d      	ldr	r0, [pc, #244]	; (800676c <cppLoop+0x30c>)
 8006676:	f7fb fced 	bl	8002054 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 800667a:	f000 bff9 	b.w	8007670 <cppLoop+0x1210>
		else if(joy_stick.getValue() == JOY_R){
 800667e:	4848      	ldr	r0, [pc, #288]	; (80067a0 <cppLoop+0x340>)
 8006680:	f7fb fbc8 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006684:	4603      	mov	r3, r0
 8006686:	2b10      	cmp	r3, #16
 8006688:	bf0c      	ite	eq
 800668a:	2301      	moveq	r3, #1
 800668c:	2300      	movne	r3, #0
 800668e:	b2db      	uxtb	r3, r3
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 8089 	beq.w	80067a8 <cppLoop+0x348>
			led.LR(-1, 1);
 8006696:	2201      	movs	r2, #1
 8006698:	f04f 31ff 	mov.w	r1, #4294967295
 800669c:	4833      	ldr	r0, [pc, #204]	; (800676c <cppLoop+0x30c>)
 800669e:	f7fb fcd9 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80066a2:	2064      	movs	r0, #100	; 0x64
 80066a4:	f001 f946 	bl	8007934 <HAL_Delay>
			if(selector == 0){
 80066a8:	4b3e      	ldr	r3, [pc, #248]	; (80067a4 <cppLoop+0x344>)
 80066aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d113      	bne.n	80066da <cppLoop+0x27a>
				adj_kp = adj_kp + 0.00001;
 80066b2:	4b36      	ldr	r3, [pc, #216]	; (800678c <cppLoop+0x32c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f7f9 ff5e 	bl	8000578 <__aeabi_f2d>
 80066bc:	a324      	add	r3, pc, #144	; (adr r3, 8006750 <cppLoop+0x2f0>)
 80066be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c2:	f7f9 fdfb 	bl	80002bc <__adddf3>
 80066c6:	4603      	mov	r3, r0
 80066c8:	460c      	mov	r4, r1
 80066ca:	4618      	mov	r0, r3
 80066cc:	4621      	mov	r1, r4
 80066ce:	f7fa faa3 	bl	8000c18 <__aeabi_d2f>
 80066d2:	4602      	mov	r2, r0
 80066d4:	4b2d      	ldr	r3, [pc, #180]	; (800678c <cppLoop+0x32c>)
 80066d6:	601a      	str	r2, [r3, #0]
 80066d8:	e02b      	b.n	8006732 <cppLoop+0x2d2>
			else if(selector == 1){
 80066da:	4b32      	ldr	r3, [pc, #200]	; (80067a4 <cppLoop+0x344>)
 80066dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d113      	bne.n	800670c <cppLoop+0x2ac>
				adj_ki = adj_ki + 0.0001;
 80066e4:	4b2b      	ldr	r3, [pc, #172]	; (8006794 <cppLoop+0x334>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7f9 ff45 	bl	8000578 <__aeabi_f2d>
 80066ee:	a31a      	add	r3, pc, #104	; (adr r3, 8006758 <cppLoop+0x2f8>)
 80066f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f4:	f7f9 fde2 	bl	80002bc <__adddf3>
 80066f8:	4603      	mov	r3, r0
 80066fa:	460c      	mov	r4, r1
 80066fc:	4618      	mov	r0, r3
 80066fe:	4621      	mov	r1, r4
 8006700:	f7fa fa8a 	bl	8000c18 <__aeabi_d2f>
 8006704:	4602      	mov	r2, r0
 8006706:	4b23      	ldr	r3, [pc, #140]	; (8006794 <cppLoop+0x334>)
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	e012      	b.n	8006732 <cppLoop+0x2d2>
				adj_kd = adj_kd + 0.000001;
 800670c:	4b23      	ldr	r3, [pc, #140]	; (800679c <cppLoop+0x33c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4618      	mov	r0, r3
 8006712:	f7f9 ff31 	bl	8000578 <__aeabi_f2d>
 8006716:	a312      	add	r3, pc, #72	; (adr r3, 8006760 <cppLoop+0x300>)
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f7f9 fdce 	bl	80002bc <__adddf3>
 8006720:	4603      	mov	r3, r0
 8006722:	460c      	mov	r4, r1
 8006724:	4618      	mov	r0, r3
 8006726:	4621      	mov	r1, r4
 8006728:	f7fa fa76 	bl	8000c18 <__aeabi_d2f>
 800672c:	4602      	mov	r2, r0
 800672e:	4b1b      	ldr	r3, [pc, #108]	; (800679c <cppLoop+0x33c>)
 8006730:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006732:	2152      	movs	r1, #82	; 0x52
 8006734:	480d      	ldr	r0, [pc, #52]	; (800676c <cppLoop+0x30c>)
 8006736:	f7fb fbd1 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800673a:	2200      	movs	r2, #0
 800673c:	f04f 31ff 	mov.w	r1, #4294967295
 8006740:	480a      	ldr	r0, [pc, #40]	; (800676c <cppLoop+0x30c>)
 8006742:	f7fb fc87 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006746:	f000 bf93 	b.w	8007670 <cppLoop+0x1210>
 800674a:	bf00      	nop
 800674c:	f3af 8000 	nop.w
 8006750:	88e368f1 	.word	0x88e368f1
 8006754:	3ee4f8b5 	.word	0x3ee4f8b5
 8006758:	eb1c432d 	.word	0xeb1c432d
 800675c:	3f1a36e2 	.word	0x3f1a36e2
 8006760:	a0b5ed8d 	.word	0xa0b5ed8d
 8006764:	3eb0c6f7 	.word	0x3eb0c6f7
 8006768:	200005b0 	.word	0x200005b0
 800676c:	200005b8 	.word	0x200005b8
 8006770:	20015e40 	.word	0x20015e40
 8006774:	447a0000 	.word	0x447a0000
 8006778:	08017b8c 	.word	0x08017b8c
 800677c:	42c80000 	.word	0x42c80000
 8006780:	461c4000 	.word	0x461c4000
 8006784:	08017b98 	.word	0x08017b98
 8006788:	200335c4 	.word	0x200335c4
 800678c:	200335c0 	.word	0x200335c0
 8006790:	200335cc 	.word	0x200335cc
 8006794:	200335c8 	.word	0x200335c8
 8006798:	200335d4 	.word	0x200335d4
 800679c:	200335d0 	.word	0x200335d0
 80067a0:	200005ac 	.word	0x200005ac
 80067a4:	200335be 	.word	0x200335be
		else if(joy_stick.getValue() == JOY_L){
 80067a8:	48bf      	ldr	r0, [pc, #764]	; (8006aa8 <cppLoop+0x648>)
 80067aa:	f7fb fb33 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	bf0c      	ite	eq
 80067b4:	2301      	moveq	r3, #1
 80067b6:	2300      	movne	r3, #0
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d059      	beq.n	8006872 <cppLoop+0x412>
			led.LR(-1, 1);
 80067be:	2201      	movs	r2, #1
 80067c0:	f04f 31ff 	mov.w	r1, #4294967295
 80067c4:	48b9      	ldr	r0, [pc, #740]	; (8006aac <cppLoop+0x64c>)
 80067c6:	f7fb fc45 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80067ca:	2064      	movs	r0, #100	; 0x64
 80067cc:	f001 f8b2 	bl	8007934 <HAL_Delay>
			if(selector == 0){
 80067d0:	4bb7      	ldr	r3, [pc, #732]	; (8006ab0 <cppLoop+0x650>)
 80067d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d113      	bne.n	8006802 <cppLoop+0x3a2>
				adj_kp = adj_kp - 0.00001;
 80067da:	4bb6      	ldr	r3, [pc, #728]	; (8006ab4 <cppLoop+0x654>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4618      	mov	r0, r3
 80067e0:	f7f9 feca 	bl	8000578 <__aeabi_f2d>
 80067e4:	a3aa      	add	r3, pc, #680	; (adr r3, 8006a90 <cppLoop+0x630>)
 80067e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ea:	f7f9 fd65 	bl	80002b8 <__aeabi_dsub>
 80067ee:	4603      	mov	r3, r0
 80067f0:	460c      	mov	r4, r1
 80067f2:	4618      	mov	r0, r3
 80067f4:	4621      	mov	r1, r4
 80067f6:	f7fa fa0f 	bl	8000c18 <__aeabi_d2f>
 80067fa:	4602      	mov	r2, r0
 80067fc:	4bad      	ldr	r3, [pc, #692]	; (8006ab4 <cppLoop+0x654>)
 80067fe:	601a      	str	r2, [r3, #0]
 8006800:	e02b      	b.n	800685a <cppLoop+0x3fa>
			else if(selector == 1){
 8006802:	4bab      	ldr	r3, [pc, #684]	; (8006ab0 <cppLoop+0x650>)
 8006804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d113      	bne.n	8006834 <cppLoop+0x3d4>
				adj_ki = adj_ki - 0.0001;
 800680c:	4baa      	ldr	r3, [pc, #680]	; (8006ab8 <cppLoop+0x658>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4618      	mov	r0, r3
 8006812:	f7f9 feb1 	bl	8000578 <__aeabi_f2d>
 8006816:	a3a0      	add	r3, pc, #640	; (adr r3, 8006a98 <cppLoop+0x638>)
 8006818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681c:	f7f9 fd4c 	bl	80002b8 <__aeabi_dsub>
 8006820:	4603      	mov	r3, r0
 8006822:	460c      	mov	r4, r1
 8006824:	4618      	mov	r0, r3
 8006826:	4621      	mov	r1, r4
 8006828:	f7fa f9f6 	bl	8000c18 <__aeabi_d2f>
 800682c:	4602      	mov	r2, r0
 800682e:	4ba2      	ldr	r3, [pc, #648]	; (8006ab8 <cppLoop+0x658>)
 8006830:	601a      	str	r2, [r3, #0]
 8006832:	e012      	b.n	800685a <cppLoop+0x3fa>
				adj_kd = adj_kd - 0.000001;
 8006834:	4ba1      	ldr	r3, [pc, #644]	; (8006abc <cppLoop+0x65c>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4618      	mov	r0, r3
 800683a:	f7f9 fe9d 	bl	8000578 <__aeabi_f2d>
 800683e:	a398      	add	r3, pc, #608	; (adr r3, 8006aa0 <cppLoop+0x640>)
 8006840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006844:	f7f9 fd38 	bl	80002b8 <__aeabi_dsub>
 8006848:	4603      	mov	r3, r0
 800684a:	460c      	mov	r4, r1
 800684c:	4618      	mov	r0, r3
 800684e:	4621      	mov	r1, r4
 8006850:	f7fa f9e2 	bl	8000c18 <__aeabi_d2f>
 8006854:	4602      	mov	r2, r0
 8006856:	4b99      	ldr	r3, [pc, #612]	; (8006abc <cppLoop+0x65c>)
 8006858:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800685a:	2152      	movs	r1, #82	; 0x52
 800685c:	4893      	ldr	r0, [pc, #588]	; (8006aac <cppLoop+0x64c>)
 800685e:	f7fb fb3d 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006862:	2200      	movs	r2, #0
 8006864:	f04f 31ff 	mov.w	r1, #4294967295
 8006868:	4890      	ldr	r0, [pc, #576]	; (8006aac <cppLoop+0x64c>)
 800686a:	f7fb fbf3 	bl	8002054 <_ZN3LED2LREaa>
		break;
 800686e:	f000 beff 	b.w	8007670 <cppLoop+0x1210>
		else if(joy_stick.getValue() == JOY_D){
 8006872:	488d      	ldr	r0, [pc, #564]	; (8006aa8 <cppLoop+0x648>)
 8006874:	f7fb face 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006878:	4603      	mov	r3, r0
 800687a:	2b04      	cmp	r3, #4
 800687c:	bf0c      	ite	eq
 800687e:	2301      	moveq	r3, #1
 8006880:	2300      	movne	r3, #0
 8006882:	b2db      	uxtb	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	d03e      	beq.n	8006906 <cppLoop+0x4a6>
			led.LR(-1, 1);
 8006888:	2201      	movs	r2, #1
 800688a:	f04f 31ff 	mov.w	r1, #4294967295
 800688e:	4887      	ldr	r0, [pc, #540]	; (8006aac <cppLoop+0x64c>)
 8006890:	f7fb fbe0 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006894:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006898:	f001 f84c 	bl	8007934 <HAL_Delay>
			sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 800689c:	f107 031c 	add.w	r3, r7, #28
 80068a0:	2201      	movs	r2, #1
 80068a2:	4987      	ldr	r1, [pc, #540]	; (8006ac0 <cppLoop+0x660>)
 80068a4:	4887      	ldr	r0, [pc, #540]	; (8006ac4 <cppLoop+0x664>)
 80068a6:	f7fa ff05 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 80068aa:	f107 0318 	add.w	r3, r7, #24
 80068ae:	2201      	movs	r2, #1
 80068b0:	4985      	ldr	r1, [pc, #532]	; (8006ac8 <cppLoop+0x668>)
 80068b2:	4884      	ldr	r0, [pc, #528]	; (8006ac4 <cppLoop+0x664>)
 80068b4:	f7fa fefe 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 80068b8:	f107 0314 	add.w	r3, r7, #20
 80068bc:	2201      	movs	r2, #1
 80068be:	4983      	ldr	r1, [pc, #524]	; (8006acc <cppLoop+0x66c>)
 80068c0:	4880      	ldr	r0, [pc, #512]	; (8006ac4 <cppLoop+0x664>)
 80068c2:	f7fa fef7 	bl	80016b4 <sd_read_array_float>
			line_trace.setGain(temp_kp, temp_ki, temp_kd);
 80068c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80068ca:	ed97 7a06 	vldr	s14, [r7, #24]
 80068ce:	edd7 6a05 	vldr	s13, [r7, #20]
 80068d2:	eeb0 1a66 	vmov.f32	s2, s13
 80068d6:	eef0 0a47 	vmov.f32	s1, s14
 80068da:	eeb0 0a67 	vmov.f32	s0, s15
 80068de:	487c      	ldr	r0, [pc, #496]	; (8006ad0 <cppLoop+0x670>)
 80068e0:	f7fc fa78 	bl	8002dd4 <_ZN9LineTrace7setGainEfff>
			adj_kp = temp_kp;
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	4a73      	ldr	r2, [pc, #460]	; (8006ab4 <cppLoop+0x654>)
 80068e8:	6013      	str	r3, [r2, #0]
			adj_ki = temp_kp;
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	4a72      	ldr	r2, [pc, #456]	; (8006ab8 <cppLoop+0x658>)
 80068ee:	6013      	str	r3, [r2, #0]
			adj_kd = temp_kp;
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	4a72      	ldr	r2, [pc, #456]	; (8006abc <cppLoop+0x65c>)
 80068f4:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 80068f6:	2200      	movs	r2, #0
 80068f8:	f04f 31ff 	mov.w	r1, #4294967295
 80068fc:	486b      	ldr	r0, [pc, #428]	; (8006aac <cppLoop+0x64c>)
 80068fe:	f7fb fba9 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006902:	f000 beb5 	b.w	8007670 <cppLoop+0x1210>
		else if(joy_stick.getValue() == JOY_C){
 8006906:	4868      	ldr	r0, [pc, #416]	; (8006aa8 <cppLoop+0x648>)
 8006908:	f7fb fa84 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 800690c:	4603      	mov	r3, r0
 800690e:	2b02      	cmp	r3, #2
 8006910:	bf0c      	ite	eq
 8006912:	2301      	moveq	r3, #1
 8006914:	2300      	movne	r3, #0
 8006916:	b2db      	uxtb	r3, r3
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 86a9 	beq.w	8007670 <cppLoop+0x1210>
			led.LR(-1, 1);
 800691e:	2201      	movs	r2, #1
 8006920:	f04f 31ff 	mov.w	r1, #4294967295
 8006924:	4861      	ldr	r0, [pc, #388]	; (8006aac <cppLoop+0x64c>)
 8006926:	f7fb fb95 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 800692a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800692e:	f001 f801 	bl	8007934 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 8006932:	2300      	movs	r3, #0
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	4b5f      	ldr	r3, [pc, #380]	; (8006ab4 <cppLoop+0x654>)
 8006938:	2201      	movs	r2, #1
 800693a:	4961      	ldr	r1, [pc, #388]	; (8006ac0 <cppLoop+0x660>)
 800693c:	4861      	ldr	r0, [pc, #388]	; (8006ac4 <cppLoop+0x664>)
 800693e:	f7fa fe53 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8006942:	2300      	movs	r3, #0
 8006944:	9300      	str	r3, [sp, #0]
 8006946:	4b5c      	ldr	r3, [pc, #368]	; (8006ab8 <cppLoop+0x658>)
 8006948:	2201      	movs	r2, #1
 800694a:	495f      	ldr	r1, [pc, #380]	; (8006ac8 <cppLoop+0x668>)
 800694c:	485d      	ldr	r0, [pc, #372]	; (8006ac4 <cppLoop+0x664>)
 800694e:	f7fa fe4b 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8006952:	2300      	movs	r3, #0
 8006954:	9300      	str	r3, [sp, #0]
 8006956:	4b59      	ldr	r3, [pc, #356]	; (8006abc <cppLoop+0x65c>)
 8006958:	2201      	movs	r2, #1
 800695a:	495c      	ldr	r1, [pc, #368]	; (8006acc <cppLoop+0x66c>)
 800695c:	4859      	ldr	r0, [pc, #356]	; (8006ac4 <cppLoop+0x664>)
 800695e:	f7fa fe43 	bl	80015e8 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8006962:	4b54      	ldr	r3, [pc, #336]	; (8006ab4 <cppLoop+0x654>)
 8006964:	edd3 7a00 	vldr	s15, [r3]
 8006968:	4b53      	ldr	r3, [pc, #332]	; (8006ab8 <cppLoop+0x658>)
 800696a:	ed93 7a00 	vldr	s14, [r3]
 800696e:	4b53      	ldr	r3, [pc, #332]	; (8006abc <cppLoop+0x65c>)
 8006970:	edd3 6a00 	vldr	s13, [r3]
 8006974:	eeb0 1a66 	vmov.f32	s2, s13
 8006978:	eef0 0a47 	vmov.f32	s1, s14
 800697c:	eeb0 0a67 	vmov.f32	s0, s15
 8006980:	4853      	ldr	r0, [pc, #332]	; (8006ad0 <cppLoop+0x670>)
 8006982:	f7fc fa27 	bl	8002dd4 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8006986:	2200      	movs	r2, #0
 8006988:	f04f 31ff 	mov.w	r1, #4294967295
 800698c:	4847      	ldr	r0, [pc, #284]	; (8006aac <cppLoop+0x64c>)
 800698e:	f7fb fb61 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006992:	f000 be6d 	b.w	8007670 <cppLoop+0x1210>

	case 1:
		led.fullColor('B');
 8006996:	2142      	movs	r1, #66	; 0x42
 8006998:	4844      	ldr	r0, [pc, #272]	; (8006aac <cppLoop+0x64c>)
 800699a:	f7fb fa9f 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800699e:	f7fa fb7f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80069a2:	2100      	movs	r1, #0
 80069a4:	2000      	movs	r0, #0
 80069a6:	f7fa fb8b 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 80069aa:	484a      	ldr	r0, [pc, #296]	; (8006ad4 <cppLoop+0x674>)
 80069ac:	f7fa fbb2 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80069b0:	2101      	movs	r1, #1
 80069b2:	2000      	movs	r0, #0
 80069b4:	f7fa fb84 	bl	80010c0 <lcd_locate>
		lcd_printf("trace");
 80069b8:	4847      	ldr	r0, [pc, #284]	; (8006ad8 <cppLoop+0x678>)
 80069ba:	f7fa fbab 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80069be:	483a      	ldr	r0, [pc, #232]	; (8006aa8 <cppLoop+0x648>)
 80069c0:	f7fb fa28 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	bf0c      	ite	eq
 80069ca:	2301      	moveq	r3, #1
 80069cc:	2300      	movne	r3, #0
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f000 864f 	beq.w	8007674 <cppLoop+0x1214>
			HAL_Delay(500);
 80069d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80069da:	f000 ffab 	bl	8007934 <HAL_Delay>

			line_trace.setTargetVelocity(1.5);
 80069de:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80069e2:	483b      	ldr	r0, [pc, #236]	; (8006ad0 <cppLoop+0x670>)
 80069e4:	f7fc fa4b 	bl	8002e7e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 80069e8:	f04f 32ff 	mov.w	r2, #4294967295
 80069ec:	2101      	movs	r1, #1
 80069ee:	482f      	ldr	r0, [pc, #188]	; (8006aac <cppLoop+0x64c>)
 80069f0:	f7fb fb30 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setMode(1);
 80069f4:	2101      	movs	r1, #1
 80069f6:	4836      	ldr	r0, [pc, #216]	; (8006ad0 <cppLoop+0x670>)
 80069f8:	f7fc fbfe 	bl	80031f8 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 80069fc:	4834      	ldr	r0, [pc, #208]	; (8006ad0 <cppLoop+0x670>)
 80069fe:	f7fc fb03 	bl	8003008 <_ZN9LineTrace7runningEv>
			//HAL_Delay(3000);

			//line_trace.stop();
			led.LR(0, -1);
 8006a02:	f04f 32ff 	mov.w	r2, #4294967295
 8006a06:	2100      	movs	r1, #0
 8006a08:	4828      	ldr	r0, [pc, #160]	; (8006aac <cppLoop+0x64c>)
 8006a0a:	f7fb fb23 	bl	8002054 <_ZN3LED2LREaa>

			//logger.stop();
		}

		break;
 8006a0e:	f000 be31 	b.w	8007674 <cppLoop+0x1214>

	case 2:
		led.fullColor('G');
 8006a12:	2147      	movs	r1, #71	; 0x47
 8006a14:	4825      	ldr	r0, [pc, #148]	; (8006aac <cppLoop+0x64c>)
 8006a16:	f7fb fa61 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006a1a:	f7fa fb41 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006a1e:	2100      	movs	r1, #0
 8006a20:	2000      	movs	r0, #0
 8006a22:	f7fa fb4d 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 8006a26:	482b      	ldr	r0, [pc, #172]	; (8006ad4 <cppLoop+0x674>)
 8006a28:	f7fa fb74 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	2000      	movs	r0, #0
 8006a30:	f7fa fb46 	bl	80010c0 <lcd_locate>
		lcd_printf("update");
 8006a34:	4829      	ldr	r0, [pc, #164]	; (8006adc <cppLoop+0x67c>)
 8006a36:	f7fa fb6d 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006a3a:	481b      	ldr	r0, [pc, #108]	; (8006aa8 <cppLoop+0x648>)
 8006a3c:	f7fb f9ea 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	bf0c      	ite	eq
 8006a46:	2301      	moveq	r3, #1
 8006a48:	2300      	movne	r3, #0
 8006a4a:	b2db      	uxtb	r3, r3
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f000 8613 	beq.w	8007678 <cppLoop+0x1218>
			HAL_Delay(500);
 8006a52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006a56:	f000 ff6d 	bl	8007934 <HAL_Delay>

			line_trace.setTargetVelocity(1.0);
 8006a5a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006a5e:	481c      	ldr	r0, [pc, #112]	; (8006ad0 <cppLoop+0x670>)
 8006a60:	f7fc fa0d 	bl	8002e7e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 8006a64:	f04f 32ff 	mov.w	r2, #4294967295
 8006a68:	2101      	movs	r1, #1
 8006a6a:	4810      	ldr	r0, [pc, #64]	; (8006aac <cppLoop+0x64c>)
 8006a6c:	f7fb faf2 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setMode(2);
 8006a70:	2102      	movs	r1, #2
 8006a72:	4817      	ldr	r0, [pc, #92]	; (8006ad0 <cppLoop+0x670>)
 8006a74:	f7fc fbc0 	bl	80031f8 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 8006a78:	4815      	ldr	r0, [pc, #84]	; (8006ad0 <cppLoop+0x670>)
 8006a7a:	f7fc fac5 	bl	8003008 <_ZN9LineTrace7runningEv>
			//HAL_Delay(3000);

			//line_trace.stop();
			led.LR(0, -1);
 8006a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a82:	2100      	movs	r1, #0
 8006a84:	4809      	ldr	r0, [pc, #36]	; (8006aac <cppLoop+0x64c>)
 8006a86:	f7fb fae5 	bl	8002054 <_ZN3LED2LREaa>

			//logger.stop();
		}
		break;
 8006a8a:	f000 bdf5 	b.w	8007678 <cppLoop+0x1218>
 8006a8e:	bf00      	nop
 8006a90:	88e368f1 	.word	0x88e368f1
 8006a94:	3ee4f8b5 	.word	0x3ee4f8b5
 8006a98:	eb1c432d 	.word	0xeb1c432d
 8006a9c:	3f1a36e2 	.word	0x3f1a36e2
 8006aa0:	a0b5ed8d 	.word	0xa0b5ed8d
 8006aa4:	3eb0c6f7 	.word	0x3eb0c6f7
 8006aa8:	200005ac 	.word	0x200005ac
 8006aac:	200005b8 	.word	0x200005b8
 8006ab0:	200335be 	.word	0x200335be
 8006ab4:	200335c0 	.word	0x200335c0
 8006ab8:	200335c8 	.word	0x200335c8
 8006abc:	200335d0 	.word	0x200335d0
 8006ac0:	08017ba8 	.word	0x08017ba8
 8006ac4:	08017bb0 	.word	0x08017bb0
 8006ac8:	08017bb8 	.word	0x08017bb8
 8006acc:	08017bc0 	.word	0x08017bc0
 8006ad0:	20015e40 	.word	0x20015e40
 8006ad4:	08017bc8 	.word	0x08017bc8
 8006ad8:	08017bd4 	.word	0x08017bd4
 8006adc:	08017bdc 	.word	0x08017bdc

	case 3:
		led.fullColor('M');
 8006ae0:	214d      	movs	r1, #77	; 0x4d
 8006ae2:	48af      	ldr	r0, [pc, #700]	; (8006da0 <cppLoop+0x940>)
 8006ae4:	f7fb f9fa 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006ae8:	f7fa fada 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006aec:	2100      	movs	r1, #0
 8006aee:	2000      	movs	r0, #0
 8006af0:	f7fa fae6 	bl	80010c0 <lcd_locate>
		lcd_printf("Line");
 8006af4:	48ab      	ldr	r0, [pc, #684]	; (8006da4 <cppLoop+0x944>)
 8006af6:	f7fa fb0d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006afa:	2101      	movs	r1, #1
 8006afc:	2000      	movs	r0, #0
 8006afe:	f7fa fadf 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8006b02:	48a9      	ldr	r0, [pc, #676]	; (8006da8 <cppLoop+0x948>)
 8006b04:	f7fa fb06 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006b08:	48a8      	ldr	r0, [pc, #672]	; (8006dac <cppLoop+0x94c>)
 8006b0a:	f7fb f983 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	bf0c      	ite	eq
 8006b14:	2301      	moveq	r3, #1
 8006b16:	2300      	movne	r3, #0
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	f000 85ae 	beq.w	800767c <cppLoop+0x121c>
			led.LR(-1, 1);
 8006b20:	2201      	movs	r2, #1
 8006b22:	f04f 31ff 	mov.w	r1, #4294967295
 8006b26:	489e      	ldr	r0, [pc, #632]	; (8006da0 <cppLoop+0x940>)
 8006b28:	f7fb fa94 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006b2c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006b30:	f000 ff00 	bl	8007934 <HAL_Delay>

			logger.start();
 8006b34:	489e      	ldr	r0, [pc, #632]	; (8006db0 <cppLoop+0x950>)
 8006b36:	f7fc fdaa 	bl	800368e <_ZN6Logger5startEv>
			line_trace.setNormalRatio(0.1);
 8006b3a:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 8006db4 <cppLoop+0x954>
 8006b3e:	489e      	ldr	r0, [pc, #632]	; (8006db8 <cppLoop+0x958>)
 8006b40:	f7fc f98e 	bl	8002e60 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006b44:	489c      	ldr	r0, [pc, #624]	; (8006db8 <cppLoop+0x958>)
 8006b46:	f7fc fa11 	bl	8002f6c <_ZN9LineTrace5startEv>

			HAL_Delay(5000);
 8006b4a:	f241 3088 	movw	r0, #5000	; 0x1388
 8006b4e:	f000 fef1 	bl	8007934 <HAL_Delay>

			logger.stop();
 8006b52:	4897      	ldr	r0, [pc, #604]	; (8006db0 <cppLoop+0x950>)
 8006b54:	f7fc fdac 	bl	80036b0 <_ZN6Logger4stopEv>
			line_trace.setNormalRatio(0.1);
 8006b58:	ed9f 0a96 	vldr	s0, [pc, #600]	; 8006db4 <cppLoop+0x954>
 8006b5c:	4896      	ldr	r0, [pc, #600]	; (8006db8 <cppLoop+0x958>)
 8006b5e:	f7fc f97f 	bl	8002e60 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.stop();
 8006b62:	4895      	ldr	r0, [pc, #596]	; (8006db8 <cppLoop+0x958>)
 8006b64:	f7fc fa1c 	bl	8002fa0 <_ZN9LineTrace4stopEv>

			led.LR(1, -1);
 8006b68:	f04f 32ff 	mov.w	r2, #4294967295
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	488c      	ldr	r0, [pc, #560]	; (8006da0 <cppLoop+0x940>)
 8006b70:	f7fb fa70 	bl	8002054 <_ZN3LED2LREaa>
			//logger.saveLogs("line_sensors", "sensor7.csv");
			led.LR(0, -1);
 8006b74:	f04f 32ff 	mov.w	r2, #4294967295
 8006b78:	2100      	movs	r1, #0
 8006b7a:	4889      	ldr	r0, [pc, #548]	; (8006da0 <cppLoop+0x940>)
 8006b7c:	f7fb fa6a 	bl	8002054 <_ZN3LED2LREaa>

			led.LR(-1, 0);
 8006b80:	2200      	movs	r2, #0
 8006b82:	f04f 31ff 	mov.w	r1, #4294967295
 8006b86:	4886      	ldr	r0, [pc, #536]	; (8006da0 <cppLoop+0x940>)
 8006b88:	f7fb fa64 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8006b8c:	f000 bd76 	b.w	800767c <cppLoop+0x121c>

	case 4:
		led.fullColor('Y');
 8006b90:	2159      	movs	r1, #89	; 0x59
 8006b92:	4883      	ldr	r0, [pc, #524]	; (8006da0 <cppLoop+0x940>)
 8006b94:	f7fb f9a2 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006b98:	f7fa fa82 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	2000      	movs	r0, #0
 8006ba0:	f7fa fa8e 	bl	80010c0 <lcd_locate>
		lcd_printf("Steering");
 8006ba4:	4885      	ldr	r0, [pc, #532]	; (8006dbc <cppLoop+0x95c>)
 8006ba6:	f7fa fab5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006baa:	2101      	movs	r1, #1
 8006bac:	2000      	movs	r0, #0
 8006bae:	f7fa fa87 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8006bb2:	487d      	ldr	r0, [pc, #500]	; (8006da8 <cppLoop+0x948>)
 8006bb4:	f7fa faae 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006bb8:	487c      	ldr	r0, [pc, #496]	; (8006dac <cppLoop+0x94c>)
 8006bba:	f7fb f92b 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	bf0c      	ite	eq
 8006bc4:	2301      	moveq	r3, #1
 8006bc6:	2300      	movne	r3, #0
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	f000 8558 	beq.w	8007680 <cppLoop+0x1220>
			led.LR(-1, 1);
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f04f 31ff 	mov.w	r1, #4294967295
 8006bd6:	4872      	ldr	r0, [pc, #456]	; (8006da0 <cppLoop+0x940>)
 8006bd8:	f7fb fa3c 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006bdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006be0:	f000 fea8 	bl	8007934 <HAL_Delay>

			line_trace.setTargetVelocity(0.1);
 8006be4:	ed9f 0a73 	vldr	s0, [pc, #460]	; 8006db4 <cppLoop+0x954>
 8006be8:	4873      	ldr	r0, [pc, #460]	; (8006db8 <cppLoop+0x958>)
 8006bea:	f7fc f948 	bl	8002e7e <_ZN9LineTrace17setTargetVelocityEf>
			velocity_ctrl.start();
 8006bee:	4874      	ldr	r0, [pc, #464]	; (8006dc0 <cppLoop+0x960>)
 8006bf0:	f7fd fd2b 	bl	800464a <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 8006bf4:	4870      	ldr	r0, [pc, #448]	; (8006db8 <cppLoop+0x958>)
 8006bf6:	f7fc f9b9 	bl	8002f6c <_ZN9LineTrace5startEv>

			HAL_Delay(10000);
 8006bfa:	f242 7010 	movw	r0, #10000	; 0x2710
 8006bfe:	f000 fe99 	bl	8007934 <HAL_Delay>

			line_trace.stop();
 8006c02:	486d      	ldr	r0, [pc, #436]	; (8006db8 <cppLoop+0x958>)
 8006c04:	f7fc f9cc 	bl	8002fa0 <_ZN9LineTrace4stopEv>
			velocity_ctrl.stop();
 8006c08:	486d      	ldr	r0, [pc, #436]	; (8006dc0 <cppLoop+0x960>)
 8006c0a:	f7fd fd31 	bl	8004670 <_ZN12VelocityCtrl4stopEv>


			led.LR(-1, 0);
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f04f 31ff 	mov.w	r1, #4294967295
 8006c14:	4862      	ldr	r0, [pc, #392]	; (8006da0 <cppLoop+0x940>)
 8006c16:	f7fb fa1d 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 8006c1a:	f000 bd31 	b.w	8007680 <cppLoop+0x1220>

	case 5:
		led.fullColor('C');
 8006c1e:	2143      	movs	r1, #67	; 0x43
 8006c20:	485f      	ldr	r0, [pc, #380]	; (8006da0 <cppLoop+0x940>)
 8006c22:	f7fb f95b 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006c26:	f7fa fa3b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	f7fa fa47 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8006c32:	4864      	ldr	r0, [pc, #400]	; (8006dc4 <cppLoop+0x964>)
 8006c34:	f7fa fa6e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006c38:	2101      	movs	r1, #1
 8006c3a:	2000      	movs	r0, #0
 8006c3c:	f7fa fa40 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8006c40:	4861      	ldr	r0, [pc, #388]	; (8006dc8 <cppLoop+0x968>)
 8006c42:	f7fa fa67 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006c46:	4859      	ldr	r0, [pc, #356]	; (8006dac <cppLoop+0x94c>)
 8006c48:	f7fb f8e4 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	bf0c      	ite	eq
 8006c52:	2301      	moveq	r3, #1
 8006c54:	2300      	movne	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 8513 	beq.w	8007684 <cppLoop+0x1224>
			led.LR(-1, 1);
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f04f 31ff 	mov.w	r1, #4294967295
 8006c64:	484e      	ldr	r0, [pc, #312]	; (8006da0 <cppLoop+0x940>)
 8006c66:	f7fb f9f5 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006c6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006c6e:	f000 fe61 	bl	8007934 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8006c72:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8006dcc <cppLoop+0x96c>
 8006c76:	4850      	ldr	r0, [pc, #320]	; (8006db8 <cppLoop+0x958>)
 8006c78:	f7fc f8f2 	bl	8002e60 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006c7c:	484e      	ldr	r0, [pc, #312]	; (8006db8 <cppLoop+0x958>)
 8006c7e:	f7fc f975 	bl	8002f6c <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006c82:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006c86:	f000 fe55 	bl	8007934 <HAL_Delay>

			led.fullColor('R');
 8006c8a:	2152      	movs	r1, #82	; 0x52
 8006c8c:	4844      	ldr	r0, [pc, #272]	; (8006da0 <cppLoop+0x940>)
 8006c8e:	f7fb f925 	bl	8001edc <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006c92:	484f      	ldr	r0, [pc, #316]	; (8006dd0 <cppLoop+0x970>)
 8006c94:	f7fa fc00 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 8006c98:	484d      	ldr	r0, [pc, #308]	; (8006dd0 <cppLoop+0x970>)
 8006c9a:	f7fa fbcd 	bl	8001438 <_ZN7Encoder13clearDistanceEv>

			HAL_Delay(10000);
 8006c9e:	f242 7010 	movw	r0, #10000	; 0x2710
 8006ca2:	f000 fe47 	bl	8007934 <HAL_Delay>

			line_trace.stop();
 8006ca6:	4844      	ldr	r0, [pc, #272]	; (8006db8 <cppLoop+0x958>)
 8006ca8:	f7fc f97a 	bl	8002fa0 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8006cac:	4949      	ldr	r1, [pc, #292]	; (8006dd4 <cppLoop+0x974>)
 8006cae:	484a      	ldr	r0, [pc, #296]	; (8006dd8 <cppLoop+0x978>)
 8006cb0:	f7fa fc25 	bl	80014fe <user_fopen>
			float d = encoder.getDistance();
 8006cb4:	4846      	ldr	r0, [pc, #280]	; (8006dd0 <cppLoop+0x970>)
 8006cb6:	f7fa fba1 	bl	80013fc <_ZN7Encoder11getDistanceEv>
 8006cba:	eef0 7a40 	vmov.f32	s15, s0
 8006cbe:	edc7 7a04 	vstr	s15, [r7, #16]
			sd_write_float(1, &d, ADD_WRITE);
 8006cc2:	f107 0310 	add.w	r3, r7, #16
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	4619      	mov	r1, r3
 8006cca:	2001      	movs	r0, #1
 8006ccc:	f7fa fc3a 	bl	8001544 <sd_write_float>
			user_fclose();
 8006cd0:	f7fa fc28 	bl	8001524 <user_fclose>

			led.LR(-1, 0);
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f04f 31ff 	mov.w	r1, #4294967295
 8006cda:	4831      	ldr	r0, [pc, #196]	; (8006da0 <cppLoop+0x940>)
 8006cdc:	f7fb f9ba 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8006ce0:	f000 bcd0 	b.w	8007684 <cppLoop+0x1224>

	case 6:
		led.fullColor('R');
 8006ce4:	2152      	movs	r1, #82	; 0x52
 8006ce6:	482e      	ldr	r0, [pc, #184]	; (8006da0 <cppLoop+0x940>)
 8006ce8:	f7fb f8f8 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006cec:	f7fa f9d8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	2000      	movs	r0, #0
 8006cf4:	f7fa f9e4 	bl	80010c0 <lcd_locate>
		lcd_printf("Position");
 8006cf8:	4838      	ldr	r0, [pc, #224]	; (8006ddc <cppLoop+0x97c>)
 8006cfa:	f7fa fa0b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006cfe:	2101      	movs	r1, #1
 8006d00:	2000      	movs	r0, #0
 8006d02:	f7fa f9dd 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006d06:	4836      	ldr	r0, [pc, #216]	; (8006de0 <cppLoop+0x980>)
 8006d08:	f7fa fa04 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006d0c:	4827      	ldr	r0, [pc, #156]	; (8006dac <cppLoop+0x94c>)
 8006d0e:	f7fb f881 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	bf0c      	ite	eq
 8006d18:	2301      	moveq	r3, #1
 8006d1a:	2300      	movne	r3, #0
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f000 84b2 	beq.w	8007688 <cppLoop+0x1228>
			HAL_Delay(500);
 8006d24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006d28:	f000 fe04 	bl	8007934 <HAL_Delay>
			led.LR(-1, 1);
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f04f 31ff 	mov.w	r1, #4294967295
 8006d32:	481b      	ldr	r0, [pc, #108]	; (8006da0 <cppLoop+0x940>)
 8006d34:	f7fb f98e 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setNormalRatio(0.07);
 8006d38:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8006de4 <cppLoop+0x984>
 8006d3c:	481e      	ldr	r0, [pc, #120]	; (8006db8 <cppLoop+0x958>)
 8006d3e:	f7fc f88f 	bl	8002e60 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006d42:	481d      	ldr	r0, [pc, #116]	; (8006db8 <cppLoop+0x958>)
 8006d44:	f7fc f912 	bl	8002f6c <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006d48:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006d4c:	f000 fdf2 	bl	8007934 <HAL_Delay>

			led.fullColor('R');
 8006d50:	2152      	movs	r1, #82	; 0x52
 8006d52:	4813      	ldr	r0, [pc, #76]	; (8006da0 <cppLoop+0x940>)
 8006d54:	f7fb f8c2 	bl	8001edc <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006d58:	481d      	ldr	r0, [pc, #116]	; (8006dd0 <cppLoop+0x970>)
 8006d5a:	f7fa fb9d 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 8006d5e:	481c      	ldr	r0, [pc, #112]	; (8006dd0 <cppLoop+0x970>)
 8006d60:	f7fa fb6a 	bl	8001438 <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 8006d64:	4820      	ldr	r0, [pc, #128]	; (8006de8 <cppLoop+0x988>)
 8006d66:	f7fc fefb 	bl	8003b60 <_ZN8Odometry13clearPotitionEv>
			logger.start();
 8006d6a:	4811      	ldr	r0, [pc, #68]	; (8006db0 <cppLoop+0x950>)
 8006d6c:	f7fc fc8f 	bl	800368e <_ZN6Logger5startEv>

			HAL_Delay(3000);
 8006d70:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006d74:	f000 fdde 	bl	8007934 <HAL_Delay>

			line_trace.stop();
 8006d78:	480f      	ldr	r0, [pc, #60]	; (8006db8 <cppLoop+0x958>)
 8006d7a:	f7fc f911 	bl	8002fa0 <_ZN9LineTrace4stopEv>
			logger.stop();
 8006d7e:	480c      	ldr	r0, [pc, #48]	; (8006db0 <cppLoop+0x950>)
 8006d80:	f7fc fc96 	bl	80036b0 <_ZN6Logger4stopEv>

			logger.saveDistanceAndTheta("Pos", "dis_s2.txt", "th_s2.txt");
 8006d84:	4b19      	ldr	r3, [pc, #100]	; (8006dec <cppLoop+0x98c>)
 8006d86:	4a1a      	ldr	r2, [pc, #104]	; (8006df0 <cppLoop+0x990>)
 8006d88:	491a      	ldr	r1, [pc, #104]	; (8006df4 <cppLoop+0x994>)
 8006d8a:	4809      	ldr	r0, [pc, #36]	; (8006db0 <cppLoop+0x950>)
 8006d8c:	f7fc fbc2 	bl	8003514 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>

			led.LR(-1, 0);
 8006d90:	2200      	movs	r2, #0
 8006d92:	f04f 31ff 	mov.w	r1, #4294967295
 8006d96:	4802      	ldr	r0, [pc, #8]	; (8006da0 <cppLoop+0x940>)
 8006d98:	f7fb f95c 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8006d9c:	f000 bc74 	b.w	8007688 <cppLoop+0x1228>
 8006da0:	200005b8 	.word	0x200005b8
 8006da4:	08017be4 	.word	0x08017be4
 8006da8:	08017bec 	.word	0x08017bec
 8006dac:	200005ac 	.word	0x200005ac
 8006db0:	200005dc 	.word	0x200005dc
 8006db4:	3dcccccd 	.word	0x3dcccccd
 8006db8:	20015e40 	.word	0x20015e40
 8006dbc:	08017bf4 	.word	0x08017bf4
 8006dc0:	20015dc0 	.word	0x20015dc0
 8006dc4:	08017c00 	.word	0x08017c00
 8006dc8:	08017c08 	.word	0x08017c08
 8006dcc:	00000000 	.word	0x00000000
 8006dd0:	20015da4 	.word	0x20015da4
 8006dd4:	08017c14 	.word	0x08017c14
 8006dd8:	08017c1c 	.word	0x08017c1c
 8006ddc:	08017c28 	.word	0x08017c28
 8006de0:	08017c34 	.word	0x08017c34
 8006de4:	3d8f5c29 	.word	0x3d8f5c29
 8006de8:	20015e00 	.word	0x20015e00
 8006dec:	08017c3c 	.word	0x08017c3c
 8006df0:	08017c48 	.word	0x08017c48
 8006df4:	08017c54 	.word	0x08017c54

	case 7:
		led.fullColor('G');
 8006df8:	2147      	movs	r1, #71	; 0x47
 8006dfa:	48b3      	ldr	r0, [pc, #716]	; (80070c8 <cppLoop+0xc68>)
 8006dfc:	f7fb f86e 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006e00:	f7fa f94e 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006e04:	2100      	movs	r1, #0
 8006e06:	2000      	movs	r0, #0
 8006e08:	f7fa f95a 	bl	80010c0 <lcd_locate>
		lcd_printf("Velocity");
 8006e0c:	48af      	ldr	r0, [pc, #700]	; (80070cc <cppLoop+0xc6c>)
 8006e0e:	f7fa f981 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006e12:	2101      	movs	r1, #1
 8006e14:	2000      	movs	r0, #0
 8006e16:	f7fa f953 	bl	80010c0 <lcd_locate>
		lcd_printf("Test");
 8006e1a:	48ad      	ldr	r0, [pc, #692]	; (80070d0 <cppLoop+0xc70>)
 8006e1c:	f7fa f97a 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006e20:	48ac      	ldr	r0, [pc, #688]	; (80070d4 <cppLoop+0xc74>)
 8006e22:	f7fa fff7 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	bf0c      	ite	eq
 8006e2c:	2301      	moveq	r3, #1
 8006e2e:	2300      	movne	r3, #0
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f000 842a 	beq.w	800768c <cppLoop+0x122c>
			led.LR(-1, 1);
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f04f 31ff 	mov.w	r1, #4294967295
 8006e3e:	48a2      	ldr	r0, [pc, #648]	; (80070c8 <cppLoop+0xc68>)
 8006e40:	f7fb f908 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006e44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006e48:	f000 fd74 	bl	8007934 <HAL_Delay>

			led.fullColor('R');
 8006e4c:	2152      	movs	r1, #82	; 0x52
 8006e4e:	489e      	ldr	r0, [pc, #632]	; (80070c8 <cppLoop+0xc68>)
 8006e50:	f7fb f844 	bl	8001edc <_ZN3LED9fullColorEc>
			velocity_ctrl.setVelocity(0, 1.57);
 8006e54:	eddf 0aa0 	vldr	s1, [pc, #640]	; 80070d8 <cppLoop+0xc78>
 8006e58:	ed9f 0aa0 	vldr	s0, [pc, #640]	; 80070dc <cppLoop+0xc7c>
 8006e5c:	48a0      	ldr	r0, [pc, #640]	; (80070e0 <cppLoop+0xc80>)
 8006e5e:	f7fd fb87 	bl	8004570 <_ZN12VelocityCtrl11setVelocityEff>
			velocity_ctrl.start();
 8006e62:	489f      	ldr	r0, [pc, #636]	; (80070e0 <cppLoop+0xc80>)
 8006e64:	f7fd fbf1 	bl	800464a <_ZN12VelocityCtrl5startEv>

			HAL_Delay(1000);
 8006e68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006e6c:	f000 fd62 	bl	8007934 <HAL_Delay>
			velocity_ctrl.setVelocity(0, 0);
 8006e70:	eddf 0a9a 	vldr	s1, [pc, #616]	; 80070dc <cppLoop+0xc7c>
 8006e74:	ed9f 0a99 	vldr	s0, [pc, #612]	; 80070dc <cppLoop+0xc7c>
 8006e78:	4899      	ldr	r0, [pc, #612]	; (80070e0 <cppLoop+0xc80>)
 8006e7a:	f7fd fb79 	bl	8004570 <_ZN12VelocityCtrl11setVelocityEff>
			HAL_Delay(100);
 8006e7e:	2064      	movs	r0, #100	; 0x64
 8006e80:	f000 fd58 	bl	8007934 <HAL_Delay>
			velocity_ctrl.stop();
 8006e84:	4896      	ldr	r0, [pc, #600]	; (80070e0 <cppLoop+0xc80>)
 8006e86:	f7fd fbf3 	bl	8004670 <_ZN12VelocityCtrl4stopEv>

			led.LR(-1, 0);
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8006e90:	488d      	ldr	r0, [pc, #564]	; (80070c8 <cppLoop+0xc68>)
 8006e92:	f7fb f8df 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 8006e96:	e3f9      	b.n	800768c <cppLoop+0x122c>

	case 8:
		led.fullColor('B');
 8006e98:	2142      	movs	r1, #66	; 0x42
 8006e9a:	488b      	ldr	r0, [pc, #556]	; (80070c8 <cppLoop+0xc68>)
 8006e9c:	f7fb f81e 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006ea0:	f7fa f8fe 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	2000      	movs	r0, #0
 8006ea8:	f7fa f90a 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", path_following.getKxVal()*1000);
 8006eac:	488d      	ldr	r0, [pc, #564]	; (80070e4 <cppLoop+0xc84>)
 8006eae:	f7fc ff4d 	bl	8003d4c <_ZN13PathFollowing8getKxValEv>
 8006eb2:	ec51 0b10 	vmov	r0, r1, d0
 8006eb6:	f04f 0200 	mov.w	r2, #0
 8006eba:	4b8b      	ldr	r3, [pc, #556]	; (80070e8 <cppLoop+0xc88>)
 8006ebc:	f7f9 fbb4 	bl	8000628 <__aeabi_dmul>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	4623      	mov	r3, r4
 8006ec8:	4888      	ldr	r0, [pc, #544]	; (80070ec <cppLoop+0xc8c>)
 8006eca:	f7fa f923 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006ece:	2101      	movs	r1, #1
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	f7fa f8f5 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", path_following.getKyVal()*1000, path_following.getKtVal()*1000);
 8006ed6:	4883      	ldr	r0, [pc, #524]	; (80070e4 <cppLoop+0xc84>)
 8006ed8:	f7fc ff4c 	bl	8003d74 <_ZN13PathFollowing8getKyValEv>
 8006edc:	ec51 0b10 	vmov	r0, r1, d0
 8006ee0:	f04f 0200 	mov.w	r2, #0
 8006ee4:	4b80      	ldr	r3, [pc, #512]	; (80070e8 <cppLoop+0xc88>)
 8006ee6:	f7f9 fb9f 	bl	8000628 <__aeabi_dmul>
 8006eea:	4603      	mov	r3, r0
 8006eec:	460c      	mov	r4, r1
 8006eee:	461d      	mov	r5, r3
 8006ef0:	4626      	mov	r6, r4
 8006ef2:	487c      	ldr	r0, [pc, #496]	; (80070e4 <cppLoop+0xc84>)
 8006ef4:	f7fc ff52 	bl	8003d9c <_ZN13PathFollowing8getKtValEv>
 8006ef8:	ec51 0b10 	vmov	r0, r1, d0
 8006efc:	f04f 0200 	mov.w	r2, #0
 8006f00:	4b79      	ldr	r3, [pc, #484]	; (80070e8 <cppLoop+0xc88>)
 8006f02:	f7f9 fb91 	bl	8000628 <__aeabi_dmul>
 8006f06:	4603      	mov	r3, r0
 8006f08:	460c      	mov	r4, r1
 8006f0a:	e9cd 3400 	strd	r3, r4, [sp]
 8006f0e:	462a      	mov	r2, r5
 8006f10:	4633      	mov	r3, r6
 8006f12:	4877      	ldr	r0, [pc, #476]	; (80070f0 <cppLoop+0xc90>)
 8006f14:	f7fa f8fe 	bl	8001114 <lcd_printf>

		static float adj_kx = path_following.getKxVal();
 8006f18:	4b76      	ldr	r3, [pc, #472]	; (80070f4 <cppLoop+0xc94>)
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	f3bf 8f5b 	dmb	ish
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	bf0c      	ite	eq
 8006f2a:	2301      	moveq	r3, #1
 8006f2c:	2300      	movne	r3, #0
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d019      	beq.n	8006f68 <cppLoop+0xb08>
 8006f34:	486f      	ldr	r0, [pc, #444]	; (80070f4 <cppLoop+0xc94>)
 8006f36:	f00b f9fa 	bl	801232e <__cxa_guard_acquire>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	bf14      	ite	ne
 8006f40:	2301      	movne	r3, #1
 8006f42:	2300      	moveq	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00e      	beq.n	8006f68 <cppLoop+0xb08>
 8006f4a:	4866      	ldr	r0, [pc, #408]	; (80070e4 <cppLoop+0xc84>)
 8006f4c:	f7fc fefe 	bl	8003d4c <_ZN13PathFollowing8getKxValEv>
 8006f50:	ec54 3b10 	vmov	r3, r4, d0
 8006f54:	4618      	mov	r0, r3
 8006f56:	4621      	mov	r1, r4
 8006f58:	f7f9 fe5e 	bl	8000c18 <__aeabi_d2f>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	4b66      	ldr	r3, [pc, #408]	; (80070f8 <cppLoop+0xc98>)
 8006f60:	601a      	str	r2, [r3, #0]
 8006f62:	4864      	ldr	r0, [pc, #400]	; (80070f4 <cppLoop+0xc94>)
 8006f64:	f00b f9ef 	bl	8012346 <__cxa_guard_release>
		static float adj_ky = path_following.getKyVal();
 8006f68:	4b64      	ldr	r3, [pc, #400]	; (80070fc <cppLoop+0xc9c>)
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	f3bf 8f5b 	dmb	ish
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	bf0c      	ite	eq
 8006f7a:	2301      	moveq	r3, #1
 8006f7c:	2300      	movne	r3, #0
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d019      	beq.n	8006fb8 <cppLoop+0xb58>
 8006f84:	485d      	ldr	r0, [pc, #372]	; (80070fc <cppLoop+0xc9c>)
 8006f86:	f00b f9d2 	bl	801232e <__cxa_guard_acquire>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	bf14      	ite	ne
 8006f90:	2301      	movne	r3, #1
 8006f92:	2300      	moveq	r3, #0
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00e      	beq.n	8006fb8 <cppLoop+0xb58>
 8006f9a:	4852      	ldr	r0, [pc, #328]	; (80070e4 <cppLoop+0xc84>)
 8006f9c:	f7fc feea 	bl	8003d74 <_ZN13PathFollowing8getKyValEv>
 8006fa0:	ec54 3b10 	vmov	r3, r4, d0
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	f7f9 fe36 	bl	8000c18 <__aeabi_d2f>
 8006fac:	4602      	mov	r2, r0
 8006fae:	4b54      	ldr	r3, [pc, #336]	; (8007100 <cppLoop+0xca0>)
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	4852      	ldr	r0, [pc, #328]	; (80070fc <cppLoop+0xc9c>)
 8006fb4:	f00b f9c7 	bl	8012346 <__cxa_guard_release>
		static float adj_kt = path_following.getKtVal();
 8006fb8:	4b52      	ldr	r3, [pc, #328]	; (8007104 <cppLoop+0xca4>)
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	f3bf 8f5b 	dmb	ish
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	f003 0301 	and.w	r3, r3, #1
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	bf0c      	ite	eq
 8006fca:	2301      	moveq	r3, #1
 8006fcc:	2300      	movne	r3, #0
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d019      	beq.n	8007008 <cppLoop+0xba8>
 8006fd4:	484b      	ldr	r0, [pc, #300]	; (8007104 <cppLoop+0xca4>)
 8006fd6:	f00b f9aa 	bl	801232e <__cxa_guard_acquire>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	bf14      	ite	ne
 8006fe0:	2301      	movne	r3, #1
 8006fe2:	2300      	moveq	r3, #0
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00e      	beq.n	8007008 <cppLoop+0xba8>
 8006fea:	483e      	ldr	r0, [pc, #248]	; (80070e4 <cppLoop+0xc84>)
 8006fec:	f7fc fed6 	bl	8003d9c <_ZN13PathFollowing8getKtValEv>
 8006ff0:	ec54 3b10 	vmov	r3, r4, d0
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	f7f9 fe0e 	bl	8000c18 <__aeabi_d2f>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	4b42      	ldr	r3, [pc, #264]	; (8007108 <cppLoop+0xca8>)
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	4840      	ldr	r0, [pc, #256]	; (8007104 <cppLoop+0xca4>)
 8007004:	f00b f99f 	bl	8012346 <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 8007008:	4832      	ldr	r0, [pc, #200]	; (80070d4 <cppLoop+0xc74>)
 800700a:	f7fa ff03 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 800700e:	4603      	mov	r3, r0
 8007010:	2b08      	cmp	r3, #8
 8007012:	bf0c      	ite	eq
 8007014:	2301      	moveq	r3, #1
 8007016:	2300      	movne	r3, #0
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b00      	cmp	r3, #0
 800701c:	d021      	beq.n	8007062 <cppLoop+0xc02>
			led.LR(-1, 1);
 800701e:	2201      	movs	r2, #1
 8007020:	f04f 31ff 	mov.w	r1, #4294967295
 8007024:	4828      	ldr	r0, [pc, #160]	; (80070c8 <cppLoop+0xc68>)
 8007026:	f7fb f815 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 800702a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800702e:	f000 fc81 	bl	8007934 <HAL_Delay>

			selector++;
 8007032:	4b36      	ldr	r3, [pc, #216]	; (800710c <cppLoop+0xcac>)
 8007034:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007038:	b29b      	uxth	r3, r3
 800703a:	3301      	adds	r3, #1
 800703c:	b29b      	uxth	r3, r3
 800703e:	b21a      	sxth	r2, r3
 8007040:	4b32      	ldr	r3, [pc, #200]	; (800710c <cppLoop+0xcac>)
 8007042:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8007044:	4b31      	ldr	r3, [pc, #196]	; (800710c <cppLoop+0xcac>)
 8007046:	f9b3 3000 	ldrsh.w	r3, [r3]
 800704a:	2b02      	cmp	r3, #2
 800704c:	dd02      	ble.n	8007054 <cppLoop+0xbf4>
 800704e:	4b2f      	ldr	r3, [pc, #188]	; (800710c <cppLoop+0xcac>)
 8007050:	2200      	movs	r2, #0
 8007052:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8007054:	2200      	movs	r2, #0
 8007056:	f04f 31ff 	mov.w	r1, #4294967295
 800705a:	481b      	ldr	r0, [pc, #108]	; (80070c8 <cppLoop+0xc68>)
 800705c:	f7fa fffa 	bl	8002054 <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}


		break;
 8007060:	e316      	b.n	8007690 <cppLoop+0x1230>
		else if(joy_stick.getValue() == JOY_R){
 8007062:	481c      	ldr	r0, [pc, #112]	; (80070d4 <cppLoop+0xc74>)
 8007064:	f7fa fed6 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007068:	4603      	mov	r3, r0
 800706a:	2b10      	cmp	r3, #16
 800706c:	bf0c      	ite	eq
 800706e:	2301      	moveq	r3, #1
 8007070:	2300      	movne	r3, #0
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 8082 	beq.w	800717e <cppLoop+0xd1e>
			led.LR(-1, 1);
 800707a:	2201      	movs	r2, #1
 800707c:	f04f 31ff 	mov.w	r1, #4294967295
 8007080:	4811      	ldr	r0, [pc, #68]	; (80070c8 <cppLoop+0xc68>)
 8007082:	f7fa ffe7 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007086:	2064      	movs	r0, #100	; 0x64
 8007088:	f000 fc54 	bl	8007934 <HAL_Delay>
			if(selector == 0){
 800708c:	4b1f      	ldr	r3, [pc, #124]	; (800710c <cppLoop+0xcac>)
 800708e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d13c      	bne.n	8007110 <cppLoop+0xcb0>
				adj_kx = adj_kx + 0.00001;
 8007096:	4b18      	ldr	r3, [pc, #96]	; (80070f8 <cppLoop+0xc98>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4618      	mov	r0, r3
 800709c:	f7f9 fa6c 	bl	8000578 <__aeabi_f2d>
 80070a0:	a307      	add	r3, pc, #28	; (adr r3, 80070c0 <cppLoop+0xc60>)
 80070a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a6:	f7f9 f909 	bl	80002bc <__adddf3>
 80070aa:	4603      	mov	r3, r0
 80070ac:	460c      	mov	r4, r1
 80070ae:	4618      	mov	r0, r3
 80070b0:	4621      	mov	r1, r4
 80070b2:	f7f9 fdb1 	bl	8000c18 <__aeabi_d2f>
 80070b6:	4602      	mov	r2, r0
 80070b8:	4b0f      	ldr	r3, [pc, #60]	; (80070f8 <cppLoop+0xc98>)
 80070ba:	601a      	str	r2, [r3, #0]
 80070bc:	e054      	b.n	8007168 <cppLoop+0xd08>
 80070be:	bf00      	nop
 80070c0:	88e368f1 	.word	0x88e368f1
 80070c4:	3ee4f8b5 	.word	0x3ee4f8b5
 80070c8:	200005b8 	.word	0x200005b8
 80070cc:	08017c58 	.word	0x08017c58
 80070d0:	08017c64 	.word	0x08017c64
 80070d4:	200005ac 	.word	0x200005ac
 80070d8:	3fc8f5c3 	.word	0x3fc8f5c3
 80070dc:	00000000 	.word	0x00000000
 80070e0:	20015dc0 	.word	0x20015dc0
 80070e4:	2001be90 	.word	0x2001be90
 80070e8:	408f4000 	.word	0x408f4000
 80070ec:	08017b8c 	.word	0x08017b8c
 80070f0:	08017b98 	.word	0x08017b98
 80070f4:	200335dc 	.word	0x200335dc
 80070f8:	200335d8 	.word	0x200335d8
 80070fc:	200335e4 	.word	0x200335e4
 8007100:	200335e0 	.word	0x200335e0
 8007104:	200335ec 	.word	0x200335ec
 8007108:	200335e8 	.word	0x200335e8
 800710c:	200335be 	.word	0x200335be
			else if(selector == 1){
 8007110:	4ba3      	ldr	r3, [pc, #652]	; (80073a0 <cppLoop+0xf40>)
 8007112:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d113      	bne.n	8007142 <cppLoop+0xce2>
				adj_ky = adj_ky + 0.00001;
 800711a:	4ba2      	ldr	r3, [pc, #648]	; (80073a4 <cppLoop+0xf44>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4618      	mov	r0, r3
 8007120:	f7f9 fa2a 	bl	8000578 <__aeabi_f2d>
 8007124:	a39c      	add	r3, pc, #624	; (adr r3, 8007398 <cppLoop+0xf38>)
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	f7f9 f8c7 	bl	80002bc <__adddf3>
 800712e:	4603      	mov	r3, r0
 8007130:	460c      	mov	r4, r1
 8007132:	4618      	mov	r0, r3
 8007134:	4621      	mov	r1, r4
 8007136:	f7f9 fd6f 	bl	8000c18 <__aeabi_d2f>
 800713a:	4602      	mov	r2, r0
 800713c:	4b99      	ldr	r3, [pc, #612]	; (80073a4 <cppLoop+0xf44>)
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	e012      	b.n	8007168 <cppLoop+0xd08>
				adj_kt = adj_kt + 0.00001;
 8007142:	4b99      	ldr	r3, [pc, #612]	; (80073a8 <cppLoop+0xf48>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4618      	mov	r0, r3
 8007148:	f7f9 fa16 	bl	8000578 <__aeabi_f2d>
 800714c:	a392      	add	r3, pc, #584	; (adr r3, 8007398 <cppLoop+0xf38>)
 800714e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007152:	f7f9 f8b3 	bl	80002bc <__adddf3>
 8007156:	4603      	mov	r3, r0
 8007158:	460c      	mov	r4, r1
 800715a:	4618      	mov	r0, r3
 800715c:	4621      	mov	r1, r4
 800715e:	f7f9 fd5b 	bl	8000c18 <__aeabi_d2f>
 8007162:	4602      	mov	r2, r0
 8007164:	4b90      	ldr	r3, [pc, #576]	; (80073a8 <cppLoop+0xf48>)
 8007166:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007168:	2152      	movs	r1, #82	; 0x52
 800716a:	4890      	ldr	r0, [pc, #576]	; (80073ac <cppLoop+0xf4c>)
 800716c:	f7fa feb6 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007170:	2200      	movs	r2, #0
 8007172:	f04f 31ff 	mov.w	r1, #4294967295
 8007176:	488d      	ldr	r0, [pc, #564]	; (80073ac <cppLoop+0xf4c>)
 8007178:	f7fa ff6c 	bl	8002054 <_ZN3LED2LREaa>
		break;
 800717c:	e288      	b.n	8007690 <cppLoop+0x1230>
		else if(joy_stick.getValue() == JOY_L){
 800717e:	488c      	ldr	r0, [pc, #560]	; (80073b0 <cppLoop+0xf50>)
 8007180:	f7fa fe48 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007184:	4603      	mov	r3, r0
 8007186:	2b01      	cmp	r3, #1
 8007188:	bf0c      	ite	eq
 800718a:	2301      	moveq	r3, #1
 800718c:	2300      	movne	r3, #0
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d058      	beq.n	8007246 <cppLoop+0xde6>
			led.LR(-1, 1);
 8007194:	2201      	movs	r2, #1
 8007196:	f04f 31ff 	mov.w	r1, #4294967295
 800719a:	4884      	ldr	r0, [pc, #528]	; (80073ac <cppLoop+0xf4c>)
 800719c:	f7fa ff5a 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80071a0:	2064      	movs	r0, #100	; 0x64
 80071a2:	f000 fbc7 	bl	8007934 <HAL_Delay>
			if(selector == 0){
 80071a6:	4b7e      	ldr	r3, [pc, #504]	; (80073a0 <cppLoop+0xf40>)
 80071a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d113      	bne.n	80071d8 <cppLoop+0xd78>
				adj_kx = adj_kx - 0.00001;
 80071b0:	4b80      	ldr	r3, [pc, #512]	; (80073b4 <cppLoop+0xf54>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7f9 f9df 	bl	8000578 <__aeabi_f2d>
 80071ba:	a377      	add	r3, pc, #476	; (adr r3, 8007398 <cppLoop+0xf38>)
 80071bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c0:	f7f9 f87a 	bl	80002b8 <__aeabi_dsub>
 80071c4:	4603      	mov	r3, r0
 80071c6:	460c      	mov	r4, r1
 80071c8:	4618      	mov	r0, r3
 80071ca:	4621      	mov	r1, r4
 80071cc:	f7f9 fd24 	bl	8000c18 <__aeabi_d2f>
 80071d0:	4602      	mov	r2, r0
 80071d2:	4b78      	ldr	r3, [pc, #480]	; (80073b4 <cppLoop+0xf54>)
 80071d4:	601a      	str	r2, [r3, #0]
 80071d6:	e02b      	b.n	8007230 <cppLoop+0xdd0>
			else if(selector == 1){
 80071d8:	4b71      	ldr	r3, [pc, #452]	; (80073a0 <cppLoop+0xf40>)
 80071da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d113      	bne.n	800720a <cppLoop+0xdaa>
				adj_ky = adj_ky - 0.00001;
 80071e2:	4b70      	ldr	r3, [pc, #448]	; (80073a4 <cppLoop+0xf44>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7f9 f9c6 	bl	8000578 <__aeabi_f2d>
 80071ec:	a36a      	add	r3, pc, #424	; (adr r3, 8007398 <cppLoop+0xf38>)
 80071ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f2:	f7f9 f861 	bl	80002b8 <__aeabi_dsub>
 80071f6:	4603      	mov	r3, r0
 80071f8:	460c      	mov	r4, r1
 80071fa:	4618      	mov	r0, r3
 80071fc:	4621      	mov	r1, r4
 80071fe:	f7f9 fd0b 	bl	8000c18 <__aeabi_d2f>
 8007202:	4602      	mov	r2, r0
 8007204:	4b67      	ldr	r3, [pc, #412]	; (80073a4 <cppLoop+0xf44>)
 8007206:	601a      	str	r2, [r3, #0]
 8007208:	e012      	b.n	8007230 <cppLoop+0xdd0>
				adj_kt = adj_kt - 0.00001;
 800720a:	4b67      	ldr	r3, [pc, #412]	; (80073a8 <cppLoop+0xf48>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4618      	mov	r0, r3
 8007210:	f7f9 f9b2 	bl	8000578 <__aeabi_f2d>
 8007214:	a360      	add	r3, pc, #384	; (adr r3, 8007398 <cppLoop+0xf38>)
 8007216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721a:	f7f9 f84d 	bl	80002b8 <__aeabi_dsub>
 800721e:	4603      	mov	r3, r0
 8007220:	460c      	mov	r4, r1
 8007222:	4618      	mov	r0, r3
 8007224:	4621      	mov	r1, r4
 8007226:	f7f9 fcf7 	bl	8000c18 <__aeabi_d2f>
 800722a:	4602      	mov	r2, r0
 800722c:	4b5e      	ldr	r3, [pc, #376]	; (80073a8 <cppLoop+0xf48>)
 800722e:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007230:	2152      	movs	r1, #82	; 0x52
 8007232:	485e      	ldr	r0, [pc, #376]	; (80073ac <cppLoop+0xf4c>)
 8007234:	f7fa fe52 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007238:	2200      	movs	r2, #0
 800723a:	f04f 31ff 	mov.w	r1, #4294967295
 800723e:	485b      	ldr	r0, [pc, #364]	; (80073ac <cppLoop+0xf4c>)
 8007240:	f7fa ff08 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8007244:	e224      	b.n	8007690 <cppLoop+0x1230>
		else if(joy_stick.getValue() == JOY_D){
 8007246:	485a      	ldr	r0, [pc, #360]	; (80073b0 <cppLoop+0xf50>)
 8007248:	f7fa fde4 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 800724c:	4603      	mov	r3, r0
 800724e:	2b04      	cmp	r3, #4
 8007250:	bf0c      	ite	eq
 8007252:	2301      	moveq	r3, #1
 8007254:	2300      	movne	r3, #0
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b00      	cmp	r3, #0
 800725a:	d048      	beq.n	80072ee <cppLoop+0xe8e>
			led.LR(-1, 1);
 800725c:	2201      	movs	r2, #1
 800725e:	f04f 31ff 	mov.w	r1, #4294967295
 8007262:	4852      	ldr	r0, [pc, #328]	; (80073ac <cppLoop+0xf4c>)
 8007264:	f7fa fef6 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007268:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800726c:	f000 fb62 	bl	8007934 <HAL_Delay>
			sd_read_array_float("PARAMS", "KX.TXT", 1, &temp_kx);
 8007270:	f107 030c 	add.w	r3, r7, #12
 8007274:	2201      	movs	r2, #1
 8007276:	4950      	ldr	r1, [pc, #320]	; (80073b8 <cppLoop+0xf58>)
 8007278:	4850      	ldr	r0, [pc, #320]	; (80073bc <cppLoop+0xf5c>)
 800727a:	f7fa fa1b 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KY.TXT", 1, &temp_ky);
 800727e:	f107 0308 	add.w	r3, r7, #8
 8007282:	2201      	movs	r2, #1
 8007284:	494e      	ldr	r1, [pc, #312]	; (80073c0 <cppLoop+0xf60>)
 8007286:	484d      	ldr	r0, [pc, #308]	; (80073bc <cppLoop+0xf5c>)
 8007288:	f7fa fa14 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KT.TXT", 1, &temp_kt);
 800728c:	1d3b      	adds	r3, r7, #4
 800728e:	2201      	movs	r2, #1
 8007290:	494c      	ldr	r1, [pc, #304]	; (80073c4 <cppLoop+0xf64>)
 8007292:	484a      	ldr	r0, [pc, #296]	; (80073bc <cppLoop+0xf5c>)
 8007294:	f7fa fa0e 	bl	80016b4 <sd_read_array_float>
			path_following.setGain(temp_kx, temp_ky, temp_kt);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	4618      	mov	r0, r3
 800729c:	f7f9 f96c 	bl	8000578 <__aeabi_f2d>
 80072a0:	4604      	mov	r4, r0
 80072a2:	460d      	mov	r5, r1
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7f9 f966 	bl	8000578 <__aeabi_f2d>
 80072ac:	4680      	mov	r8, r0
 80072ae:	4689      	mov	r9, r1
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7f9 f960 	bl	8000578 <__aeabi_f2d>
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	ec43 2b12 	vmov	d2, r2, r3
 80072c0:	ec49 8b11 	vmov	d1, r8, r9
 80072c4:	ec45 4b10 	vmov	d0, r4, r5
 80072c8:	483f      	ldr	r0, [pc, #252]	; (80073c8 <cppLoop+0xf68>)
 80072ca:	f7fc fd1f 	bl	8003d0c <_ZN13PathFollowing7setGainEddd>
			adj_kx = temp_kx;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	4a38      	ldr	r2, [pc, #224]	; (80073b4 <cppLoop+0xf54>)
 80072d2:	6013      	str	r3, [r2, #0]
			adj_ky = temp_ky;
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	4a33      	ldr	r2, [pc, #204]	; (80073a4 <cppLoop+0xf44>)
 80072d8:	6013      	str	r3, [r2, #0]
			adj_kt = temp_kt;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4a32      	ldr	r2, [pc, #200]	; (80073a8 <cppLoop+0xf48>)
 80072de:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 80072e0:	2200      	movs	r2, #0
 80072e2:	f04f 31ff 	mov.w	r1, #4294967295
 80072e6:	4831      	ldr	r0, [pc, #196]	; (80073ac <cppLoop+0xf4c>)
 80072e8:	f7fa feb4 	bl	8002054 <_ZN3LED2LREaa>
		break;
 80072ec:	e1d0      	b.n	8007690 <cppLoop+0x1230>
		else if(joy_stick.getValue() == JOY_C){
 80072ee:	4830      	ldr	r0, [pc, #192]	; (80073b0 <cppLoop+0xf50>)
 80072f0:	f7fa fd90 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	bf0c      	ite	eq
 80072fa:	2301      	moveq	r3, #1
 80072fc:	2300      	movne	r3, #0
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 81c5 	beq.w	8007690 <cppLoop+0x1230>
			led.LR(-1, 1);
 8007306:	2201      	movs	r2, #1
 8007308:	f04f 31ff 	mov.w	r1, #4294967295
 800730c:	4827      	ldr	r0, [pc, #156]	; (80073ac <cppLoop+0xf4c>)
 800730e:	f7fa fea1 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007312:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007316:	f000 fb0d 	bl	8007934 <HAL_Delay>
			sd_write_array_float("PARAMS", "KX.TXT", 1, &adj_kx, OVER_WRITE);
 800731a:	2300      	movs	r3, #0
 800731c:	9300      	str	r3, [sp, #0]
 800731e:	4b25      	ldr	r3, [pc, #148]	; (80073b4 <cppLoop+0xf54>)
 8007320:	2201      	movs	r2, #1
 8007322:	4925      	ldr	r1, [pc, #148]	; (80073b8 <cppLoop+0xf58>)
 8007324:	4825      	ldr	r0, [pc, #148]	; (80073bc <cppLoop+0xf5c>)
 8007326:	f7fa f95f 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KY.TXT", 1, &adj_ky, OVER_WRITE);
 800732a:	2300      	movs	r3, #0
 800732c:	9300      	str	r3, [sp, #0]
 800732e:	4b1d      	ldr	r3, [pc, #116]	; (80073a4 <cppLoop+0xf44>)
 8007330:	2201      	movs	r2, #1
 8007332:	4923      	ldr	r1, [pc, #140]	; (80073c0 <cppLoop+0xf60>)
 8007334:	4821      	ldr	r0, [pc, #132]	; (80073bc <cppLoop+0xf5c>)
 8007336:	f7fa f957 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KT.TXT", 1, &adj_kt, OVER_WRITE);
 800733a:	2300      	movs	r3, #0
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	4b1a      	ldr	r3, [pc, #104]	; (80073a8 <cppLoop+0xf48>)
 8007340:	2201      	movs	r2, #1
 8007342:	4920      	ldr	r1, [pc, #128]	; (80073c4 <cppLoop+0xf64>)
 8007344:	481d      	ldr	r0, [pc, #116]	; (80073bc <cppLoop+0xf5c>)
 8007346:	f7fa f94f 	bl	80015e8 <sd_write_array_float>
			path_following.setGain(adj_kx, adj_ky, adj_kt);
 800734a:	4b1a      	ldr	r3, [pc, #104]	; (80073b4 <cppLoop+0xf54>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4618      	mov	r0, r3
 8007350:	f7f9 f912 	bl	8000578 <__aeabi_f2d>
 8007354:	4604      	mov	r4, r0
 8007356:	460d      	mov	r5, r1
 8007358:	4b12      	ldr	r3, [pc, #72]	; (80073a4 <cppLoop+0xf44>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4618      	mov	r0, r3
 800735e:	f7f9 f90b 	bl	8000578 <__aeabi_f2d>
 8007362:	4680      	mov	r8, r0
 8007364:	4689      	mov	r9, r1
 8007366:	4b10      	ldr	r3, [pc, #64]	; (80073a8 <cppLoop+0xf48>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4618      	mov	r0, r3
 800736c:	f7f9 f904 	bl	8000578 <__aeabi_f2d>
 8007370:	4602      	mov	r2, r0
 8007372:	460b      	mov	r3, r1
 8007374:	ec43 2b12 	vmov	d2, r2, r3
 8007378:	ec49 8b11 	vmov	d1, r8, r9
 800737c:	ec45 4b10 	vmov	d0, r4, r5
 8007380:	4811      	ldr	r0, [pc, #68]	; (80073c8 <cppLoop+0xf68>)
 8007382:	f7fc fcc3 	bl	8003d0c <_ZN13PathFollowing7setGainEddd>
			led.LR(-1, 0);
 8007386:	2200      	movs	r2, #0
 8007388:	f04f 31ff 	mov.w	r1, #4294967295
 800738c:	4807      	ldr	r0, [pc, #28]	; (80073ac <cppLoop+0xf4c>)
 800738e:	f7fa fe61 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8007392:	e17d      	b.n	8007690 <cppLoop+0x1230>
 8007394:	f3af 8000 	nop.w
 8007398:	88e368f1 	.word	0x88e368f1
 800739c:	3ee4f8b5 	.word	0x3ee4f8b5
 80073a0:	200335be 	.word	0x200335be
 80073a4:	200335e0 	.word	0x200335e0
 80073a8:	200335e8 	.word	0x200335e8
 80073ac:	200005b8 	.word	0x200005b8
 80073b0:	200005ac 	.word	0x200005ac
 80073b4:	200335d8 	.word	0x200335d8
 80073b8:	08017c6c 	.word	0x08017c6c
 80073bc:	08017bb0 	.word	0x08017bb0
 80073c0:	08017c74 	.word	0x08017c74
 80073c4:	08017c7c 	.word	0x08017c7c
 80073c8:	2001be90 	.word	0x2001be90

	case 9:
		led.fullColor('M');
 80073cc:	214d      	movs	r1, #77	; 0x4d
 80073ce:	48c0      	ldr	r0, [pc, #768]	; (80076d0 <cppLoop+0x1270>)
 80073d0:	f7fa fd84 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80073d4:	f7f9 fe64 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80073d8:	2100      	movs	r1, #0
 80073da:	2000      	movs	r0, #0
 80073dc:	f7f9 fe70 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 80073e0:	48bc      	ldr	r0, [pc, #752]	; (80076d4 <cppLoop+0x1274>)
 80073e2:	f7f9 fe97 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80073e6:	2101      	movs	r1, #1
 80073e8:	2000      	movs	r0, #0
 80073ea:	f7f9 fe69 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 80073ee:	48ba      	ldr	r0, [pc, #744]	; (80076d8 <cppLoop+0x1278>)
 80073f0:	f7f9 fe90 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80073f4:	48b9      	ldr	r0, [pc, #740]	; (80076dc <cppLoop+0x127c>)
 80073f6:	f7fa fd0d 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	bf0c      	ite	eq
 8007400:	2301      	moveq	r3, #1
 8007402:	2300      	movne	r3, #0
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b00      	cmp	r3, #0
 8007408:	f000 8144 	beq.w	8007694 <cppLoop+0x1234>
			HAL_Delay(1500);
 800740c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007410:	f000 fa90 	bl	8007934 <HAL_Delay>
			led.LR(-1, 1);
 8007414:	2201      	movs	r2, #1
 8007416:	f04f 31ff 	mov.w	r1, #4294967295
 800741a:	48ad      	ldr	r0, [pc, #692]	; (80076d0 <cppLoop+0x1270>)
 800741c:	f7fa fe1a 	bl	8002054 <_ZN3LED2LREaa>

			logger.start();
 8007420:	48af      	ldr	r0, [pc, #700]	; (80076e0 <cppLoop+0x1280>)
 8007422:	f7fc f934 	bl	800368e <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 8007426:	ed9f 1ba4 	vldr	d1, [pc, #656]	; 80076b8 <cppLoop+0x1258>
 800742a:	ed9f 0ba5 	vldr	d0, [pc, #660]	; 80076c0 <cppLoop+0x1260>
 800742e:	48ad      	ldr	r0, [pc, #692]	; (80076e4 <cppLoop+0x1284>)
 8007430:	f7fc f9c2 	bl	80037b8 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 8007434:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007438:	f000 fa7c 	bl	8007934 <HAL_Delay>

			logger.stop();
 800743c:	48a8      	ldr	r0, [pc, #672]	; (80076e0 <cppLoop+0x1280>)
 800743e:	f7fc f937 	bl	80036b0 <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 8007442:	ed9f 1ba1 	vldr	d1, [pc, #644]	; 80076c8 <cppLoop+0x1268>
 8007446:	ed9f 0ba0 	vldr	d0, [pc, #640]	; 80076c8 <cppLoop+0x1268>
 800744a:	48a6      	ldr	r0, [pc, #664]	; (80076e4 <cppLoop+0x1284>)
 800744c:	f7fc f9b4 	bl	80037b8 <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 8007450:	4aa5      	ldr	r2, [pc, #660]	; (80076e8 <cppLoop+0x1288>)
 8007452:	49a6      	ldr	r1, [pc, #664]	; (80076ec <cppLoop+0x128c>)
 8007454:	48a2      	ldr	r0, [pc, #648]	; (80076e0 <cppLoop+0x1280>)
 8007456:	f7fc f833 	bl	80034c0 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 800745a:	2200      	movs	r2, #0
 800745c:	f04f 31ff 	mov.w	r1, #4294967295
 8007460:	489b      	ldr	r0, [pc, #620]	; (80076d0 <cppLoop+0x1270>)
 8007462:	f7fa fdf7 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 8007466:	e115      	b.n	8007694 <cppLoop+0x1234>

	case 10:
		led.fullColor('Y');
 8007468:	2159      	movs	r1, #89	; 0x59
 800746a:	4899      	ldr	r0, [pc, #612]	; (80076d0 <cppLoop+0x1270>)
 800746c:	f7fa fd36 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007470:	f7f9 fe16 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007474:	2100      	movs	r1, #0
 8007476:	2000      	movs	r0, #0
 8007478:	f7f9 fe22 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 800747c:	489c      	ldr	r0, [pc, #624]	; (80076f0 <cppLoop+0x1290>)
 800747e:	f7f9 fe49 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007482:	2101      	movs	r1, #1
 8007484:	2000      	movs	r0, #0
 8007486:	f7f9 fe1b 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 800748a:	489a      	ldr	r0, [pc, #616]	; (80076f4 <cppLoop+0x1294>)
 800748c:	f7f9 fe42 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007490:	4892      	ldr	r0, [pc, #584]	; (80076dc <cppLoop+0x127c>)
 8007492:	f7fa fcbf 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007496:	4603      	mov	r3, r0
 8007498:	2b02      	cmp	r3, #2
 800749a:	bf0c      	ite	eq
 800749c:	2301      	moveq	r3, #1
 800749e:	2300      	movne	r3, #0
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 80f8 	beq.w	8007698 <cppLoop+0x1238>
			HAL_Delay(1500);
 80074a8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80074ac:	f000 fa42 	bl	8007934 <HAL_Delay>
			led.LR(-1, 1);
 80074b0:	2201      	movs	r2, #1
 80074b2:	f04f 31ff 	mov.w	r1, #4294967295
 80074b6:	4886      	ldr	r0, [pc, #536]	; (80076d0 <cppLoop+0x1270>)
 80074b8:	f7fa fdcc 	bl	8002054 <_ZN3LED2LREaa>

			logger.start();
 80074bc:	4888      	ldr	r0, [pc, #544]	; (80076e0 <cppLoop+0x1280>)
 80074be:	f7fc f8e6 	bl	800368e <_ZN6Logger5startEv>
			velocity_ctrl.start();
 80074c2:	488d      	ldr	r0, [pc, #564]	; (80076f8 <cppLoop+0x1298>)
 80074c4:	f7fd f8c1 	bl	800464a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 80074c8:	eddf 0a8c 	vldr	s1, [pc, #560]	; 80076fc <cppLoop+0x129c>
 80074cc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80074d0:	4889      	ldr	r0, [pc, #548]	; (80076f8 <cppLoop+0x1298>)
 80074d2:	f7fd f84d 	bl	8004570 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 80074d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80074da:	f000 fa2b 	bl	8007934 <HAL_Delay>

			logger.stop();
 80074de:	4880      	ldr	r0, [pc, #512]	; (80076e0 <cppLoop+0x1280>)
 80074e0:	f7fc f8e6 	bl	80036b0 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 80074e4:	4884      	ldr	r0, [pc, #528]	; (80076f8 <cppLoop+0x1298>)
 80074e6:	f7fd f8c3 	bl	8004670 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 80074ea:	4a85      	ldr	r2, [pc, #532]	; (8007700 <cppLoop+0x12a0>)
 80074ec:	497f      	ldr	r1, [pc, #508]	; (80076ec <cppLoop+0x128c>)
 80074ee:	487c      	ldr	r0, [pc, #496]	; (80076e0 <cppLoop+0x1280>)
 80074f0:	f7fb ffe6 	bl	80034c0 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80074f4:	2200      	movs	r2, #0
 80074f6:	f04f 31ff 	mov.w	r1, #4294967295
 80074fa:	4875      	ldr	r0, [pc, #468]	; (80076d0 <cppLoop+0x1270>)
 80074fc:	f7fa fdaa 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8007500:	e0ca      	b.n	8007698 <cppLoop+0x1238>

	case 11:
		led.fullColor('C');
 8007502:	2143      	movs	r1, #67	; 0x43
 8007504:	4872      	ldr	r0, [pc, #456]	; (80076d0 <cppLoop+0x1270>)
 8007506:	f7fa fce9 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800750a:	f7f9 fdc9 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800750e:	2100      	movs	r1, #0
 8007510:	2000      	movs	r0, #0
 8007512:	f7f9 fdd5 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 8007516:	487b      	ldr	r0, [pc, #492]	; (8007704 <cppLoop+0x12a4>)
 8007518:	f7f9 fdfc 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800751c:	2101      	movs	r1, #1
 800751e:	2000      	movs	r0, #0
 8007520:	f7f9 fdce 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 8007524:	4878      	ldr	r0, [pc, #480]	; (8007708 <cppLoop+0x12a8>)
 8007526:	f7f9 fdf5 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 800752a:	486c      	ldr	r0, [pc, #432]	; (80076dc <cppLoop+0x127c>)
 800752c:	f7fa fc72 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007530:	4603      	mov	r3, r0
 8007532:	2b02      	cmp	r3, #2
 8007534:	bf0c      	ite	eq
 8007536:	2301      	moveq	r3, #1
 8007538:	2300      	movne	r3, #0
 800753a:	b2db      	uxtb	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 80ad 	beq.w	800769c <cppLoop+0x123c>
			HAL_Delay(500);
 8007542:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007546:	f000 f9f5 	bl	8007934 <HAL_Delay>
			led.LR(-1, 1);
 800754a:	2201      	movs	r2, #1
 800754c:	f04f 31ff 	mov.w	r1, #4294967295
 8007550:	485f      	ldr	r0, [pc, #380]	; (80076d0 <cppLoop+0x1270>)
 8007552:	f7fa fd7f 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.createVelocityTabele();
 8007556:	486d      	ldr	r0, [pc, #436]	; (800770c <cppLoop+0x12ac>)
 8007558:	f7fb fb42 	bl	8002be0 <_ZN9LineTrace20createVelocityTabeleEv>

			led.LR(-1, 0);
 800755c:	2200      	movs	r2, #0
 800755e:	f04f 31ff 	mov.w	r1, #4294967295
 8007562:	485b      	ldr	r0, [pc, #364]	; (80076d0 <cppLoop+0x1270>)
 8007564:	f7fa fd76 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8007568:	e098      	b.n	800769c <cppLoop+0x123c>

	case 12:
		led.fullColor('R');
 800756a:	2152      	movs	r1, #82	; 0x52
 800756c:	4858      	ldr	r0, [pc, #352]	; (80076d0 <cppLoop+0x1270>)
 800756e:	f7fa fcb5 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007572:	f7f9 fd95 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007576:	2100      	movs	r1, #0
 8007578:	2000      	movs	r0, #0
 800757a:	f7f9 fda1 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 800757e:	4864      	ldr	r0, [pc, #400]	; (8007710 <cppLoop+0x12b0>)
 8007580:	f7f9 fdc8 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007584:	2101      	movs	r1, #1
 8007586:	2000      	movs	r0, #0
 8007588:	f7f9 fd9a 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 800758c:	4852      	ldr	r0, [pc, #328]	; (80076d8 <cppLoop+0x1278>)
 800758e:	f7f9 fdc1 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007592:	4852      	ldr	r0, [pc, #328]	; (80076dc <cppLoop+0x127c>)
 8007594:	f7fa fc3e 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007598:	4603      	mov	r3, r0
 800759a:	2b02      	cmp	r3, #2
 800759c:	bf0c      	ite	eq
 800759e:	2301      	moveq	r3, #1
 80075a0:	2300      	movne	r3, #0
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d07b      	beq.n	80076a0 <cppLoop+0x1240>
			led.LR(-1, 1);
 80075a8:	2201      	movs	r2, #1
 80075aa:	f04f 31ff 	mov.w	r1, #4294967295
 80075ae:	4848      	ldr	r0, [pc, #288]	; (80076d0 <cppLoop+0x1270>)
 80075b0:	f7fa fd50 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(1500);
 80075b4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80075b8:	f000 f9bc 	bl	8007934 <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 80075bc:	ed9f 0a55 	vldr	s0, [pc, #340]	; 8007714 <cppLoop+0x12b4>
 80075c0:	4855      	ldr	r0, [pc, #340]	; (8007718 <cppLoop+0x12b8>)
 80075c2:	f7fc fe63 	bl	800428c <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 80075c6:	4854      	ldr	r0, [pc, #336]	; (8007718 <cppLoop+0x12b8>)
 80075c8:	f7fc fe70 	bl	80042ac <_ZN20SystemIdentification5startEv>
			HAL_Delay(17500);
 80075cc:	f244 405c 	movw	r0, #17500	; 0x445c
 80075d0:	f000 f9b0 	bl	8007934 <HAL_Delay>
			sys_ident.stop();
 80075d4:	4850      	ldr	r0, [pc, #320]	; (8007718 <cppLoop+0x12b8>)
 80075d6:	f7fc fe7b 	bl	80042d0 <_ZN20SystemIdentification4stopEv>
			sys_ident.inOutputSave();
 80075da:	484f      	ldr	r0, [pc, #316]	; (8007718 <cppLoop+0x12b8>)
 80075dc:	f7fc fde4 	bl	80041a8 <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 80075e0:	2200      	movs	r2, #0
 80075e2:	f04f 31ff 	mov.w	r1, #4294967295
 80075e6:	483a      	ldr	r0, [pc, #232]	; (80076d0 <cppLoop+0x1270>)
 80075e8:	f7fa fd34 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 80075ec:	e058      	b.n	80076a0 <cppLoop+0x1240>

	case 13:
		led.fullColor('G');
 80075ee:	2147      	movs	r1, #71	; 0x47
 80075f0:	4837      	ldr	r0, [pc, #220]	; (80076d0 <cppLoop+0x1270>)
 80075f2:	f7fa fc73 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80075f6:	f7f9 fd53 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80075fa:	2100      	movs	r1, #0
 80075fc:	2000      	movs	r0, #0
 80075fe:	f7f9 fd5f 	bl	80010c0 <lcd_locate>
		lcd_printf("13      ");
 8007602:	4846      	ldr	r0, [pc, #280]	; (800771c <cppLoop+0x12bc>)
 8007604:	f7f9 fd86 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007608:	2101      	movs	r1, #1
 800760a:	2000      	movs	r0, #0
 800760c:	f7f9 fd58 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007610:	4843      	ldr	r0, [pc, #268]	; (8007720 <cppLoop+0x12c0>)
 8007612:	f7f9 fd7f 	bl	8001114 <lcd_printf>

		break;
 8007616:	e044      	b.n	80076a2 <cppLoop+0x1242>

	case 14:
		led.fullColor('B');
 8007618:	2142      	movs	r1, #66	; 0x42
 800761a:	482d      	ldr	r0, [pc, #180]	; (80076d0 <cppLoop+0x1270>)
 800761c:	f7fa fc5e 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007620:	f7f9 fd3e 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007624:	2100      	movs	r1, #0
 8007626:	2000      	movs	r0, #0
 8007628:	f7f9 fd4a 	bl	80010c0 <lcd_locate>
		lcd_printf("14      ");
 800762c:	483d      	ldr	r0, [pc, #244]	; (8007724 <cppLoop+0x12c4>)
 800762e:	f7f9 fd71 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007632:	2101      	movs	r1, #1
 8007634:	2000      	movs	r0, #0
 8007636:	f7f9 fd43 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 800763a:	4839      	ldr	r0, [pc, #228]	; (8007720 <cppLoop+0x12c0>)
 800763c:	f7f9 fd6a 	bl	8001114 <lcd_printf>

		break;
 8007640:	e02f      	b.n	80076a2 <cppLoop+0x1242>

	case 15:
		led.fullColor('M');
 8007642:	214d      	movs	r1, #77	; 0x4d
 8007644:	4822      	ldr	r0, [pc, #136]	; (80076d0 <cppLoop+0x1270>)
 8007646:	f7fa fc49 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800764a:	f7f9 fd29 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800764e:	2100      	movs	r1, #0
 8007650:	2000      	movs	r0, #0
 8007652:	f7f9 fd35 	bl	80010c0 <lcd_locate>
		lcd_printf("15      ");
 8007656:	4834      	ldr	r0, [pc, #208]	; (8007728 <cppLoop+0x12c8>)
 8007658:	f7f9 fd5c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800765c:	2101      	movs	r1, #1
 800765e:	2000      	movs	r0, #0
 8007660:	f7f9 fd2e 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007664:	482e      	ldr	r0, [pc, #184]	; (8007720 <cppLoop+0x12c0>)
 8007666:	f7f9 fd55 	bl	8001114 <lcd_printf>

		break;
 800766a:	e01a      	b.n	80076a2 <cppLoop+0x1242>

	default:
		break;
 800766c:	bf00      	nop
 800766e:	e018      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007670:	bf00      	nop
 8007672:	e016      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007674:	bf00      	nop
 8007676:	e014      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007678:	bf00      	nop
 800767a:	e012      	b.n	80076a2 <cppLoop+0x1242>
		break;
 800767c:	bf00      	nop
 800767e:	e010      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007680:	bf00      	nop
 8007682:	e00e      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007684:	bf00      	nop
 8007686:	e00c      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007688:	bf00      	nop
 800768a:	e00a      	b.n	80076a2 <cppLoop+0x1242>
		break;
 800768c:	bf00      	nop
 800768e:	e008      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007690:	bf00      	nop
 8007692:	e006      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007694:	bf00      	nop
 8007696:	e004      	b.n	80076a2 <cppLoop+0x1242>
		break;
 8007698:	bf00      	nop
 800769a:	e002      	b.n	80076a2 <cppLoop+0x1242>
		break;
 800769c:	bf00      	nop
 800769e:	e000      	b.n	80076a2 <cppLoop+0x1242>
		break;
 80076a0:	bf00      	nop

	}

	HAL_Delay(30);
 80076a2:	201e      	movs	r0, #30
 80076a4:	f000 f946 	bl	8007934 <HAL_Delay>

}
 80076a8:	bf00      	nop
 80076aa:	3724      	adds	r7, #36	; 0x24
 80076ac:	46bd      	mov	sp, r7
 80076ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076b2:	bf00      	nop
 80076b4:	f3af 8000 	nop.w
 80076b8:	33333333 	.word	0x33333333
 80076bc:	bfd33333 	.word	0xbfd33333
 80076c0:	33333333 	.word	0x33333333
 80076c4:	3fd33333 	.word	0x3fd33333
	...
 80076d0:	200005b8 	.word	0x200005b8
 80076d4:	08017c84 	.word	0x08017c84
 80076d8:	08017c34 	.word	0x08017c34
 80076dc:	200005ac 	.word	0x200005ac
 80076e0:	200005dc 	.word	0x200005dc
 80076e4:	200005b4 	.word	0x200005b4
 80076e8:	08017c8c 	.word	0x08017c8c
 80076ec:	08017c98 	.word	0x08017c98
 80076f0:	08017ca4 	.word	0x08017ca4
 80076f4:	08017ca8 	.word	0x08017ca8
 80076f8:	20015dc0 	.word	0x20015dc0
 80076fc:	00000000 	.word	0x00000000
 8007700:	08017cb4 	.word	0x08017cb4
 8007704:	08017cc0 	.word	0x08017cc0
 8007708:	08017ccc 	.word	0x08017ccc
 800770c:	20015e40 	.word	0x20015e40
 8007710:	08017cd8 	.word	0x08017cd8
 8007714:	3e99999a 	.word	0x3e99999a
 8007718:	2001bc84 	.word	0x2001bc84
 800771c:	08017ce0 	.word	0x08017ce0
 8007720:	08017cec 	.word	0x08017cec
 8007724:	08017cf8 	.word	0x08017cf8
 8007728:	08017d04 	.word	0x08017d04

0800772c <_Z41__static_initialization_and_destruction_0ii>:
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af04      	add	r7, sp, #16
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d13b      	bne.n	80077b4 <_Z41__static_initialization_and_destruction_0ii+0x88>
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007742:	4293      	cmp	r3, r2
 8007744:	d136      	bne.n	80077b4 <_Z41__static_initialization_and_destruction_0ii+0x88>
LineSensor line_sensor;
 8007746:	481d      	ldr	r0, [pc, #116]	; (80077bc <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8007748:	f7fa fcbc 	bl	80020c4 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 800774c:	481c      	ldr	r0, [pc, #112]	; (80077c0 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 800774e:	f7fc fc03 	bl	8003f58 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8007752:	481c      	ldr	r0, [pc, #112]	; (80077c4 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8007754:	f7fa fb52 	bl	8001dfc <_ZN8JoyStickC1Ev>
Motor motor;
 8007758:	481b      	ldr	r0, [pc, #108]	; (80077c8 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800775a:	f7fb ffba 	bl	80036d2 <_ZN5MotorC1Ev>
IMU imu;
 800775e:	481b      	ldr	r0, [pc, #108]	; (80077cc <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007760:	f7fa f95a 	bl	8001a18 <_ZN3IMUC1Ev>
Logger logger;
 8007764:	481a      	ldr	r0, [pc, #104]	; (80077d0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007766:	f7fb fd59 	bl	800321c <_ZN6LoggerC1Ev>
Encoder encoder;
 800776a:	481a      	ldr	r0, [pc, #104]	; (80077d4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800776c:	f7f9 fcf2 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8007770:	4b16      	ldr	r3, [pc, #88]	; (80077cc <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007772:	4a18      	ldr	r2, [pc, #96]	; (80077d4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007774:	4914      	ldr	r1, [pc, #80]	; (80077c8 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007776:	4818      	ldr	r0, [pc, #96]	; (80077d8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007778:	f7fc fdce 	bl	8004318 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 800777c:	4b16      	ldr	r3, [pc, #88]	; (80077d8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800777e:	4a13      	ldr	r2, [pc, #76]	; (80077cc <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007780:	4914      	ldr	r1, [pc, #80]	; (80077d4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007782:	4816      	ldr	r0, [pc, #88]	; (80077dc <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8007784:	f7fc f88a 	bl	800389c <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger);
 8007788:	4b11      	ldr	r3, [pc, #68]	; (80077d0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800778a:	9303      	str	r3, [sp, #12]
 800778c:	4b13      	ldr	r3, [pc, #76]	; (80077dc <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800778e:	9302      	str	r3, [sp, #8]
 8007790:	4b10      	ldr	r3, [pc, #64]	; (80077d4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007792:	9301      	str	r3, [sp, #4]
 8007794:	4b0a      	ldr	r3, [pc, #40]	; (80077c0 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	4b0f      	ldr	r3, [pc, #60]	; (80077d8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800779a:	4a08      	ldr	r2, [pc, #32]	; (80077bc <_Z41__static_initialization_and_destruction_0ii+0x90>)
 800779c:	490a      	ldr	r1, [pc, #40]	; (80077c8 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800779e:	4810      	ldr	r0, [pc, #64]	; (80077e0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80077a0:	f7fa ffbe 	bl	8002720 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>
SystemIdentification sys_ident(&logger, &motor);
 80077a4:	4a08      	ldr	r2, [pc, #32]	; (80077c8 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80077a6:	490a      	ldr	r1, [pc, #40]	; (80077d0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80077a8:	480e      	ldr	r0, [pc, #56]	; (80077e4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80077aa:	f7fc fcb3 	bl	8004114 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 80077ae:	480e      	ldr	r0, [pc, #56]	; (80077e8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80077b0:	f7fc f9f4 	bl	8003b9c <_ZN13PathFollowingC1Ev>
}
 80077b4:	bf00      	nop
 80077b6:	3708      	adds	r7, #8
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	200002ac 	.word	0x200002ac
 80077c0:	200005a4 	.word	0x200005a4
 80077c4:	200005ac 	.word	0x200005ac
 80077c8:	200005b4 	.word	0x200005b4
 80077cc:	200005c8 	.word	0x200005c8
 80077d0:	200005dc 	.word	0x200005dc
 80077d4:	20015da4 	.word	0x20015da4
 80077d8:	20015dc0 	.word	0x20015dc0
 80077dc:	20015e00 	.word	0x20015e00
 80077e0:	20015e40 	.word	0x20015e40
 80077e4:	2001bc84 	.word	0x2001bc84
 80077e8:	2001be90 	.word	0x2001be90

080077ec <_GLOBAL__sub_I_line_sensor>:
 80077ec:	b580      	push	{r7, lr}
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80077f4:	2001      	movs	r0, #1
 80077f6:	f7ff ff99 	bl	800772c <_Z41__static_initialization_and_destruction_0ii>
 80077fa:	bd80      	pop	{r7, pc}

080077fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80077fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007834 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007800:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007802:	e003      	b.n	800780c <LoopCopyDataInit>

08007804 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007804:	4b0c      	ldr	r3, [pc, #48]	; (8007838 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007806:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007808:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800780a:	3104      	adds	r1, #4

0800780c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800780c:	480b      	ldr	r0, [pc, #44]	; (800783c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800780e:	4b0c      	ldr	r3, [pc, #48]	; (8007840 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007810:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007812:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007814:	d3f6      	bcc.n	8007804 <CopyDataInit>
  ldr  r2, =_sbss
 8007816:	4a0b      	ldr	r2, [pc, #44]	; (8007844 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007818:	e002      	b.n	8007820 <LoopFillZerobss>

0800781a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800781a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800781c:	f842 3b04 	str.w	r3, [r2], #4

08007820 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007820:	4b09      	ldr	r3, [pc, #36]	; (8007848 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007822:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007824:	d3f9      	bcc.n	800781a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007826:	f7fe fca1 	bl	800616c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800782a:	f00b fded 	bl	8013408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800782e:	f7fc ffb9 	bl	80047a4 <main>
  bx  lr    
 8007832:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007834:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8007838:	08018300 	.word	0x08018300
  ldr  r0, =_sdata
 800783c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007840:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8007844:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8007848:	20037fd0 	.word	0x20037fd0

0800784c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800784c:	e7fe      	b.n	800784c <ADC_IRQHandler>
	...

08007850 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007854:	4b0e      	ldr	r3, [pc, #56]	; (8007890 <HAL_Init+0x40>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a0d      	ldr	r2, [pc, #52]	; (8007890 <HAL_Init+0x40>)
 800785a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800785e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007860:	4b0b      	ldr	r3, [pc, #44]	; (8007890 <HAL_Init+0x40>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a0a      	ldr	r2, [pc, #40]	; (8007890 <HAL_Init+0x40>)
 8007866:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800786a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800786c:	4b08      	ldr	r3, [pc, #32]	; (8007890 <HAL_Init+0x40>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a07      	ldr	r2, [pc, #28]	; (8007890 <HAL_Init+0x40>)
 8007872:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007876:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007878:	2003      	movs	r0, #3
 800787a:	f000 fd51 	bl	8008320 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800787e:	2000      	movs	r0, #0
 8007880:	f000 f808 	bl	8007894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007884:	f7fd feb2 	bl	80055ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007888:	2300      	movs	r3, #0
}
 800788a:	4618      	mov	r0, r3
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	40023c00 	.word	0x40023c00

08007894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800789c:	4b12      	ldr	r3, [pc, #72]	; (80078e8 <HAL_InitTick+0x54>)
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	4b12      	ldr	r3, [pc, #72]	; (80078ec <HAL_InitTick+0x58>)
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	4619      	mov	r1, r3
 80078a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80078aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80078ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b2:	4618      	mov	r0, r3
 80078b4:	f000 fd69 	bl	800838a <HAL_SYSTICK_Config>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e00e      	b.n	80078e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2b0f      	cmp	r3, #15
 80078c6:	d80a      	bhi.n	80078de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80078c8:	2200      	movs	r2, #0
 80078ca:	6879      	ldr	r1, [r7, #4]
 80078cc:	f04f 30ff 	mov.w	r0, #4294967295
 80078d0:	f000 fd31 	bl	8008336 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80078d4:	4a06      	ldr	r2, [pc, #24]	; (80078f0 <HAL_InitTick+0x5c>)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80078da:	2300      	movs	r3, #0
 80078dc:	e000      	b.n	80078e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	20000000 	.word	0x20000000
 80078ec:	20000008 	.word	0x20000008
 80078f0:	20000004 	.word	0x20000004

080078f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80078f4:	b480      	push	{r7}
 80078f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80078f8:	4b06      	ldr	r3, [pc, #24]	; (8007914 <HAL_IncTick+0x20>)
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	461a      	mov	r2, r3
 80078fe:	4b06      	ldr	r3, [pc, #24]	; (8007918 <HAL_IncTick+0x24>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4413      	add	r3, r2
 8007904:	4a04      	ldr	r2, [pc, #16]	; (8007918 <HAL_IncTick+0x24>)
 8007906:	6013      	str	r3, [r2, #0]
}
 8007908:	bf00      	nop
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	20000008 	.word	0x20000008
 8007918:	20035f58 	.word	0x20035f58

0800791c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800791c:	b480      	push	{r7}
 800791e:	af00      	add	r7, sp, #0
  return uwTick;
 8007920:	4b03      	ldr	r3, [pc, #12]	; (8007930 <HAL_GetTick+0x14>)
 8007922:	681b      	ldr	r3, [r3, #0]
}
 8007924:	4618      	mov	r0, r3
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	20035f58 	.word	0x20035f58

08007934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800793c:	f7ff ffee 	bl	800791c <HAL_GetTick>
 8007940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800794c:	d005      	beq.n	800795a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800794e:	4b09      	ldr	r3, [pc, #36]	; (8007974 <HAL_Delay+0x40>)
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	4413      	add	r3, r2
 8007958:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800795a:	bf00      	nop
 800795c:	f7ff ffde 	bl	800791c <HAL_GetTick>
 8007960:	4602      	mov	r2, r0
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	429a      	cmp	r2, r3
 800796a:	d8f7      	bhi.n	800795c <HAL_Delay+0x28>
  {
  }
}
 800796c:	bf00      	nop
 800796e:	3710      	adds	r7, #16
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	20000008 	.word	0x20000008

08007978 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007980:	2300      	movs	r3, #0
 8007982:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d101      	bne.n	800798e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e033      	b.n	80079f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007992:	2b00      	cmp	r3, #0
 8007994:	d109      	bne.n	80079aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7fd fe50 	bl	800563c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ae:	f003 0310 	and.w	r3, r3, #16
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d118      	bne.n	80079e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80079be:	f023 0302 	bic.w	r3, r3, #2
 80079c2:	f043 0202 	orr.w	r2, r3, #2
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 fa5a 	bl	8007e84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079da:	f023 0303 	bic.w	r3, r3, #3
 80079de:	f043 0201 	orr.w	r2, r3, #1
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	641a      	str	r2, [r3, #64]	; 0x40
 80079e6:	e001      	b.n	80079ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80079f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
	...

08007a00 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	60b9      	str	r1, [r7, #8]
 8007a0a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d101      	bne.n	8007a1e <HAL_ADC_Start_DMA+0x1e>
 8007a1a:	2302      	movs	r3, #2
 8007a1c:	e0cc      	b.n	8007bb8 <HAL_ADC_Start_DMA+0x1b8>
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2201      	movs	r2, #1
 8007a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f003 0301 	and.w	r3, r3, #1
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d018      	beq.n	8007a66 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689a      	ldr	r2, [r3, #8]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f042 0201 	orr.w	r2, r2, #1
 8007a42:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007a44:	4b5e      	ldr	r3, [pc, #376]	; (8007bc0 <HAL_ADC_Start_DMA+0x1c0>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a5e      	ldr	r2, [pc, #376]	; (8007bc4 <HAL_ADC_Start_DMA+0x1c4>)
 8007a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a4e:	0c9a      	lsrs	r2, r3, #18
 8007a50:	4613      	mov	r3, r2
 8007a52:	005b      	lsls	r3, r3, #1
 8007a54:	4413      	add	r3, r2
 8007a56:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007a58:	e002      	b.n	8007a60 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1f9      	bne.n	8007a5a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	f003 0301 	and.w	r3, r3, #1
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	f040 80a0 	bne.w	8007bb6 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007a7e:	f023 0301 	bic.w	r3, r3, #1
 8007a82:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d007      	beq.n	8007aa8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007aa0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ab4:	d106      	bne.n	8007ac4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aba:	f023 0206 	bic.w	r2, r3, #6
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	645a      	str	r2, [r3, #68]	; 0x44
 8007ac2:	e002      	b.n	8007aca <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2200      	movs	r2, #0
 8007ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007ad2:	4b3d      	ldr	r3, [pc, #244]	; (8007bc8 <HAL_ADC_Start_DMA+0x1c8>)
 8007ad4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ada:	4a3c      	ldr	r2, [pc, #240]	; (8007bcc <HAL_ADC_Start_DMA+0x1cc>)
 8007adc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae2:	4a3b      	ldr	r2, [pc, #236]	; (8007bd0 <HAL_ADC_Start_DMA+0x1d0>)
 8007ae4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aea:	4a3a      	ldr	r2, [pc, #232]	; (8007bd4 <HAL_ADC_Start_DMA+0x1d4>)
 8007aec:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007af6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007b06:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689a      	ldr	r2, [r3, #8]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b16:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	334c      	adds	r3, #76	; 0x4c
 8007b22:	4619      	mov	r1, r3
 8007b24:	68ba      	ldr	r2, [r7, #8]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f000 fcea 	bl	8008500 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	f003 031f 	and.w	r3, r3, #31
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d12a      	bne.n	8007b8e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a26      	ldr	r2, [pc, #152]	; (8007bd8 <HAL_ADC_Start_DMA+0x1d8>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d015      	beq.n	8007b6e <HAL_ADC_Start_DMA+0x16e>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a25      	ldr	r2, [pc, #148]	; (8007bdc <HAL_ADC_Start_DMA+0x1dc>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d105      	bne.n	8007b58 <HAL_ADC_Start_DMA+0x158>
 8007b4c:	4b1e      	ldr	r3, [pc, #120]	; (8007bc8 <HAL_ADC_Start_DMA+0x1c8>)
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	f003 031f 	and.w	r3, r3, #31
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00a      	beq.n	8007b6e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a20      	ldr	r2, [pc, #128]	; (8007be0 <HAL_ADC_Start_DMA+0x1e0>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d129      	bne.n	8007bb6 <HAL_ADC_Start_DMA+0x1b6>
 8007b62:	4b19      	ldr	r3, [pc, #100]	; (8007bc8 <HAL_ADC_Start_DMA+0x1c8>)
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	f003 031f 	and.w	r3, r3, #31
 8007b6a:	2b0f      	cmp	r3, #15
 8007b6c:	d823      	bhi.n	8007bb6 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d11c      	bne.n	8007bb6 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	689a      	ldr	r2, [r3, #8]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007b8a:	609a      	str	r2, [r3, #8]
 8007b8c:	e013      	b.n	8007bb6 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a11      	ldr	r2, [pc, #68]	; (8007bd8 <HAL_ADC_Start_DMA+0x1d8>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d10e      	bne.n	8007bb6 <HAL_ADC_Start_DMA+0x1b6>
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d107      	bne.n	8007bb6 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	689a      	ldr	r2, [r3, #8]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007bb4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3718      	adds	r7, #24
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	20000000 	.word	0x20000000
 8007bc4:	431bde83 	.word	0x431bde83
 8007bc8:	40012300 	.word	0x40012300
 8007bcc:	0800807d 	.word	0x0800807d
 8007bd0:	08008137 	.word	0x08008137
 8007bd4:	08008153 	.word	0x08008153
 8007bd8:	40012000 	.word	0x40012000
 8007bdc:	40012100 	.word	0x40012100
 8007be0:	40012200 	.word	0x40012200

08007be4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d101      	bne.n	8007c3c <HAL_ADC_ConfigChannel+0x1c>
 8007c38:	2302      	movs	r3, #2
 8007c3a:	e113      	b.n	8007e64 <HAL_ADC_ConfigChannel+0x244>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b09      	cmp	r3, #9
 8007c4a:	d925      	bls.n	8007c98 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68d9      	ldr	r1, [r3, #12]
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	461a      	mov	r2, r3
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	005b      	lsls	r3, r3, #1
 8007c5e:	4413      	add	r3, r2
 8007c60:	3b1e      	subs	r3, #30
 8007c62:	2207      	movs	r2, #7
 8007c64:	fa02 f303 	lsl.w	r3, r2, r3
 8007c68:	43da      	mvns	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	400a      	ands	r2, r1
 8007c70:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	68d9      	ldr	r1, [r3, #12]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	689a      	ldr	r2, [r3, #8]
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	4618      	mov	r0, r3
 8007c84:	4603      	mov	r3, r0
 8007c86:	005b      	lsls	r3, r3, #1
 8007c88:	4403      	add	r3, r0
 8007c8a:	3b1e      	subs	r3, #30
 8007c8c:	409a      	lsls	r2, r3
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	60da      	str	r2, [r3, #12]
 8007c96:	e022      	b.n	8007cde <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6919      	ldr	r1, [r3, #16]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	4413      	add	r3, r2
 8007cac:	2207      	movs	r2, #7
 8007cae:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb2:	43da      	mvns	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	400a      	ands	r2, r1
 8007cba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6919      	ldr	r1, [r3, #16]
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	689a      	ldr	r2, [r3, #8]
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	4618      	mov	r0, r3
 8007cce:	4603      	mov	r3, r0
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	4403      	add	r3, r0
 8007cd4:	409a      	lsls	r2, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	430a      	orrs	r2, r1
 8007cdc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	2b06      	cmp	r3, #6
 8007ce4:	d824      	bhi.n	8007d30 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4413      	add	r3, r2
 8007cf6:	3b05      	subs	r3, #5
 8007cf8:	221f      	movs	r2, #31
 8007cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfe:	43da      	mvns	r2, r3
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	400a      	ands	r2, r1
 8007d06:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	4618      	mov	r0, r3
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	685a      	ldr	r2, [r3, #4]
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	3b05      	subs	r3, #5
 8007d22:	fa00 f203 	lsl.w	r2, r0, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	430a      	orrs	r2, r1
 8007d2c:	635a      	str	r2, [r3, #52]	; 0x34
 8007d2e:	e04c      	b.n	8007dca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	2b0c      	cmp	r3, #12
 8007d36:	d824      	bhi.n	8007d82 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	4613      	mov	r3, r2
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	4413      	add	r3, r2
 8007d48:	3b23      	subs	r3, #35	; 0x23
 8007d4a:	221f      	movs	r2, #31
 8007d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d50:	43da      	mvns	r2, r3
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	400a      	ands	r2, r1
 8007d58:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	4618      	mov	r0, r3
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	4413      	add	r3, r2
 8007d72:	3b23      	subs	r3, #35	; 0x23
 8007d74:	fa00 f203 	lsl.w	r2, r0, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	430a      	orrs	r2, r1
 8007d7e:	631a      	str	r2, [r3, #48]	; 0x30
 8007d80:	e023      	b.n	8007dca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	4413      	add	r3, r2
 8007d92:	3b41      	subs	r3, #65	; 0x41
 8007d94:	221f      	movs	r2, #31
 8007d96:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9a:	43da      	mvns	r2, r3
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	400a      	ands	r2, r1
 8007da2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	4618      	mov	r0, r3
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	685a      	ldr	r2, [r3, #4]
 8007db6:	4613      	mov	r3, r2
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	4413      	add	r3, r2
 8007dbc:	3b41      	subs	r3, #65	; 0x41
 8007dbe:	fa00 f203 	lsl.w	r2, r0, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007dca:	4b29      	ldr	r3, [pc, #164]	; (8007e70 <HAL_ADC_ConfigChannel+0x250>)
 8007dcc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a28      	ldr	r2, [pc, #160]	; (8007e74 <HAL_ADC_ConfigChannel+0x254>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d10f      	bne.n	8007df8 <HAL_ADC_ConfigChannel+0x1d8>
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2b12      	cmp	r3, #18
 8007dde:	d10b      	bne.n	8007df8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a1d      	ldr	r2, [pc, #116]	; (8007e74 <HAL_ADC_ConfigChannel+0x254>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d12b      	bne.n	8007e5a <HAL_ADC_ConfigChannel+0x23a>
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a1c      	ldr	r2, [pc, #112]	; (8007e78 <HAL_ADC_ConfigChannel+0x258>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d003      	beq.n	8007e14 <HAL_ADC_ConfigChannel+0x1f4>
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	2b11      	cmp	r3, #17
 8007e12:	d122      	bne.n	8007e5a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a11      	ldr	r2, [pc, #68]	; (8007e78 <HAL_ADC_ConfigChannel+0x258>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d111      	bne.n	8007e5a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007e36:	4b11      	ldr	r3, [pc, #68]	; (8007e7c <HAL_ADC_ConfigChannel+0x25c>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a11      	ldr	r2, [pc, #68]	; (8007e80 <HAL_ADC_ConfigChannel+0x260>)
 8007e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e40:	0c9a      	lsrs	r2, r3, #18
 8007e42:	4613      	mov	r3, r2
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	4413      	add	r3, r2
 8007e48:	005b      	lsls	r3, r3, #1
 8007e4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007e4c:	e002      	b.n	8007e54 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	3b01      	subs	r3, #1
 8007e52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1f9      	bne.n	8007e4e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3714      	adds	r7, #20
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr
 8007e70:	40012300 	.word	0x40012300
 8007e74:	40012000 	.word	0x40012000
 8007e78:	10000012 	.word	0x10000012
 8007e7c:	20000000 	.word	0x20000000
 8007e80:	431bde83 	.word	0x431bde83

08007e84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007e8c:	4b79      	ldr	r3, [pc, #484]	; (8008074 <ADC_Init+0x1f0>)
 8007e8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	685a      	ldr	r2, [r3, #4]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	431a      	orrs	r2, r3
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007eb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	6859      	ldr	r1, [r3, #4]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	021a      	lsls	r2, r3, #8
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	685a      	ldr	r2, [r3, #4]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007edc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	6859      	ldr	r1, [r3, #4]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	689a      	ldr	r2, [r3, #8]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	430a      	orrs	r2, r1
 8007eee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	689a      	ldr	r2, [r3, #8]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007efe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	6899      	ldr	r1, [r3, #8]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	68da      	ldr	r2, [r3, #12]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f16:	4a58      	ldr	r2, [pc, #352]	; (8008078 <ADC_Init+0x1f4>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d022      	beq.n	8007f62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	689a      	ldr	r2, [r3, #8]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007f2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	6899      	ldr	r1, [r3, #8]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	689a      	ldr	r2, [r3, #8]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007f4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	6899      	ldr	r1, [r3, #8]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	609a      	str	r2, [r3, #8]
 8007f60:	e00f      	b.n	8007f82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	689a      	ldr	r2, [r3, #8]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007f70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007f80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	689a      	ldr	r2, [r3, #8]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f022 0202 	bic.w	r2, r2, #2
 8007f90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	6899      	ldr	r1, [r3, #8]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	7e1b      	ldrb	r3, [r3, #24]
 8007f9c:	005a      	lsls	r2, r3, #1
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d01b      	beq.n	8007fe8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	685a      	ldr	r2, [r3, #4]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007fbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	685a      	ldr	r2, [r3, #4]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007fce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	6859      	ldr	r1, [r3, #4]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	035a      	lsls	r2, r3, #13
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	430a      	orrs	r2, r1
 8007fe4:	605a      	str	r2, [r3, #4]
 8007fe6:	e007      	b.n	8007ff8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	685a      	ldr	r2, [r3, #4]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ff6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8008006:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	69db      	ldr	r3, [r3, #28]
 8008012:	3b01      	subs	r3, #1
 8008014:	051a      	lsls	r2, r3, #20
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	430a      	orrs	r2, r1
 800801c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	689a      	ldr	r2, [r3, #8]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800802c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	6899      	ldr	r1, [r3, #8]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800803a:	025a      	lsls	r2, r3, #9
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	430a      	orrs	r2, r1
 8008042:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	689a      	ldr	r2, [r3, #8]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008052:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6899      	ldr	r1, [r3, #8]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	695b      	ldr	r3, [r3, #20]
 800805e:	029a      	lsls	r2, r3, #10
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	430a      	orrs	r2, r1
 8008066:	609a      	str	r2, [r3, #8]
}
 8008068:	bf00      	nop
 800806a:	3714      	adds	r7, #20
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr
 8008074:	40012300 	.word	0x40012300
 8008078:	0f000001 	.word	0x0f000001

0800807c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008088:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008092:	2b00      	cmp	r3, #0
 8008094:	d13c      	bne.n	8008110 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800809a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d12b      	bne.n	8008108 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d127      	bne.n	8008108 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d006      	beq.n	80080d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d119      	bne.n	8008108 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	685a      	ldr	r2, [r3, #4]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f022 0220 	bic.w	r2, r2, #32
 80080e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d105      	bne.n	8008108 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008100:	f043 0201 	orr.w	r2, r3, #1
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008108:	68f8      	ldr	r0, [r7, #12]
 800810a:	f7ff fd6b 	bl	8007be4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800810e:	e00e      	b.n	800812e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008114:	f003 0310 	and.w	r3, r3, #16
 8008118:	2b00      	cmp	r3, #0
 800811a:	d003      	beq.n	8008124 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	f7ff fd75 	bl	8007c0c <HAL_ADC_ErrorCallback>
}
 8008122:	e004      	b.n	800812e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	4798      	blx	r3
}
 800812e:	bf00      	nop
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b084      	sub	sp, #16
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008142:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f7ff fd57 	bl	8007bf8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800814a:	bf00      	nop
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800815e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2240      	movs	r2, #64	; 0x40
 8008164:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800816a:	f043 0204 	orr.w	r2, r3, #4
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f7ff fd4a 	bl	8007c0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008178:	bf00      	nop
 800817a:	3710      	adds	r7, #16
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008180:	b480      	push	{r7}
 8008182:	b085      	sub	sp, #20
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f003 0307 	and.w	r3, r3, #7
 800818e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008190:	4b0c      	ldr	r3, [pc, #48]	; (80081c4 <__NVIC_SetPriorityGrouping+0x44>)
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008196:	68ba      	ldr	r2, [r7, #8]
 8008198:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800819c:	4013      	ands	r3, r2
 800819e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80081a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80081ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80081b2:	4a04      	ldr	r2, [pc, #16]	; (80081c4 <__NVIC_SetPriorityGrouping+0x44>)
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	60d3      	str	r3, [r2, #12]
}
 80081b8:	bf00      	nop
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr
 80081c4:	e000ed00 	.word	0xe000ed00

080081c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081cc:	4b04      	ldr	r3, [pc, #16]	; (80081e0 <__NVIC_GetPriorityGrouping+0x18>)
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	0a1b      	lsrs	r3, r3, #8
 80081d2:	f003 0307 	and.w	r3, r3, #7
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	e000ed00 	.word	0xe000ed00

080081e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	4603      	mov	r3, r0
 80081ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80081ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	db0b      	blt.n	800820e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80081f6:	79fb      	ldrb	r3, [r7, #7]
 80081f8:	f003 021f 	and.w	r2, r3, #31
 80081fc:	4907      	ldr	r1, [pc, #28]	; (800821c <__NVIC_EnableIRQ+0x38>)
 80081fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008202:	095b      	lsrs	r3, r3, #5
 8008204:	2001      	movs	r0, #1
 8008206:	fa00 f202 	lsl.w	r2, r0, r2
 800820a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800820e:	bf00      	nop
 8008210:	370c      	adds	r7, #12
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop
 800821c:	e000e100 	.word	0xe000e100

08008220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	4603      	mov	r3, r0
 8008228:	6039      	str	r1, [r7, #0]
 800822a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800822c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008230:	2b00      	cmp	r3, #0
 8008232:	db0a      	blt.n	800824a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	b2da      	uxtb	r2, r3
 8008238:	490c      	ldr	r1, [pc, #48]	; (800826c <__NVIC_SetPriority+0x4c>)
 800823a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800823e:	0112      	lsls	r2, r2, #4
 8008240:	b2d2      	uxtb	r2, r2
 8008242:	440b      	add	r3, r1
 8008244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008248:	e00a      	b.n	8008260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	b2da      	uxtb	r2, r3
 800824e:	4908      	ldr	r1, [pc, #32]	; (8008270 <__NVIC_SetPriority+0x50>)
 8008250:	79fb      	ldrb	r3, [r7, #7]
 8008252:	f003 030f 	and.w	r3, r3, #15
 8008256:	3b04      	subs	r3, #4
 8008258:	0112      	lsls	r2, r2, #4
 800825a:	b2d2      	uxtb	r2, r2
 800825c:	440b      	add	r3, r1
 800825e:	761a      	strb	r2, [r3, #24]
}
 8008260:	bf00      	nop
 8008262:	370c      	adds	r7, #12
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	e000e100 	.word	0xe000e100
 8008270:	e000ed00 	.word	0xe000ed00

08008274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008274:	b480      	push	{r7}
 8008276:	b089      	sub	sp, #36	; 0x24
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f003 0307 	and.w	r3, r3, #7
 8008286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008288:	69fb      	ldr	r3, [r7, #28]
 800828a:	f1c3 0307 	rsb	r3, r3, #7
 800828e:	2b04      	cmp	r3, #4
 8008290:	bf28      	it	cs
 8008292:	2304      	movcs	r3, #4
 8008294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	3304      	adds	r3, #4
 800829a:	2b06      	cmp	r3, #6
 800829c:	d902      	bls.n	80082a4 <NVIC_EncodePriority+0x30>
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	3b03      	subs	r3, #3
 80082a2:	e000      	b.n	80082a6 <NVIC_EncodePriority+0x32>
 80082a4:	2300      	movs	r3, #0
 80082a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082a8:	f04f 32ff 	mov.w	r2, #4294967295
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	fa02 f303 	lsl.w	r3, r2, r3
 80082b2:	43da      	mvns	r2, r3
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	401a      	ands	r2, r3
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80082bc:	f04f 31ff 	mov.w	r1, #4294967295
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	fa01 f303 	lsl.w	r3, r1, r3
 80082c6:	43d9      	mvns	r1, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082cc:	4313      	orrs	r3, r2
         );
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3724      	adds	r7, #36	; 0x24
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr
	...

080082dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082ec:	d301      	bcc.n	80082f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80082ee:	2301      	movs	r3, #1
 80082f0:	e00f      	b.n	8008312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80082f2:	4a0a      	ldr	r2, [pc, #40]	; (800831c <SysTick_Config+0x40>)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	3b01      	subs	r3, #1
 80082f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80082fa:	210f      	movs	r1, #15
 80082fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008300:	f7ff ff8e 	bl	8008220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008304:	4b05      	ldr	r3, [pc, #20]	; (800831c <SysTick_Config+0x40>)
 8008306:	2200      	movs	r2, #0
 8008308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800830a:	4b04      	ldr	r3, [pc, #16]	; (800831c <SysTick_Config+0x40>)
 800830c:	2207      	movs	r2, #7
 800830e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3708      	adds	r7, #8
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	e000e010 	.word	0xe000e010

08008320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b082      	sub	sp, #8
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f7ff ff29 	bl	8008180 <__NVIC_SetPriorityGrouping>
}
 800832e:	bf00      	nop
 8008330:	3708      	adds	r7, #8
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008336:	b580      	push	{r7, lr}
 8008338:	b086      	sub	sp, #24
 800833a:	af00      	add	r7, sp, #0
 800833c:	4603      	mov	r3, r0
 800833e:	60b9      	str	r1, [r7, #8]
 8008340:	607a      	str	r2, [r7, #4]
 8008342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008344:	2300      	movs	r3, #0
 8008346:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008348:	f7ff ff3e 	bl	80081c8 <__NVIC_GetPriorityGrouping>
 800834c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	68b9      	ldr	r1, [r7, #8]
 8008352:	6978      	ldr	r0, [r7, #20]
 8008354:	f7ff ff8e 	bl	8008274 <NVIC_EncodePriority>
 8008358:	4602      	mov	r2, r0
 800835a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800835e:	4611      	mov	r1, r2
 8008360:	4618      	mov	r0, r3
 8008362:	f7ff ff5d 	bl	8008220 <__NVIC_SetPriority>
}
 8008366:	bf00      	nop
 8008368:	3718      	adds	r7, #24
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}

0800836e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b082      	sub	sp, #8
 8008372:	af00      	add	r7, sp, #0
 8008374:	4603      	mov	r3, r0
 8008376:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800837c:	4618      	mov	r0, r3
 800837e:	f7ff ff31 	bl	80081e4 <__NVIC_EnableIRQ>
}
 8008382:	bf00      	nop
 8008384:	3708      	adds	r7, #8
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b082      	sub	sp, #8
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f7ff ffa2 	bl	80082dc <SysTick_Config>
 8008398:	4603      	mov	r3, r0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3708      	adds	r7, #8
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
	...

080083a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80083ac:	2300      	movs	r3, #0
 80083ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80083b0:	f7ff fab4 	bl	800791c <HAL_GetTick>
 80083b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d101      	bne.n	80083c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e099      	b.n	80084f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2202      	movs	r2, #2
 80083cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f022 0201 	bic.w	r2, r2, #1
 80083de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80083e0:	e00f      	b.n	8008402 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80083e2:	f7ff fa9b 	bl	800791c <HAL_GetTick>
 80083e6:	4602      	mov	r2, r0
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	1ad3      	subs	r3, r2, r3
 80083ec:	2b05      	cmp	r3, #5
 80083ee:	d908      	bls.n	8008402 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2220      	movs	r2, #32
 80083f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2203      	movs	r2, #3
 80083fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80083fe:	2303      	movs	r3, #3
 8008400:	e078      	b.n	80084f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f003 0301 	and.w	r3, r3, #1
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1e8      	bne.n	80083e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	4b38      	ldr	r3, [pc, #224]	; (80084fc <HAL_DMA_Init+0x158>)
 800841c:	4013      	ands	r3, r2
 800841e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800842e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800843a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	699b      	ldr	r3, [r3, #24]
 8008440:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008446:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6a1b      	ldr	r3, [r3, #32]
 800844c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008458:	2b04      	cmp	r3, #4
 800845a:	d107      	bne.n	800846c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008464:	4313      	orrs	r3, r2
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	4313      	orrs	r3, r2
 800846a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	697a      	ldr	r2, [r7, #20]
 8008472:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	f023 0307 	bic.w	r3, r3, #7
 8008482:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	4313      	orrs	r3, r2
 800848c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008492:	2b04      	cmp	r3, #4
 8008494:	d117      	bne.n	80084c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	4313      	orrs	r3, r2
 800849e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d00e      	beq.n	80084c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 fa9d 	bl	80089e8 <DMA_CheckFifoParam>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d008      	beq.n	80084c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2240      	movs	r2, #64	; 0x40
 80084b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80084c2:	2301      	movs	r3, #1
 80084c4:	e016      	b.n	80084f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	697a      	ldr	r2, [r7, #20]
 80084cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 fa54 	bl	800897c <DMA_CalcBaseAndBitshift>
 80084d4:	4603      	mov	r3, r0
 80084d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084dc:	223f      	movs	r2, #63	; 0x3f
 80084de:	409a      	lsls	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3718      	adds	r7, #24
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	f010803f 	.word	0xf010803f

08008500 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b086      	sub	sp, #24
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
 800850c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800850e:	2300      	movs	r3, #0
 8008510:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008516:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800851e:	2b01      	cmp	r3, #1
 8008520:	d101      	bne.n	8008526 <HAL_DMA_Start_IT+0x26>
 8008522:	2302      	movs	r3, #2
 8008524:	e040      	b.n	80085a8 <HAL_DMA_Start_IT+0xa8>
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2201      	movs	r2, #1
 800852a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b01      	cmp	r3, #1
 8008538:	d12f      	bne.n	800859a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2202      	movs	r2, #2
 800853e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2200      	movs	r2, #0
 8008546:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	68b9      	ldr	r1, [r7, #8]
 800854e:	68f8      	ldr	r0, [r7, #12]
 8008550:	f000 f9e6 	bl	8008920 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008558:	223f      	movs	r2, #63	; 0x3f
 800855a:	409a      	lsls	r2, r3
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f042 0216 	orr.w	r2, r2, #22
 800856e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008574:	2b00      	cmp	r3, #0
 8008576:	d007      	beq.n	8008588 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f042 0208 	orr.w	r2, r2, #8
 8008586:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f042 0201 	orr.w	r2, r2, #1
 8008596:	601a      	str	r2, [r3, #0]
 8008598:	e005      	b.n	80085a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2200      	movs	r2, #0
 800859e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80085a2:	2302      	movs	r3, #2
 80085a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80085a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3718      	adds	r7, #24
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b02      	cmp	r3, #2
 80085c2:	d004      	beq.n	80085ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2280      	movs	r2, #128	; 0x80
 80085c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80085ca:	2301      	movs	r3, #1
 80085cc:	e00c      	b.n	80085e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2205      	movs	r2, #5
 80085d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f022 0201 	bic.w	r2, r2, #1
 80085e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80085e6:	2300      	movs	r3, #0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	370c      	adds	r7, #12
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b086      	sub	sp, #24
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80085fc:	2300      	movs	r3, #0
 80085fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008600:	4b92      	ldr	r3, [pc, #584]	; (800884c <HAL_DMA_IRQHandler+0x258>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a92      	ldr	r2, [pc, #584]	; (8008850 <HAL_DMA_IRQHandler+0x25c>)
 8008606:	fba2 2303 	umull	r2, r3, r2, r3
 800860a:	0a9b      	lsrs	r3, r3, #10
 800860c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008612:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800861e:	2208      	movs	r2, #8
 8008620:	409a      	lsls	r2, r3
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	4013      	ands	r3, r2
 8008626:	2b00      	cmp	r3, #0
 8008628:	d01a      	beq.n	8008660 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f003 0304 	and.w	r3, r3, #4
 8008634:	2b00      	cmp	r3, #0
 8008636:	d013      	beq.n	8008660 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f022 0204 	bic.w	r2, r2, #4
 8008646:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800864c:	2208      	movs	r2, #8
 800864e:	409a      	lsls	r2, r3
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008658:	f043 0201 	orr.w	r2, r3, #1
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008664:	2201      	movs	r2, #1
 8008666:	409a      	lsls	r2, r3
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	4013      	ands	r3, r2
 800866c:	2b00      	cmp	r3, #0
 800866e:	d012      	beq.n	8008696 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00b      	beq.n	8008696 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008682:	2201      	movs	r2, #1
 8008684:	409a      	lsls	r2, r3
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800868e:	f043 0202 	orr.w	r2, r3, #2
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800869a:	2204      	movs	r2, #4
 800869c:	409a      	lsls	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	4013      	ands	r3, r2
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d012      	beq.n	80086cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f003 0302 	and.w	r3, r3, #2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00b      	beq.n	80086cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086b8:	2204      	movs	r2, #4
 80086ba:	409a      	lsls	r2, r3
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086c4:	f043 0204 	orr.w	r2, r3, #4
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086d0:	2210      	movs	r2, #16
 80086d2:	409a      	lsls	r2, r3
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	4013      	ands	r3, r2
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d043      	beq.n	8008764 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 0308 	and.w	r3, r3, #8
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d03c      	beq.n	8008764 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086ee:	2210      	movs	r2, #16
 80086f0:	409a      	lsls	r2, r3
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d018      	beq.n	8008736 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800870e:	2b00      	cmp	r3, #0
 8008710:	d108      	bne.n	8008724 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008716:	2b00      	cmp	r3, #0
 8008718:	d024      	beq.n	8008764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	4798      	blx	r3
 8008722:	e01f      	b.n	8008764 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008728:	2b00      	cmp	r3, #0
 800872a:	d01b      	beq.n	8008764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	4798      	blx	r3
 8008734:	e016      	b.n	8008764 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008740:	2b00      	cmp	r3, #0
 8008742:	d107      	bne.n	8008754 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f022 0208 	bic.w	r2, r2, #8
 8008752:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008758:	2b00      	cmp	r3, #0
 800875a:	d003      	beq.n	8008764 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008768:	2220      	movs	r2, #32
 800876a:	409a      	lsls	r2, r3
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	4013      	ands	r3, r2
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 808e 	beq.w	8008892 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f003 0310 	and.w	r3, r3, #16
 8008780:	2b00      	cmp	r3, #0
 8008782:	f000 8086 	beq.w	8008892 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800878a:	2220      	movs	r2, #32
 800878c:	409a      	lsls	r2, r3
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b05      	cmp	r3, #5
 800879c:	d136      	bne.n	800880c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f022 0216 	bic.w	r2, r2, #22
 80087ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	695a      	ldr	r2, [r3, #20]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d103      	bne.n	80087ce <HAL_DMA_IRQHandler+0x1da>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d007      	beq.n	80087de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 0208 	bic.w	r2, r2, #8
 80087dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087e2:	223f      	movs	r2, #63	; 0x3f
 80087e4:	409a      	lsls	r2, r3
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2201      	movs	r2, #1
 80087f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d07d      	beq.n	80088fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	4798      	blx	r3
        }
        return;
 800880a:	e078      	b.n	80088fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008816:	2b00      	cmp	r3, #0
 8008818:	d01c      	beq.n	8008854 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008824:	2b00      	cmp	r3, #0
 8008826:	d108      	bne.n	800883a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800882c:	2b00      	cmp	r3, #0
 800882e:	d030      	beq.n	8008892 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	4798      	blx	r3
 8008838:	e02b      	b.n	8008892 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800883e:	2b00      	cmp	r3, #0
 8008840:	d027      	beq.n	8008892 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	4798      	blx	r3
 800884a:	e022      	b.n	8008892 <HAL_DMA_IRQHandler+0x29e>
 800884c:	20000000 	.word	0x20000000
 8008850:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800885e:	2b00      	cmp	r3, #0
 8008860:	d10f      	bne.n	8008882 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f022 0210 	bic.w	r2, r2, #16
 8008870:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2201      	movs	r2, #1
 800887e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008896:	2b00      	cmp	r3, #0
 8008898:	d032      	beq.n	8008900 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800889e:	f003 0301 	and.w	r3, r3, #1
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d022      	beq.n	80088ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2205      	movs	r2, #5
 80088aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681a      	ldr	r2, [r3, #0]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f022 0201 	bic.w	r2, r2, #1
 80088bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	3301      	adds	r3, #1
 80088c2:	60bb      	str	r3, [r7, #8]
 80088c4:	697a      	ldr	r2, [r7, #20]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d307      	bcc.n	80088da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f003 0301 	and.w	r3, r3, #1
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1f2      	bne.n	80088be <HAL_DMA_IRQHandler+0x2ca>
 80088d8:	e000      	b.n	80088dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80088da:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d005      	beq.n	8008900 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	4798      	blx	r3
 80088fc:	e000      	b.n	8008900 <HAL_DMA_IRQHandler+0x30c>
        return;
 80088fe:	bf00      	nop
    }
  }
}
 8008900:	3718      	adds	r7, #24
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop

08008908 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008908:	b480      	push	{r7}
 800890a:	b083      	sub	sp, #12
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008914:	4618      	mov	r0, r3
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008920:	b480      	push	{r7}
 8008922:	b085      	sub	sp, #20
 8008924:	af00      	add	r7, sp, #0
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	607a      	str	r2, [r7, #4]
 800892c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800893c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	683a      	ldr	r2, [r7, #0]
 8008944:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	2b40      	cmp	r3, #64	; 0x40
 800894c:	d108      	bne.n	8008960 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	68ba      	ldr	r2, [r7, #8]
 800895c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800895e:	e007      	b.n	8008970 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	687a      	ldr	r2, [r7, #4]
 800896e:	60da      	str	r2, [r3, #12]
}
 8008970:	bf00      	nop
 8008972:	3714      	adds	r7, #20
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800897c:	b480      	push	{r7}
 800897e:	b085      	sub	sp, #20
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	b2db      	uxtb	r3, r3
 800898a:	3b10      	subs	r3, #16
 800898c:	4a14      	ldr	r2, [pc, #80]	; (80089e0 <DMA_CalcBaseAndBitshift+0x64>)
 800898e:	fba2 2303 	umull	r2, r3, r2, r3
 8008992:	091b      	lsrs	r3, r3, #4
 8008994:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008996:	4a13      	ldr	r2, [pc, #76]	; (80089e4 <DMA_CalcBaseAndBitshift+0x68>)
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4413      	add	r3, r2
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	461a      	mov	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2b03      	cmp	r3, #3
 80089a8:	d909      	bls.n	80089be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80089b2:	f023 0303 	bic.w	r3, r3, #3
 80089b6:	1d1a      	adds	r2, r3, #4
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	659a      	str	r2, [r3, #88]	; 0x58
 80089bc:	e007      	b.n	80089ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80089c6:	f023 0303 	bic.w	r3, r3, #3
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3714      	adds	r7, #20
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr
 80089de:	bf00      	nop
 80089e0:	aaaaaaab 	.word	0xaaaaaaab
 80089e4:	08017d44 	.word	0x08017d44

080089e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b085      	sub	sp, #20
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089f0:	2300      	movs	r3, #0
 80089f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	699b      	ldr	r3, [r3, #24]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d11f      	bne.n	8008a42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2b03      	cmp	r3, #3
 8008a06:	d855      	bhi.n	8008ab4 <DMA_CheckFifoParam+0xcc>
 8008a08:	a201      	add	r2, pc, #4	; (adr r2, 8008a10 <DMA_CheckFifoParam+0x28>)
 8008a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0e:	bf00      	nop
 8008a10:	08008a21 	.word	0x08008a21
 8008a14:	08008a33 	.word	0x08008a33
 8008a18:	08008a21 	.word	0x08008a21
 8008a1c:	08008ab5 	.word	0x08008ab5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d045      	beq.n	8008ab8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a30:	e042      	b.n	8008ab8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008a3a:	d13f      	bne.n	8008abc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a40:	e03c      	b.n	8008abc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	699b      	ldr	r3, [r3, #24]
 8008a46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a4a:	d121      	bne.n	8008a90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	2b03      	cmp	r3, #3
 8008a50:	d836      	bhi.n	8008ac0 <DMA_CheckFifoParam+0xd8>
 8008a52:	a201      	add	r2, pc, #4	; (adr r2, 8008a58 <DMA_CheckFifoParam+0x70>)
 8008a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a58:	08008a69 	.word	0x08008a69
 8008a5c:	08008a6f 	.word	0x08008a6f
 8008a60:	08008a69 	.word	0x08008a69
 8008a64:	08008a81 	.word	0x08008a81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8008a6c:	e02f      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d024      	beq.n	8008ac4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a7e:	e021      	b.n	8008ac4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008a88:	d11e      	bne.n	8008ac8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008a8e:	e01b      	b.n	8008ac8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d902      	bls.n	8008a9c <DMA_CheckFifoParam+0xb4>
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d003      	beq.n	8008aa2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008a9a:	e018      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8008aa0:	e015      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00e      	beq.n	8008acc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	73fb      	strb	r3, [r7, #15]
      break;
 8008ab2:	e00b      	b.n	8008acc <DMA_CheckFifoParam+0xe4>
      break;
 8008ab4:	bf00      	nop
 8008ab6:	e00a      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      break;
 8008ab8:	bf00      	nop
 8008aba:	e008      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      break;
 8008abc:	bf00      	nop
 8008abe:	e006      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      break;
 8008ac0:	bf00      	nop
 8008ac2:	e004      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      break;
 8008ac4:	bf00      	nop
 8008ac6:	e002      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      break;   
 8008ac8:	bf00      	nop
 8008aca:	e000      	b.n	8008ace <DMA_CheckFifoParam+0xe6>
      break;
 8008acc:	bf00      	nop
    }
  } 
  
  return status; 
 8008ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3714      	adds	r7, #20
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b089      	sub	sp, #36	; 0x24
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008aea:	2300      	movs	r3, #0
 8008aec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008aee:	2300      	movs	r3, #0
 8008af0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008af2:	2300      	movs	r3, #0
 8008af4:	61fb      	str	r3, [r7, #28]
 8008af6:	e177      	b.n	8008de8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008af8:	2201      	movs	r2, #1
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	fa02 f303 	lsl.w	r3, r2, r3
 8008b00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	697a      	ldr	r2, [r7, #20]
 8008b08:	4013      	ands	r3, r2
 8008b0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	f040 8166 	bne.w	8008de2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d00b      	beq.n	8008b36 <HAL_GPIO_Init+0x5a>
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	2b02      	cmp	r3, #2
 8008b24:	d007      	beq.n	8008b36 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008b2a:	2b11      	cmp	r3, #17
 8008b2c:	d003      	beq.n	8008b36 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	2b12      	cmp	r3, #18
 8008b34:	d130      	bne.n	8008b98 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008b3c:	69fb      	ldr	r3, [r7, #28]
 8008b3e:	005b      	lsls	r3, r3, #1
 8008b40:	2203      	movs	r2, #3
 8008b42:	fa02 f303 	lsl.w	r3, r2, r3
 8008b46:	43db      	mvns	r3, r3
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	68da      	ldr	r2, [r3, #12]
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	005b      	lsls	r3, r3, #1
 8008b56:	fa02 f303 	lsl.w	r3, r2, r3
 8008b5a:	69ba      	ldr	r2, [r7, #24]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	69ba      	ldr	r2, [r7, #24]
 8008b64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	fa02 f303 	lsl.w	r3, r2, r3
 8008b74:	43db      	mvns	r3, r3
 8008b76:	69ba      	ldr	r2, [r7, #24]
 8008b78:	4013      	ands	r3, r2
 8008b7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	091b      	lsrs	r3, r3, #4
 8008b82:	f003 0201 	and.w	r2, r3, #1
 8008b86:	69fb      	ldr	r3, [r7, #28]
 8008b88:	fa02 f303 	lsl.w	r3, r2, r3
 8008b8c:	69ba      	ldr	r2, [r7, #24]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	69ba      	ldr	r2, [r7, #24]
 8008b96:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	005b      	lsls	r3, r3, #1
 8008ba2:	2203      	movs	r2, #3
 8008ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba8:	43db      	mvns	r3, r3
 8008baa:	69ba      	ldr	r2, [r7, #24]
 8008bac:	4013      	ands	r3, r2
 8008bae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	689a      	ldr	r2, [r3, #8]
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	005b      	lsls	r3, r3, #1
 8008bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bbc:	69ba      	ldr	r2, [r7, #24]
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	69ba      	ldr	r2, [r7, #24]
 8008bc6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d003      	beq.n	8008bd8 <HAL_GPIO_Init+0xfc>
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	2b12      	cmp	r3, #18
 8008bd6:	d123      	bne.n	8008c20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	08da      	lsrs	r2, r3, #3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	3208      	adds	r2, #8
 8008be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008be6:	69fb      	ldr	r3, [r7, #28]
 8008be8:	f003 0307 	and.w	r3, r3, #7
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	220f      	movs	r2, #15
 8008bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf4:	43db      	mvns	r3, r3
 8008bf6:	69ba      	ldr	r2, [r7, #24]
 8008bf8:	4013      	ands	r3, r2
 8008bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	691a      	ldr	r2, [r3, #16]
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	f003 0307 	and.w	r3, r3, #7
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	fa02 f303 	lsl.w	r3, r2, r3
 8008c0c:	69ba      	ldr	r2, [r7, #24]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	08da      	lsrs	r2, r3, #3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	3208      	adds	r2, #8
 8008c1a:	69b9      	ldr	r1, [r7, #24]
 8008c1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008c26:	69fb      	ldr	r3, [r7, #28]
 8008c28:	005b      	lsls	r3, r3, #1
 8008c2a:	2203      	movs	r2, #3
 8008c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c30:	43db      	mvns	r3, r3
 8008c32:	69ba      	ldr	r2, [r7, #24]
 8008c34:	4013      	ands	r3, r2
 8008c36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	f003 0203 	and.w	r2, r3, #3
 8008c40:	69fb      	ldr	r3, [r7, #28]
 8008c42:	005b      	lsls	r3, r3, #1
 8008c44:	fa02 f303 	lsl.w	r3, r2, r3
 8008c48:	69ba      	ldr	r2, [r7, #24]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	69ba      	ldr	r2, [r7, #24]
 8008c52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f000 80c0 	beq.w	8008de2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008c62:	2300      	movs	r3, #0
 8008c64:	60fb      	str	r3, [r7, #12]
 8008c66:	4b65      	ldr	r3, [pc, #404]	; (8008dfc <HAL_GPIO_Init+0x320>)
 8008c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c6a:	4a64      	ldr	r2, [pc, #400]	; (8008dfc <HAL_GPIO_Init+0x320>)
 8008c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c70:	6453      	str	r3, [r2, #68]	; 0x44
 8008c72:	4b62      	ldr	r3, [pc, #392]	; (8008dfc <HAL_GPIO_Init+0x320>)
 8008c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c7a:	60fb      	str	r3, [r7, #12]
 8008c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008c7e:	4a60      	ldr	r2, [pc, #384]	; (8008e00 <HAL_GPIO_Init+0x324>)
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	089b      	lsrs	r3, r3, #2
 8008c84:	3302      	adds	r3, #2
 8008c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	f003 0303 	and.w	r3, r3, #3
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	220f      	movs	r2, #15
 8008c96:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9a:	43db      	mvns	r3, r3
 8008c9c:	69ba      	ldr	r2, [r7, #24]
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a57      	ldr	r2, [pc, #348]	; (8008e04 <HAL_GPIO_Init+0x328>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d037      	beq.n	8008d1a <HAL_GPIO_Init+0x23e>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a56      	ldr	r2, [pc, #344]	; (8008e08 <HAL_GPIO_Init+0x32c>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d031      	beq.n	8008d16 <HAL_GPIO_Init+0x23a>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a55      	ldr	r2, [pc, #340]	; (8008e0c <HAL_GPIO_Init+0x330>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d02b      	beq.n	8008d12 <HAL_GPIO_Init+0x236>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a54      	ldr	r2, [pc, #336]	; (8008e10 <HAL_GPIO_Init+0x334>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d025      	beq.n	8008d0e <HAL_GPIO_Init+0x232>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a53      	ldr	r2, [pc, #332]	; (8008e14 <HAL_GPIO_Init+0x338>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d01f      	beq.n	8008d0a <HAL_GPIO_Init+0x22e>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a52      	ldr	r2, [pc, #328]	; (8008e18 <HAL_GPIO_Init+0x33c>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d019      	beq.n	8008d06 <HAL_GPIO_Init+0x22a>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a51      	ldr	r2, [pc, #324]	; (8008e1c <HAL_GPIO_Init+0x340>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d013      	beq.n	8008d02 <HAL_GPIO_Init+0x226>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a50      	ldr	r2, [pc, #320]	; (8008e20 <HAL_GPIO_Init+0x344>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d00d      	beq.n	8008cfe <HAL_GPIO_Init+0x222>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a4f      	ldr	r2, [pc, #316]	; (8008e24 <HAL_GPIO_Init+0x348>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d007      	beq.n	8008cfa <HAL_GPIO_Init+0x21e>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a4e      	ldr	r2, [pc, #312]	; (8008e28 <HAL_GPIO_Init+0x34c>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d101      	bne.n	8008cf6 <HAL_GPIO_Init+0x21a>
 8008cf2:	2309      	movs	r3, #9
 8008cf4:	e012      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008cf6:	230a      	movs	r3, #10
 8008cf8:	e010      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008cfa:	2308      	movs	r3, #8
 8008cfc:	e00e      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008cfe:	2307      	movs	r3, #7
 8008d00:	e00c      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008d02:	2306      	movs	r3, #6
 8008d04:	e00a      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008d06:	2305      	movs	r3, #5
 8008d08:	e008      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008d0a:	2304      	movs	r3, #4
 8008d0c:	e006      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e004      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008d12:	2302      	movs	r3, #2
 8008d14:	e002      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008d16:	2301      	movs	r3, #1
 8008d18:	e000      	b.n	8008d1c <HAL_GPIO_Init+0x240>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	69fa      	ldr	r2, [r7, #28]
 8008d1e:	f002 0203 	and.w	r2, r2, #3
 8008d22:	0092      	lsls	r2, r2, #2
 8008d24:	4093      	lsls	r3, r2
 8008d26:	69ba      	ldr	r2, [r7, #24]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008d2c:	4934      	ldr	r1, [pc, #208]	; (8008e00 <HAL_GPIO_Init+0x324>)
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	089b      	lsrs	r3, r3, #2
 8008d32:	3302      	adds	r3, #2
 8008d34:	69ba      	ldr	r2, [r7, #24]
 8008d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008d3a:	4b3c      	ldr	r3, [pc, #240]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	43db      	mvns	r3, r3
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	4013      	ands	r3, r2
 8008d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d003      	beq.n	8008d5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008d5e:	4a33      	ldr	r2, [pc, #204]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008d60:	69bb      	ldr	r3, [r7, #24]
 8008d62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008d64:	4b31      	ldr	r3, [pc, #196]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	43db      	mvns	r3, r3
 8008d6e:	69ba      	ldr	r2, [r7, #24]
 8008d70:	4013      	ands	r3, r2
 8008d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d003      	beq.n	8008d88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008d80:	69ba      	ldr	r2, [r7, #24]
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	4313      	orrs	r3, r2
 8008d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008d88:	4a28      	ldr	r2, [pc, #160]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008d8e:	4b27      	ldr	r3, [pc, #156]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	43db      	mvns	r3, r3
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d003      	beq.n	8008db2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008db2:	4a1e      	ldr	r2, [pc, #120]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008db8:	4b1c      	ldr	r3, [pc, #112]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	43db      	mvns	r3, r3
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d003      	beq.n	8008ddc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008dd4:	69ba      	ldr	r2, [r7, #24]
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008ddc:	4a13      	ldr	r2, [pc, #76]	; (8008e2c <HAL_GPIO_Init+0x350>)
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	3301      	adds	r3, #1
 8008de6:	61fb      	str	r3, [r7, #28]
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	2b0f      	cmp	r3, #15
 8008dec:	f67f ae84 	bls.w	8008af8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008df0:	bf00      	nop
 8008df2:	3724      	adds	r7, #36	; 0x24
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	40023800 	.word	0x40023800
 8008e00:	40013800 	.word	0x40013800
 8008e04:	40020000 	.word	0x40020000
 8008e08:	40020400 	.word	0x40020400
 8008e0c:	40020800 	.word	0x40020800
 8008e10:	40020c00 	.word	0x40020c00
 8008e14:	40021000 	.word	0x40021000
 8008e18:	40021400 	.word	0x40021400
 8008e1c:	40021800 	.word	0x40021800
 8008e20:	40021c00 	.word	0x40021c00
 8008e24:	40022000 	.word	0x40022000
 8008e28:	40022400 	.word	0x40022400
 8008e2c:	40013c00 	.word	0x40013c00

08008e30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b085      	sub	sp, #20
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	460b      	mov	r3, r1
 8008e3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	691a      	ldr	r2, [r3, #16]
 8008e40:	887b      	ldrh	r3, [r7, #2]
 8008e42:	4013      	ands	r3, r2
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d002      	beq.n	8008e4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	73fb      	strb	r3, [r7, #15]
 8008e4c:	e001      	b.n	8008e52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3714      	adds	r7, #20
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	460b      	mov	r3, r1
 8008e6a:	807b      	strh	r3, [r7, #2]
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008e70:	787b      	ldrb	r3, [r7, #1]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d003      	beq.n	8008e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008e76:	887a      	ldrh	r2, [r7, #2]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008e7c:	e003      	b.n	8008e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008e7e:	887b      	ldrh	r3, [r7, #2]
 8008e80:	041a      	lsls	r2, r3, #16
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	619a      	str	r2, [r3, #24]
}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
	...

08008e94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b082      	sub	sp, #8
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008e9e:	4b08      	ldr	r3, [pc, #32]	; (8008ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008ea0:	695a      	ldr	r2, [r3, #20]
 8008ea2:	88fb      	ldrh	r3, [r7, #6]
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d006      	beq.n	8008eb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008eaa:	4a05      	ldr	r2, [pc, #20]	; (8008ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008eac:	88fb      	ldrh	r3, [r7, #6]
 8008eae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008eb0:	88fb      	ldrh	r3, [r7, #6]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fb fbf8 	bl	80046a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8008eb8:	bf00      	nop
 8008eba:	3708      	adds	r7, #8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	40013c00 	.word	0x40013c00

08008ec4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d101      	bne.n	8008ed6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e11f      	b.n	8009116 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d106      	bne.n	8008ef0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f7fc fc58 	bl	80057a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2224      	movs	r2, #36	; 0x24
 8008ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f022 0201 	bic.w	r2, r2, #1
 8008f06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008f28:	f001 f96e 	bl	800a208 <HAL_RCC_GetPCLK1Freq>
 8008f2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	4a7b      	ldr	r2, [pc, #492]	; (8009120 <HAL_I2C_Init+0x25c>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d807      	bhi.n	8008f48 <HAL_I2C_Init+0x84>
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	4a7a      	ldr	r2, [pc, #488]	; (8009124 <HAL_I2C_Init+0x260>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	bf94      	ite	ls
 8008f40:	2301      	movls	r3, #1
 8008f42:	2300      	movhi	r3, #0
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	e006      	b.n	8008f56 <HAL_I2C_Init+0x92>
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	4a77      	ldr	r2, [pc, #476]	; (8009128 <HAL_I2C_Init+0x264>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	bf94      	ite	ls
 8008f50:	2301      	movls	r3, #1
 8008f52:	2300      	movhi	r3, #0
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d001      	beq.n	8008f5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e0db      	b.n	8009116 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	4a72      	ldr	r2, [pc, #456]	; (800912c <HAL_I2C_Init+0x268>)
 8008f62:	fba2 2303 	umull	r2, r3, r2, r3
 8008f66:	0c9b      	lsrs	r3, r3, #18
 8008f68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68ba      	ldr	r2, [r7, #8]
 8008f7a:	430a      	orrs	r2, r1
 8008f7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	6a1b      	ldr	r3, [r3, #32]
 8008f84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	4a64      	ldr	r2, [pc, #400]	; (8009120 <HAL_I2C_Init+0x25c>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d802      	bhi.n	8008f98 <HAL_I2C_Init+0xd4>
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	3301      	adds	r3, #1
 8008f96:	e009      	b.n	8008fac <HAL_I2C_Init+0xe8>
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008f9e:	fb02 f303 	mul.w	r3, r2, r3
 8008fa2:	4a63      	ldr	r2, [pc, #396]	; (8009130 <HAL_I2C_Init+0x26c>)
 8008fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8008fa8:	099b      	lsrs	r3, r3, #6
 8008faa:	3301      	adds	r3, #1
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	6812      	ldr	r2, [r2, #0]
 8008fb0:	430b      	orrs	r3, r1
 8008fb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	69db      	ldr	r3, [r3, #28]
 8008fba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008fbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	4956      	ldr	r1, [pc, #344]	; (8009120 <HAL_I2C_Init+0x25c>)
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	d80d      	bhi.n	8008fe8 <HAL_I2C_Init+0x124>
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	1e59      	subs	r1, r3, #1
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	005b      	lsls	r3, r3, #1
 8008fd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8008fda:	3301      	adds	r3, #1
 8008fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	bf38      	it	cc
 8008fe4:	2304      	movcc	r3, #4
 8008fe6:	e04f      	b.n	8009088 <HAL_I2C_Init+0x1c4>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d111      	bne.n	8009014 <HAL_I2C_Init+0x150>
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	1e58      	subs	r0, r3, #1
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6859      	ldr	r1, [r3, #4]
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	005b      	lsls	r3, r3, #1
 8008ffc:	440b      	add	r3, r1
 8008ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8009002:	3301      	adds	r3, #1
 8009004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009008:	2b00      	cmp	r3, #0
 800900a:	bf0c      	ite	eq
 800900c:	2301      	moveq	r3, #1
 800900e:	2300      	movne	r3, #0
 8009010:	b2db      	uxtb	r3, r3
 8009012:	e012      	b.n	800903a <HAL_I2C_Init+0x176>
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	1e58      	subs	r0, r3, #1
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6859      	ldr	r1, [r3, #4]
 800901c:	460b      	mov	r3, r1
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	440b      	add	r3, r1
 8009022:	0099      	lsls	r1, r3, #2
 8009024:	440b      	add	r3, r1
 8009026:	fbb0 f3f3 	udiv	r3, r0, r3
 800902a:	3301      	adds	r3, #1
 800902c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009030:	2b00      	cmp	r3, #0
 8009032:	bf0c      	ite	eq
 8009034:	2301      	moveq	r3, #1
 8009036:	2300      	movne	r3, #0
 8009038:	b2db      	uxtb	r3, r3
 800903a:	2b00      	cmp	r3, #0
 800903c:	d001      	beq.n	8009042 <HAL_I2C_Init+0x17e>
 800903e:	2301      	movs	r3, #1
 8009040:	e022      	b.n	8009088 <HAL_I2C_Init+0x1c4>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	689b      	ldr	r3, [r3, #8]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d10e      	bne.n	8009068 <HAL_I2C_Init+0x1a4>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	1e58      	subs	r0, r3, #1
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6859      	ldr	r1, [r3, #4]
 8009052:	460b      	mov	r3, r1
 8009054:	005b      	lsls	r3, r3, #1
 8009056:	440b      	add	r3, r1
 8009058:	fbb0 f3f3 	udiv	r3, r0, r3
 800905c:	3301      	adds	r3, #1
 800905e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009066:	e00f      	b.n	8009088 <HAL_I2C_Init+0x1c4>
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	1e58      	subs	r0, r3, #1
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6859      	ldr	r1, [r3, #4]
 8009070:	460b      	mov	r3, r1
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	440b      	add	r3, r1
 8009076:	0099      	lsls	r1, r3, #2
 8009078:	440b      	add	r3, r1
 800907a:	fbb0 f3f3 	udiv	r3, r0, r3
 800907e:	3301      	adds	r3, #1
 8009080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009084:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009088:	6879      	ldr	r1, [r7, #4]
 800908a:	6809      	ldr	r1, [r1, #0]
 800908c:	4313      	orrs	r3, r2
 800908e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	69da      	ldr	r2, [r3, #28]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6a1b      	ldr	r3, [r3, #32]
 80090a2:	431a      	orrs	r2, r3
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	430a      	orrs	r2, r1
 80090aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80090b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	6911      	ldr	r1, [r2, #16]
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	68d2      	ldr	r2, [r2, #12]
 80090c2:	4311      	orrs	r1, r2
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	6812      	ldr	r2, [r2, #0]
 80090c8:	430b      	orrs	r3, r1
 80090ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	695a      	ldr	r2, [r3, #20]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	699b      	ldr	r3, [r3, #24]
 80090de:	431a      	orrs	r2, r3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	430a      	orrs	r2, r1
 80090e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f042 0201 	orr.w	r2, r2, #1
 80090f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2220      	movs	r2, #32
 8009102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009114:	2300      	movs	r3, #0
}
 8009116:	4618      	mov	r0, r3
 8009118:	3710      	adds	r7, #16
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}
 800911e:	bf00      	nop
 8009120:	000186a0 	.word	0x000186a0
 8009124:	001e847f 	.word	0x001e847f
 8009128:	003d08ff 	.word	0x003d08ff
 800912c:	431bde83 	.word	0x431bde83
 8009130:	10624dd3 	.word	0x10624dd3

08009134 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b088      	sub	sp, #32
 8009138:	af02      	add	r7, sp, #8
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	607a      	str	r2, [r7, #4]
 800913e:	461a      	mov	r2, r3
 8009140:	460b      	mov	r3, r1
 8009142:	817b      	strh	r3, [r7, #10]
 8009144:	4613      	mov	r3, r2
 8009146:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009148:	f7fe fbe8 	bl	800791c <HAL_GetTick>
 800914c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009154:	b2db      	uxtb	r3, r3
 8009156:	2b20      	cmp	r3, #32
 8009158:	f040 80e0 	bne.w	800931c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	2319      	movs	r3, #25
 8009162:	2201      	movs	r2, #1
 8009164:	4970      	ldr	r1, [pc, #448]	; (8009328 <HAL_I2C_Master_Transmit+0x1f4>)
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f000 fc58 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d001      	beq.n	8009176 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8009172:	2302      	movs	r3, #2
 8009174:	e0d3      	b.n	800931e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800917c:	2b01      	cmp	r3, #1
 800917e:	d101      	bne.n	8009184 <HAL_I2C_Master_Transmit+0x50>
 8009180:	2302      	movs	r3, #2
 8009182:	e0cc      	b.n	800931e <HAL_I2C_Master_Transmit+0x1ea>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2201      	movs	r2, #1
 8009188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f003 0301 	and.w	r3, r3, #1
 8009196:	2b01      	cmp	r3, #1
 8009198:	d007      	beq.n	80091aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f042 0201 	orr.w	r2, r2, #1
 80091a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	2221      	movs	r2, #33	; 0x21
 80091be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2210      	movs	r2, #16
 80091c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	687a      	ldr	r2, [r7, #4]
 80091d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	893a      	ldrh	r2, [r7, #8]
 80091da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091e0:	b29a      	uxth	r2, r3
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	4a50      	ldr	r2, [pc, #320]	; (800932c <HAL_I2C_Master_Transmit+0x1f8>)
 80091ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80091ec:	8979      	ldrh	r1, [r7, #10]
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	6a3a      	ldr	r2, [r7, #32]
 80091f2:	68f8      	ldr	r0, [r7, #12]
 80091f4:	f000 fac2 	bl	800977c <I2C_MasterRequestWrite>
 80091f8:	4603      	mov	r3, r0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	e08d      	b.n	800931e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009202:	2300      	movs	r3, #0
 8009204:	613b      	str	r3, [r7, #16]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	695b      	ldr	r3, [r3, #20]
 800920c:	613b      	str	r3, [r7, #16]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	699b      	ldr	r3, [r3, #24]
 8009214:	613b      	str	r3, [r7, #16]
 8009216:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009218:	e066      	b.n	80092e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	6a39      	ldr	r1, [r7, #32]
 800921e:	68f8      	ldr	r0, [r7, #12]
 8009220:	f000 fcd2 	bl	8009bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00d      	beq.n	8009246 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800922e:	2b04      	cmp	r3, #4
 8009230:	d107      	bne.n	8009242 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	681a      	ldr	r2, [r3, #0]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009240:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009242:	2301      	movs	r3, #1
 8009244:	e06b      	b.n	800931e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924a:	781a      	ldrb	r2, [r3, #0]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009256:	1c5a      	adds	r2, r3, #1
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009260:	b29b      	uxth	r3, r3
 8009262:	3b01      	subs	r3, #1
 8009264:	b29a      	uxth	r2, r3
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800926e:	3b01      	subs	r3, #1
 8009270:	b29a      	uxth	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	695b      	ldr	r3, [r3, #20]
 800927c:	f003 0304 	and.w	r3, r3, #4
 8009280:	2b04      	cmp	r3, #4
 8009282:	d11b      	bne.n	80092bc <HAL_I2C_Master_Transmit+0x188>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009288:	2b00      	cmp	r3, #0
 800928a:	d017      	beq.n	80092bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009290:	781a      	ldrb	r2, [r3, #0]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800929c:	1c5a      	adds	r2, r3, #1
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092a6:	b29b      	uxth	r3, r3
 80092a8:	3b01      	subs	r3, #1
 80092aa:	b29a      	uxth	r2, r3
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092b4:	3b01      	subs	r3, #1
 80092b6:	b29a      	uxth	r2, r3
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092bc:	697a      	ldr	r2, [r7, #20]
 80092be:	6a39      	ldr	r1, [r7, #32]
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f000 fcc2 	bl	8009c4a <I2C_WaitOnBTFFlagUntilTimeout>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00d      	beq.n	80092e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d0:	2b04      	cmp	r3, #4
 80092d2:	d107      	bne.n	80092e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80092e4:	2301      	movs	r3, #1
 80092e6:	e01a      	b.n	800931e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d194      	bne.n	800921a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	681a      	ldr	r2, [r3, #0]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2220      	movs	r2, #32
 8009304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2200      	movs	r2, #0
 800930c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2200      	movs	r2, #0
 8009314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009318:	2300      	movs	r3, #0
 800931a:	e000      	b.n	800931e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800931c:	2302      	movs	r3, #2
  }
}
 800931e:	4618      	mov	r0, r3
 8009320:	3718      	adds	r7, #24
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	00100002 	.word	0x00100002
 800932c:	ffff0000 	.word	0xffff0000

08009330 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b08c      	sub	sp, #48	; 0x30
 8009334:	af02      	add	r7, sp, #8
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	607a      	str	r2, [r7, #4]
 800933a:	461a      	mov	r2, r3
 800933c:	460b      	mov	r3, r1
 800933e:	817b      	strh	r3, [r7, #10]
 8009340:	4613      	mov	r3, r2
 8009342:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009344:	f7fe faea 	bl	800791c <HAL_GetTick>
 8009348:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009350:	b2db      	uxtb	r3, r3
 8009352:	2b20      	cmp	r3, #32
 8009354:	f040 820b 	bne.w	800976e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	2319      	movs	r3, #25
 800935e:	2201      	movs	r2, #1
 8009360:	497c      	ldr	r1, [pc, #496]	; (8009554 <HAL_I2C_Master_Receive+0x224>)
 8009362:	68f8      	ldr	r0, [r7, #12]
 8009364:	f000 fb5a 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 8009368:	4603      	mov	r3, r0
 800936a:	2b00      	cmp	r3, #0
 800936c:	d001      	beq.n	8009372 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800936e:	2302      	movs	r3, #2
 8009370:	e1fe      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009378:	2b01      	cmp	r3, #1
 800937a:	d101      	bne.n	8009380 <HAL_I2C_Master_Receive+0x50>
 800937c:	2302      	movs	r3, #2
 800937e:	e1f7      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2201      	movs	r2, #1
 8009384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f003 0301 	and.w	r3, r3, #1
 8009392:	2b01      	cmp	r3, #1
 8009394:	d007      	beq.n	80093a6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f042 0201 	orr.w	r2, r2, #1
 80093a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80093b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2222      	movs	r2, #34	; 0x22
 80093ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2210      	movs	r2, #16
 80093c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2200      	movs	r2, #0
 80093ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	893a      	ldrh	r2, [r7, #8]
 80093d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093dc:	b29a      	uxth	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	4a5c      	ldr	r2, [pc, #368]	; (8009558 <HAL_I2C_Master_Receive+0x228>)
 80093e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80093e8:	8979      	ldrh	r1, [r7, #10]
 80093ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093ee:	68f8      	ldr	r0, [r7, #12]
 80093f0:	f000 fa46 	bl	8009880 <I2C_MasterRequestRead>
 80093f4:	4603      	mov	r3, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d001      	beq.n	80093fe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e1b8      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009402:	2b00      	cmp	r3, #0
 8009404:	d113      	bne.n	800942e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009406:	2300      	movs	r3, #0
 8009408:	623b      	str	r3, [r7, #32]
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	695b      	ldr	r3, [r3, #20]
 8009410:	623b      	str	r3, [r7, #32]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	699b      	ldr	r3, [r3, #24]
 8009418:	623b      	str	r3, [r7, #32]
 800941a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800942a:	601a      	str	r2, [r3, #0]
 800942c:	e18c      	b.n	8009748 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009432:	2b01      	cmp	r3, #1
 8009434:	d11b      	bne.n	800946e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009444:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009446:	2300      	movs	r3, #0
 8009448:	61fb      	str	r3, [r7, #28]
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	695b      	ldr	r3, [r3, #20]
 8009450:	61fb      	str	r3, [r7, #28]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	699b      	ldr	r3, [r3, #24]
 8009458:	61fb      	str	r3, [r7, #28]
 800945a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800946a:	601a      	str	r2, [r3, #0]
 800946c:	e16c      	b.n	8009748 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009472:	2b02      	cmp	r3, #2
 8009474:	d11b      	bne.n	80094ae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009484:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009494:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009496:	2300      	movs	r3, #0
 8009498:	61bb      	str	r3, [r7, #24]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	695b      	ldr	r3, [r3, #20]
 80094a0:	61bb      	str	r3, [r7, #24]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	699b      	ldr	r3, [r3, #24]
 80094a8:	61bb      	str	r3, [r7, #24]
 80094aa:	69bb      	ldr	r3, [r7, #24]
 80094ac:	e14c      	b.n	8009748 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80094bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094be:	2300      	movs	r3, #0
 80094c0:	617b      	str	r3, [r7, #20]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	695b      	ldr	r3, [r3, #20]
 80094c8:	617b      	str	r3, [r7, #20]
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	617b      	str	r3, [r7, #20]
 80094d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80094d4:	e138      	b.n	8009748 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094da:	2b03      	cmp	r3, #3
 80094dc:	f200 80f1 	bhi.w	80096c2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d123      	bne.n	8009530 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80094e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80094ec:	68f8      	ldr	r0, [r7, #12]
 80094ee:	f000 fbed 	bl	8009ccc <I2C_WaitOnRXNEFlagUntilTimeout>
 80094f2:	4603      	mov	r3, r0
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d001      	beq.n	80094fc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	e139      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	691a      	ldr	r2, [r3, #16]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009506:	b2d2      	uxtb	r2, r2
 8009508:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800950e:	1c5a      	adds	r2, r3, #1
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009518:	3b01      	subs	r3, #1
 800951a:	b29a      	uxth	r2, r3
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009524:	b29b      	uxth	r3, r3
 8009526:	3b01      	subs	r3, #1
 8009528:	b29a      	uxth	r2, r3
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800952e:	e10b      	b.n	8009748 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009534:	2b02      	cmp	r3, #2
 8009536:	d14e      	bne.n	80095d6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800953e:	2200      	movs	r2, #0
 8009540:	4906      	ldr	r1, [pc, #24]	; (800955c <HAL_I2C_Master_Receive+0x22c>)
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f000 fa6a 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d008      	beq.n	8009560 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e10e      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
 8009552:	bf00      	nop
 8009554:	00100002 	.word	0x00100002
 8009558:	ffff0000 	.word	0xffff0000
 800955c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	681a      	ldr	r2, [r3, #0]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800956e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	691a      	ldr	r2, [r3, #16]
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957a:	b2d2      	uxtb	r2, r2
 800957c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009582:	1c5a      	adds	r2, r3, #1
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800958c:	3b01      	subs	r3, #1
 800958e:	b29a      	uxth	r2, r3
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009598:	b29b      	uxth	r3, r3
 800959a:	3b01      	subs	r3, #1
 800959c:	b29a      	uxth	r2, r3
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	691a      	ldr	r2, [r3, #16]
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ac:	b2d2      	uxtb	r2, r2
 80095ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b4:	1c5a      	adds	r2, r3, #1
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095be:	3b01      	subs	r3, #1
 80095c0:	b29a      	uxth	r2, r3
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	3b01      	subs	r3, #1
 80095ce:	b29a      	uxth	r2, r3
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80095d4:	e0b8      	b.n	8009748 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80095d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095dc:	2200      	movs	r2, #0
 80095de:	4966      	ldr	r1, [pc, #408]	; (8009778 <HAL_I2C_Master_Receive+0x448>)
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	f000 fa1b 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d001      	beq.n	80095f0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	e0bf      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	691a      	ldr	r2, [r3, #16]
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800960a:	b2d2      	uxtb	r2, r2
 800960c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009612:	1c5a      	adds	r2, r3, #1
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800961c:	3b01      	subs	r3, #1
 800961e:	b29a      	uxth	r2, r3
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009628:	b29b      	uxth	r3, r3
 800962a:	3b01      	subs	r3, #1
 800962c:	b29a      	uxth	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009634:	9300      	str	r3, [sp, #0]
 8009636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009638:	2200      	movs	r2, #0
 800963a:	494f      	ldr	r1, [pc, #316]	; (8009778 <HAL_I2C_Master_Receive+0x448>)
 800963c:	68f8      	ldr	r0, [r7, #12]
 800963e:	f000 f9ed 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 8009642:	4603      	mov	r3, r0
 8009644:	2b00      	cmp	r3, #0
 8009646:	d001      	beq.n	800964c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	e091      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800965a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	691a      	ldr	r2, [r3, #16]
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009666:	b2d2      	uxtb	r2, r2
 8009668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800966e:	1c5a      	adds	r2, r3, #1
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009678:	3b01      	subs	r3, #1
 800967a:	b29a      	uxth	r2, r3
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009684:	b29b      	uxth	r3, r3
 8009686:	3b01      	subs	r3, #1
 8009688:	b29a      	uxth	r2, r3
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	691a      	ldr	r2, [r3, #16]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009698:	b2d2      	uxtb	r2, r2
 800969a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a0:	1c5a      	adds	r2, r3, #1
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096aa:	3b01      	subs	r3, #1
 80096ac:	b29a      	uxth	r2, r3
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	3b01      	subs	r3, #1
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80096c0:	e042      	b.n	8009748 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80096c6:	68f8      	ldr	r0, [r7, #12]
 80096c8:	f000 fb00 	bl	8009ccc <I2C_WaitOnRXNEFlagUntilTimeout>
 80096cc:	4603      	mov	r3, r0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d001      	beq.n	80096d6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	e04c      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	691a      	ldr	r2, [r3, #16]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e0:	b2d2      	uxtb	r2, r2
 80096e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e8:	1c5a      	adds	r2, r3, #1
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096f2:	3b01      	subs	r3, #1
 80096f4:	b29a      	uxth	r2, r3
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096fe:	b29b      	uxth	r3, r3
 8009700:	3b01      	subs	r3, #1
 8009702:	b29a      	uxth	r2, r3
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	695b      	ldr	r3, [r3, #20]
 800970e:	f003 0304 	and.w	r3, r3, #4
 8009712:	2b04      	cmp	r3, #4
 8009714:	d118      	bne.n	8009748 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	691a      	ldr	r2, [r3, #16]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009720:	b2d2      	uxtb	r2, r2
 8009722:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009728:	1c5a      	adds	r2, r3, #1
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009732:	3b01      	subs	r3, #1
 8009734:	b29a      	uxth	r2, r3
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800973e:	b29b      	uxth	r3, r3
 8009740:	3b01      	subs	r3, #1
 8009742:	b29a      	uxth	r2, r3
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800974c:	2b00      	cmp	r3, #0
 800974e:	f47f aec2 	bne.w	80094d6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2220      	movs	r2, #32
 8009756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2200      	movs	r2, #0
 8009766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	e000      	b.n	8009770 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800976e:	2302      	movs	r3, #2
  }
}
 8009770:	4618      	mov	r0, r3
 8009772:	3728      	adds	r7, #40	; 0x28
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	00010004 	.word	0x00010004

0800977c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b088      	sub	sp, #32
 8009780:	af02      	add	r7, sp, #8
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	607a      	str	r2, [r7, #4]
 8009786:	603b      	str	r3, [r7, #0]
 8009788:	460b      	mov	r3, r1
 800978a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009790:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	2b08      	cmp	r3, #8
 8009796:	d006      	beq.n	80097a6 <I2C_MasterRequestWrite+0x2a>
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	2b01      	cmp	r3, #1
 800979c:	d003      	beq.n	80097a6 <I2C_MasterRequestWrite+0x2a>
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80097a4:	d108      	bne.n	80097b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097b4:	601a      	str	r2, [r3, #0]
 80097b6:	e00b      	b.n	80097d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097bc:	2b12      	cmp	r3, #18
 80097be:	d107      	bne.n	80097d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	9300      	str	r3, [sp, #0]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f000 f91d 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d00d      	beq.n	8009804 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097f6:	d103      	bne.n	8009800 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80097fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009800:	2303      	movs	r3, #3
 8009802:	e035      	b.n	8009870 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	691b      	ldr	r3, [r3, #16]
 8009808:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800980c:	d108      	bne.n	8009820 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800980e:	897b      	ldrh	r3, [r7, #10]
 8009810:	b2db      	uxtb	r3, r3
 8009812:	461a      	mov	r2, r3
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800981c:	611a      	str	r2, [r3, #16]
 800981e:	e01b      	b.n	8009858 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009820:	897b      	ldrh	r3, [r7, #10]
 8009822:	11db      	asrs	r3, r3, #7
 8009824:	b2db      	uxtb	r3, r3
 8009826:	f003 0306 	and.w	r3, r3, #6
 800982a:	b2db      	uxtb	r3, r3
 800982c:	f063 030f 	orn	r3, r3, #15
 8009830:	b2da      	uxtb	r2, r3
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	490e      	ldr	r1, [pc, #56]	; (8009878 <I2C_MasterRequestWrite+0xfc>)
 800983e:	68f8      	ldr	r0, [r7, #12]
 8009840:	f000 f943 	bl	8009aca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d001      	beq.n	800984e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800984a:	2301      	movs	r3, #1
 800984c:	e010      	b.n	8009870 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800984e:	897b      	ldrh	r3, [r7, #10]
 8009850:	b2da      	uxtb	r2, r3
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	4907      	ldr	r1, [pc, #28]	; (800987c <I2C_MasterRequestWrite+0x100>)
 800985e:	68f8      	ldr	r0, [r7, #12]
 8009860:	f000 f933 	bl	8009aca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d001      	beq.n	800986e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	e000      	b.n	8009870 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3718      	adds	r7, #24
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	00010008 	.word	0x00010008
 800987c:	00010002 	.word	0x00010002

08009880 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b088      	sub	sp, #32
 8009884:	af02      	add	r7, sp, #8
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	607a      	str	r2, [r7, #4]
 800988a:	603b      	str	r3, [r7, #0]
 800988c:	460b      	mov	r3, r1
 800988e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009894:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80098a4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	2b08      	cmp	r3, #8
 80098aa:	d006      	beq.n	80098ba <I2C_MasterRequestRead+0x3a>
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d003      	beq.n	80098ba <I2C_MasterRequestRead+0x3a>
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80098b8:	d108      	bne.n	80098cc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098c8:	601a      	str	r2, [r3, #0]
 80098ca:	e00b      	b.n	80098e4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098d0:	2b11      	cmp	r3, #17
 80098d2:	d107      	bne.n	80098e4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	9300      	str	r3, [sp, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f000 f893 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d00d      	beq.n	8009918 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009906:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800990a:	d103      	bne.n	8009914 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009912:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009914:	2303      	movs	r3, #3
 8009916:	e079      	b.n	8009a0c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	691b      	ldr	r3, [r3, #16]
 800991c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009920:	d108      	bne.n	8009934 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009922:	897b      	ldrh	r3, [r7, #10]
 8009924:	b2db      	uxtb	r3, r3
 8009926:	f043 0301 	orr.w	r3, r3, #1
 800992a:	b2da      	uxtb	r2, r3
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	611a      	str	r2, [r3, #16]
 8009932:	e05f      	b.n	80099f4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009934:	897b      	ldrh	r3, [r7, #10]
 8009936:	11db      	asrs	r3, r3, #7
 8009938:	b2db      	uxtb	r3, r3
 800993a:	f003 0306 	and.w	r3, r3, #6
 800993e:	b2db      	uxtb	r3, r3
 8009940:	f063 030f 	orn	r3, r3, #15
 8009944:	b2da      	uxtb	r2, r3
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	4930      	ldr	r1, [pc, #192]	; (8009a14 <I2C_MasterRequestRead+0x194>)
 8009952:	68f8      	ldr	r0, [r7, #12]
 8009954:	f000 f8b9 	bl	8009aca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d001      	beq.n	8009962 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800995e:	2301      	movs	r3, #1
 8009960:	e054      	b.n	8009a0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009962:	897b      	ldrh	r3, [r7, #10]
 8009964:	b2da      	uxtb	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	4929      	ldr	r1, [pc, #164]	; (8009a18 <I2C_MasterRequestRead+0x198>)
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f000 f8a9 	bl	8009aca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009978:	4603      	mov	r3, r0
 800997a:	2b00      	cmp	r3, #0
 800997c:	d001      	beq.n	8009982 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800997e:	2301      	movs	r3, #1
 8009980:	e044      	b.n	8009a0c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009982:	2300      	movs	r3, #0
 8009984:	613b      	str	r3, [r7, #16]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	695b      	ldr	r3, [r3, #20]
 800998c:	613b      	str	r3, [r7, #16]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	699b      	ldr	r3, [r3, #24]
 8009994:	613b      	str	r3, [r7, #16]
 8009996:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099a6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	9300      	str	r3, [sp, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f000 f831 	bl	8009a1c <I2C_WaitOnFlagUntilTimeout>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00d      	beq.n	80099dc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099ce:	d103      	bne.n	80099d8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099d6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80099d8:	2303      	movs	r3, #3
 80099da:	e017      	b.n	8009a0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80099dc:	897b      	ldrh	r3, [r7, #10]
 80099de:	11db      	asrs	r3, r3, #7
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	f003 0306 	and.w	r3, r3, #6
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	f063 030e 	orn	r3, r3, #14
 80099ec:	b2da      	uxtb	r2, r3
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	4907      	ldr	r1, [pc, #28]	; (8009a18 <I2C_MasterRequestRead+0x198>)
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f000 f865 	bl	8009aca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d001      	beq.n	8009a0a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	e000      	b.n	8009a0c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3718      	adds	r7, #24
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	00010008 	.word	0x00010008
 8009a18:	00010002 	.word	0x00010002

08009a1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	603b      	str	r3, [r7, #0]
 8009a28:	4613      	mov	r3, r2
 8009a2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a2c:	e025      	b.n	8009a7a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a34:	d021      	beq.n	8009a7a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a36:	f7fd ff71 	bl	800791c <HAL_GetTick>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	69bb      	ldr	r3, [r7, #24]
 8009a3e:	1ad3      	subs	r3, r2, r3
 8009a40:	683a      	ldr	r2, [r7, #0]
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d302      	bcc.n	8009a4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d116      	bne.n	8009a7a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2220      	movs	r2, #32
 8009a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a66:	f043 0220 	orr.w	r2, r3, #32
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	e023      	b.n	8009ac2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	0c1b      	lsrs	r3, r3, #16
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	d10d      	bne.n	8009aa0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	695b      	ldr	r3, [r3, #20]
 8009a8a:	43da      	mvns	r2, r3
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	4013      	ands	r3, r2
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	bf0c      	ite	eq
 8009a96:	2301      	moveq	r3, #1
 8009a98:	2300      	movne	r3, #0
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	e00c      	b.n	8009aba <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	699b      	ldr	r3, [r3, #24]
 8009aa6:	43da      	mvns	r2, r3
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	4013      	ands	r3, r2
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	bf0c      	ite	eq
 8009ab2:	2301      	moveq	r3, #1
 8009ab4:	2300      	movne	r3, #0
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	461a      	mov	r2, r3
 8009aba:	79fb      	ldrb	r3, [r7, #7]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d0b6      	beq.n	8009a2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	60f8      	str	r0, [r7, #12]
 8009ad2:	60b9      	str	r1, [r7, #8]
 8009ad4:	607a      	str	r2, [r7, #4]
 8009ad6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009ad8:	e051      	b.n	8009b7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ae8:	d123      	bne.n	8009b32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009af8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009b02:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2200      	movs	r2, #0
 8009b08:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2220      	movs	r2, #32
 8009b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b1e:	f043 0204 	orr.w	r2, r3, #4
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e046      	b.n	8009bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b38:	d021      	beq.n	8009b7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b3a:	f7fd feef 	bl	800791c <HAL_GetTick>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	1ad3      	subs	r3, r2, r3
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	429a      	cmp	r2, r3
 8009b48:	d302      	bcc.n	8009b50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d116      	bne.n	8009b7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2220      	movs	r2, #32
 8009b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2200      	movs	r2, #0
 8009b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b6a:	f043 0220 	orr.w	r2, r3, #32
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2200      	movs	r2, #0
 8009b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e020      	b.n	8009bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	0c1b      	lsrs	r3, r3, #16
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d10c      	bne.n	8009ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	695b      	ldr	r3, [r3, #20]
 8009b8e:	43da      	mvns	r2, r3
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	4013      	ands	r3, r2
 8009b94:	b29b      	uxth	r3, r3
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	bf14      	ite	ne
 8009b9a:	2301      	movne	r3, #1
 8009b9c:	2300      	moveq	r3, #0
 8009b9e:	b2db      	uxtb	r3, r3
 8009ba0:	e00b      	b.n	8009bba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	699b      	ldr	r3, [r3, #24]
 8009ba8:	43da      	mvns	r2, r3
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	4013      	ands	r3, r2
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	bf14      	ite	ne
 8009bb4:	2301      	movne	r3, #1
 8009bb6:	2300      	moveq	r3, #0
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d18d      	bne.n	8009ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3710      	adds	r7, #16
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	60f8      	str	r0, [r7, #12]
 8009bd0:	60b9      	str	r1, [r7, #8]
 8009bd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009bd4:	e02d      	b.n	8009c32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 f8ce 	bl	8009d78 <I2C_IsAcknowledgeFailed>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d001      	beq.n	8009be6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009be2:	2301      	movs	r3, #1
 8009be4:	e02d      	b.n	8009c42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bec:	d021      	beq.n	8009c32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bee:	f7fd fe95 	bl	800791c <HAL_GetTick>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	1ad3      	subs	r3, r2, r3
 8009bf8:	68ba      	ldr	r2, [r7, #8]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d302      	bcc.n	8009c04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d116      	bne.n	8009c32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2220      	movs	r2, #32
 8009c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c1e:	f043 0220 	orr.w	r2, r3, #32
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e007      	b.n	8009c42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	695b      	ldr	r3, [r3, #20]
 8009c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c3c:	2b80      	cmp	r3, #128	; 0x80
 8009c3e:	d1ca      	bne.n	8009bd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3710      	adds	r7, #16
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b084      	sub	sp, #16
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	60f8      	str	r0, [r7, #12]
 8009c52:	60b9      	str	r1, [r7, #8]
 8009c54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009c56:	e02d      	b.n	8009cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009c58:	68f8      	ldr	r0, [r7, #12]
 8009c5a:	f000 f88d 	bl	8009d78 <I2C_IsAcknowledgeFailed>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d001      	beq.n	8009c68 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009c64:	2301      	movs	r3, #1
 8009c66:	e02d      	b.n	8009cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c6e:	d021      	beq.n	8009cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c70:	f7fd fe54 	bl	800791c <HAL_GetTick>
 8009c74:	4602      	mov	r2, r0
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	1ad3      	subs	r3, r2, r3
 8009c7a:	68ba      	ldr	r2, [r7, #8]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d302      	bcc.n	8009c86 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d116      	bne.n	8009cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2220      	movs	r2, #32
 8009c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca0:	f043 0220 	orr.w	r2, r3, #32
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2200      	movs	r2, #0
 8009cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	e007      	b.n	8009cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	695b      	ldr	r3, [r3, #20]
 8009cba:	f003 0304 	and.w	r3, r3, #4
 8009cbe:	2b04      	cmp	r3, #4
 8009cc0:	d1ca      	bne.n	8009c58 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009cc2:	2300      	movs	r3, #0
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	3710      	adds	r7, #16
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}

08009ccc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b084      	sub	sp, #16
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009cd8:	e042      	b.n	8009d60 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	695b      	ldr	r3, [r3, #20]
 8009ce0:	f003 0310 	and.w	r3, r3, #16
 8009ce4:	2b10      	cmp	r3, #16
 8009ce6:	d119      	bne.n	8009d1c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f06f 0210 	mvn.w	r2, #16
 8009cf0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2220      	movs	r2, #32
 8009cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2200      	movs	r2, #0
 8009d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e029      	b.n	8009d70 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d1c:	f7fd fdfe 	bl	800791c <HAL_GetTick>
 8009d20:	4602      	mov	r2, r0
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	1ad3      	subs	r3, r2, r3
 8009d26:	68ba      	ldr	r2, [r7, #8]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d302      	bcc.n	8009d32 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d116      	bne.n	8009d60 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2200      	movs	r2, #0
 8009d36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	2220      	movs	r2, #32
 8009d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2200      	movs	r2, #0
 8009d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d4c:	f043 0220 	orr.w	r2, r3, #32
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2200      	movs	r2, #0
 8009d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	e007      	b.n	8009d70 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	695b      	ldr	r3, [r3, #20]
 8009d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d6a:	2b40      	cmp	r3, #64	; 0x40
 8009d6c:	d1b5      	bne.n	8009cda <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009d6e:	2300      	movs	r3, #0
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b083      	sub	sp, #12
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	695b      	ldr	r3, [r3, #20]
 8009d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d8e:	d11b      	bne.n	8009dc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009d98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2220      	movs	r2, #32
 8009da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2200      	movs	r2, #0
 8009dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009db4:	f043 0204 	orr.w	r2, r3, #4
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e000      	b.n	8009dca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	370c      	adds	r7, #12
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
	...

08009dd8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b082      	sub	sp, #8
 8009ddc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009dde:	2300      	movs	r3, #0
 8009de0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009de2:	2300      	movs	r3, #0
 8009de4:	603b      	str	r3, [r7, #0]
 8009de6:	4b20      	ldr	r3, [pc, #128]	; (8009e68 <HAL_PWREx_EnableOverDrive+0x90>)
 8009de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dea:	4a1f      	ldr	r2, [pc, #124]	; (8009e68 <HAL_PWREx_EnableOverDrive+0x90>)
 8009dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009df0:	6413      	str	r3, [r2, #64]	; 0x40
 8009df2:	4b1d      	ldr	r3, [pc, #116]	; (8009e68 <HAL_PWREx_EnableOverDrive+0x90>)
 8009df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009dfa:	603b      	str	r3, [r7, #0]
 8009dfc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009dfe:	4b1b      	ldr	r3, [pc, #108]	; (8009e6c <HAL_PWREx_EnableOverDrive+0x94>)
 8009e00:	2201      	movs	r2, #1
 8009e02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009e04:	f7fd fd8a 	bl	800791c <HAL_GetTick>
 8009e08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009e0a:	e009      	b.n	8009e20 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009e0c:	f7fd fd86 	bl	800791c <HAL_GetTick>
 8009e10:	4602      	mov	r2, r0
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	1ad3      	subs	r3, r2, r3
 8009e16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e1a:	d901      	bls.n	8009e20 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009e1c:	2303      	movs	r3, #3
 8009e1e:	e01f      	b.n	8009e60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009e20:	4b13      	ldr	r3, [pc, #76]	; (8009e70 <HAL_PWREx_EnableOverDrive+0x98>)
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e2c:	d1ee      	bne.n	8009e0c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009e2e:	4b11      	ldr	r3, [pc, #68]	; (8009e74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009e30:	2201      	movs	r2, #1
 8009e32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009e34:	f7fd fd72 	bl	800791c <HAL_GetTick>
 8009e38:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009e3a:	e009      	b.n	8009e50 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009e3c:	f7fd fd6e 	bl	800791c <HAL_GetTick>
 8009e40:	4602      	mov	r2, r0
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e4a:	d901      	bls.n	8009e50 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009e4c:	2303      	movs	r3, #3
 8009e4e:	e007      	b.n	8009e60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009e50:	4b07      	ldr	r3, [pc, #28]	; (8009e70 <HAL_PWREx_EnableOverDrive+0x98>)
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e5c:	d1ee      	bne.n	8009e3c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3708      	adds	r7, #8
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}
 8009e68:	40023800 	.word	0x40023800
 8009e6c:	420e0040 	.word	0x420e0040
 8009e70:	40007000 	.word	0x40007000
 8009e74:	420e0044 	.word	0x420e0044

08009e78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b084      	sub	sp, #16
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d101      	bne.n	8009e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	e0cc      	b.n	800a026 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009e8c:	4b68      	ldr	r3, [pc, #416]	; (800a030 <HAL_RCC_ClockConfig+0x1b8>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f003 030f 	and.w	r3, r3, #15
 8009e94:	683a      	ldr	r2, [r7, #0]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d90c      	bls.n	8009eb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e9a:	4b65      	ldr	r3, [pc, #404]	; (800a030 <HAL_RCC_ClockConfig+0x1b8>)
 8009e9c:	683a      	ldr	r2, [r7, #0]
 8009e9e:	b2d2      	uxtb	r2, r2
 8009ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ea2:	4b63      	ldr	r3, [pc, #396]	; (800a030 <HAL_RCC_ClockConfig+0x1b8>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f003 030f 	and.w	r3, r3, #15
 8009eaa:	683a      	ldr	r2, [r7, #0]
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d001      	beq.n	8009eb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e0b8      	b.n	800a026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f003 0302 	and.w	r3, r3, #2
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d020      	beq.n	8009f02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f003 0304 	and.w	r3, r3, #4
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d005      	beq.n	8009ed8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009ecc:	4b59      	ldr	r3, [pc, #356]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	4a58      	ldr	r2, [pc, #352]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009ed2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009ed6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f003 0308 	and.w	r3, r3, #8
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d005      	beq.n	8009ef0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009ee4:	4b53      	ldr	r3, [pc, #332]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	4a52      	ldr	r2, [pc, #328]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009eea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009eee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009ef0:	4b50      	ldr	r3, [pc, #320]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	494d      	ldr	r1, [pc, #308]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009efe:	4313      	orrs	r3, r2
 8009f00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f003 0301 	and.w	r3, r3, #1
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d044      	beq.n	8009f98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d107      	bne.n	8009f26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009f16:	4b47      	ldr	r3, [pc, #284]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d119      	bne.n	8009f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	e07f      	b.n	800a026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	2b02      	cmp	r3, #2
 8009f2c:	d003      	beq.n	8009f36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f32:	2b03      	cmp	r3, #3
 8009f34:	d107      	bne.n	8009f46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f36:	4b3f      	ldr	r3, [pc, #252]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d109      	bne.n	8009f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	e06f      	b.n	800a026 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f46:	4b3b      	ldr	r3, [pc, #236]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 0302 	and.w	r3, r3, #2
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d101      	bne.n	8009f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	e067      	b.n	800a026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f56:	4b37      	ldr	r3, [pc, #220]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009f58:	689b      	ldr	r3, [r3, #8]
 8009f5a:	f023 0203 	bic.w	r2, r3, #3
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	685b      	ldr	r3, [r3, #4]
 8009f62:	4934      	ldr	r1, [pc, #208]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009f64:	4313      	orrs	r3, r2
 8009f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009f68:	f7fd fcd8 	bl	800791c <HAL_GetTick>
 8009f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f6e:	e00a      	b.n	8009f86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f70:	f7fd fcd4 	bl	800791c <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d901      	bls.n	8009f86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009f82:	2303      	movs	r3, #3
 8009f84:	e04f      	b.n	800a026 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f86:	4b2b      	ldr	r3, [pc, #172]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	f003 020c 	and.w	r2, r3, #12
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d1eb      	bne.n	8009f70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009f98:	4b25      	ldr	r3, [pc, #148]	; (800a030 <HAL_RCC_ClockConfig+0x1b8>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f003 030f 	and.w	r3, r3, #15
 8009fa0:	683a      	ldr	r2, [r7, #0]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d20c      	bcs.n	8009fc0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fa6:	4b22      	ldr	r3, [pc, #136]	; (800a030 <HAL_RCC_ClockConfig+0x1b8>)
 8009fa8:	683a      	ldr	r2, [r7, #0]
 8009faa:	b2d2      	uxtb	r2, r2
 8009fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fae:	4b20      	ldr	r3, [pc, #128]	; (800a030 <HAL_RCC_ClockConfig+0x1b8>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f003 030f 	and.w	r3, r3, #15
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d001      	beq.n	8009fc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e032      	b.n	800a026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f003 0304 	and.w	r3, r3, #4
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d008      	beq.n	8009fde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009fcc:	4b19      	ldr	r3, [pc, #100]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009fce:	689b      	ldr	r3, [r3, #8]
 8009fd0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	68db      	ldr	r3, [r3, #12]
 8009fd8:	4916      	ldr	r1, [pc, #88]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f003 0308 	and.w	r3, r3, #8
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d009      	beq.n	8009ffe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009fea:	4b12      	ldr	r3, [pc, #72]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009fec:	689b      	ldr	r3, [r3, #8]
 8009fee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	691b      	ldr	r3, [r3, #16]
 8009ff6:	00db      	lsls	r3, r3, #3
 8009ff8:	490e      	ldr	r1, [pc, #56]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009ffe:	f000 f821 	bl	800a044 <HAL_RCC_GetSysClockFreq>
 800a002:	4601      	mov	r1, r0
 800a004:	4b0b      	ldr	r3, [pc, #44]	; (800a034 <HAL_RCC_ClockConfig+0x1bc>)
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	091b      	lsrs	r3, r3, #4
 800a00a:	f003 030f 	and.w	r3, r3, #15
 800a00e:	4a0a      	ldr	r2, [pc, #40]	; (800a038 <HAL_RCC_ClockConfig+0x1c0>)
 800a010:	5cd3      	ldrb	r3, [r2, r3]
 800a012:	fa21 f303 	lsr.w	r3, r1, r3
 800a016:	4a09      	ldr	r2, [pc, #36]	; (800a03c <HAL_RCC_ClockConfig+0x1c4>)
 800a018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a01a:	4b09      	ldr	r3, [pc, #36]	; (800a040 <HAL_RCC_ClockConfig+0x1c8>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4618      	mov	r0, r3
 800a020:	f7fd fc38 	bl	8007894 <HAL_InitTick>

  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3710      	adds	r7, #16
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
 800a02e:	bf00      	nop
 800a030:	40023c00 	.word	0x40023c00
 800a034:	40023800 	.word	0x40023800
 800a038:	08017d2c 	.word	0x08017d2c
 800a03c:	20000000 	.word	0x20000000
 800a040:	20000004 	.word	0x20000004

0800a044 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a044:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a04a:	2300      	movs	r3, #0
 800a04c:	607b      	str	r3, [r7, #4]
 800a04e:	2300      	movs	r3, #0
 800a050:	60fb      	str	r3, [r7, #12]
 800a052:	2300      	movs	r3, #0
 800a054:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a056:	2300      	movs	r3, #0
 800a058:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a05a:	4b63      	ldr	r3, [pc, #396]	; (800a1e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	f003 030c 	and.w	r3, r3, #12
 800a062:	2b04      	cmp	r3, #4
 800a064:	d007      	beq.n	800a076 <HAL_RCC_GetSysClockFreq+0x32>
 800a066:	2b08      	cmp	r3, #8
 800a068:	d008      	beq.n	800a07c <HAL_RCC_GetSysClockFreq+0x38>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	f040 80b4 	bne.w	800a1d8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a070:	4b5e      	ldr	r3, [pc, #376]	; (800a1ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a072:	60bb      	str	r3, [r7, #8]
       break;
 800a074:	e0b3      	b.n	800a1de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a076:	4b5d      	ldr	r3, [pc, #372]	; (800a1ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a078:	60bb      	str	r3, [r7, #8]
      break;
 800a07a:	e0b0      	b.n	800a1de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a07c:	4b5a      	ldr	r3, [pc, #360]	; (800a1e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a084:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a086:	4b58      	ldr	r3, [pc, #352]	; (800a1e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d04a      	beq.n	800a128 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a092:	4b55      	ldr	r3, [pc, #340]	; (800a1e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	099b      	lsrs	r3, r3, #6
 800a098:	f04f 0400 	mov.w	r4, #0
 800a09c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a0a0:	f04f 0200 	mov.w	r2, #0
 800a0a4:	ea03 0501 	and.w	r5, r3, r1
 800a0a8:	ea04 0602 	and.w	r6, r4, r2
 800a0ac:	4629      	mov	r1, r5
 800a0ae:	4632      	mov	r2, r6
 800a0b0:	f04f 0300 	mov.w	r3, #0
 800a0b4:	f04f 0400 	mov.w	r4, #0
 800a0b8:	0154      	lsls	r4, r2, #5
 800a0ba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a0be:	014b      	lsls	r3, r1, #5
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	4622      	mov	r2, r4
 800a0c4:	1b49      	subs	r1, r1, r5
 800a0c6:	eb62 0206 	sbc.w	r2, r2, r6
 800a0ca:	f04f 0300 	mov.w	r3, #0
 800a0ce:	f04f 0400 	mov.w	r4, #0
 800a0d2:	0194      	lsls	r4, r2, #6
 800a0d4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a0d8:	018b      	lsls	r3, r1, #6
 800a0da:	1a5b      	subs	r3, r3, r1
 800a0dc:	eb64 0402 	sbc.w	r4, r4, r2
 800a0e0:	f04f 0100 	mov.w	r1, #0
 800a0e4:	f04f 0200 	mov.w	r2, #0
 800a0e8:	00e2      	lsls	r2, r4, #3
 800a0ea:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a0ee:	00d9      	lsls	r1, r3, #3
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	4614      	mov	r4, r2
 800a0f4:	195b      	adds	r3, r3, r5
 800a0f6:	eb44 0406 	adc.w	r4, r4, r6
 800a0fa:	f04f 0100 	mov.w	r1, #0
 800a0fe:	f04f 0200 	mov.w	r2, #0
 800a102:	02a2      	lsls	r2, r4, #10
 800a104:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a108:	0299      	lsls	r1, r3, #10
 800a10a:	460b      	mov	r3, r1
 800a10c:	4614      	mov	r4, r2
 800a10e:	4618      	mov	r0, r3
 800a110:	4621      	mov	r1, r4
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f04f 0400 	mov.w	r4, #0
 800a118:	461a      	mov	r2, r3
 800a11a:	4623      	mov	r3, r4
 800a11c:	f7f6 fdcc 	bl	8000cb8 <__aeabi_uldivmod>
 800a120:	4603      	mov	r3, r0
 800a122:	460c      	mov	r4, r1
 800a124:	60fb      	str	r3, [r7, #12]
 800a126:	e049      	b.n	800a1bc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a128:	4b2f      	ldr	r3, [pc, #188]	; (800a1e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	099b      	lsrs	r3, r3, #6
 800a12e:	f04f 0400 	mov.w	r4, #0
 800a132:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a136:	f04f 0200 	mov.w	r2, #0
 800a13a:	ea03 0501 	and.w	r5, r3, r1
 800a13e:	ea04 0602 	and.w	r6, r4, r2
 800a142:	4629      	mov	r1, r5
 800a144:	4632      	mov	r2, r6
 800a146:	f04f 0300 	mov.w	r3, #0
 800a14a:	f04f 0400 	mov.w	r4, #0
 800a14e:	0154      	lsls	r4, r2, #5
 800a150:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a154:	014b      	lsls	r3, r1, #5
 800a156:	4619      	mov	r1, r3
 800a158:	4622      	mov	r2, r4
 800a15a:	1b49      	subs	r1, r1, r5
 800a15c:	eb62 0206 	sbc.w	r2, r2, r6
 800a160:	f04f 0300 	mov.w	r3, #0
 800a164:	f04f 0400 	mov.w	r4, #0
 800a168:	0194      	lsls	r4, r2, #6
 800a16a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a16e:	018b      	lsls	r3, r1, #6
 800a170:	1a5b      	subs	r3, r3, r1
 800a172:	eb64 0402 	sbc.w	r4, r4, r2
 800a176:	f04f 0100 	mov.w	r1, #0
 800a17a:	f04f 0200 	mov.w	r2, #0
 800a17e:	00e2      	lsls	r2, r4, #3
 800a180:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a184:	00d9      	lsls	r1, r3, #3
 800a186:	460b      	mov	r3, r1
 800a188:	4614      	mov	r4, r2
 800a18a:	195b      	adds	r3, r3, r5
 800a18c:	eb44 0406 	adc.w	r4, r4, r6
 800a190:	f04f 0100 	mov.w	r1, #0
 800a194:	f04f 0200 	mov.w	r2, #0
 800a198:	02a2      	lsls	r2, r4, #10
 800a19a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a19e:	0299      	lsls	r1, r3, #10
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	4614      	mov	r4, r2
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f04f 0400 	mov.w	r4, #0
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	4623      	mov	r3, r4
 800a1b2:	f7f6 fd81 	bl	8000cb8 <__aeabi_uldivmod>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	460c      	mov	r4, r1
 800a1ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a1bc:	4b0a      	ldr	r3, [pc, #40]	; (800a1e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	0c1b      	lsrs	r3, r3, #16
 800a1c2:	f003 0303 	and.w	r3, r3, #3
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	005b      	lsls	r3, r3, #1
 800a1ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a1cc:	68fa      	ldr	r2, [r7, #12]
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1d4:	60bb      	str	r3, [r7, #8]
      break;
 800a1d6:	e002      	b.n	800a1de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a1d8:	4b04      	ldr	r3, [pc, #16]	; (800a1ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a1da:	60bb      	str	r3, [r7, #8]
      break;
 800a1dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a1de:	68bb      	ldr	r3, [r7, #8]
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3714      	adds	r7, #20
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1e8:	40023800 	.word	0x40023800
 800a1ec:	00f42400 	.word	0x00f42400

0800a1f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a1f4:	4b03      	ldr	r3, [pc, #12]	; (800a204 <HAL_RCC_GetHCLKFreq+0x14>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	20000000 	.word	0x20000000

0800a208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a20c:	f7ff fff0 	bl	800a1f0 <HAL_RCC_GetHCLKFreq>
 800a210:	4601      	mov	r1, r0
 800a212:	4b05      	ldr	r3, [pc, #20]	; (800a228 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	0a9b      	lsrs	r3, r3, #10
 800a218:	f003 0307 	and.w	r3, r3, #7
 800a21c:	4a03      	ldr	r2, [pc, #12]	; (800a22c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a21e:	5cd3      	ldrb	r3, [r2, r3]
 800a220:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a224:	4618      	mov	r0, r3
 800a226:	bd80      	pop	{r7, pc}
 800a228:	40023800 	.word	0x40023800
 800a22c:	08017d3c 	.word	0x08017d3c

0800a230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a234:	f7ff ffdc 	bl	800a1f0 <HAL_RCC_GetHCLKFreq>
 800a238:	4601      	mov	r1, r0
 800a23a:	4b05      	ldr	r3, [pc, #20]	; (800a250 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a23c:	689b      	ldr	r3, [r3, #8]
 800a23e:	0b5b      	lsrs	r3, r3, #13
 800a240:	f003 0307 	and.w	r3, r3, #7
 800a244:	4a03      	ldr	r2, [pc, #12]	; (800a254 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a246:	5cd3      	ldrb	r3, [r2, r3]
 800a248:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	bd80      	pop	{r7, pc}
 800a250:	40023800 	.word	0x40023800
 800a254:	08017d3c 	.word	0x08017d3c

0800a258 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b088      	sub	sp, #32
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a260:	2300      	movs	r3, #0
 800a262:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800a264:	2300      	movs	r3, #0
 800a266:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800a268:	2300      	movs	r3, #0
 800a26a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800a26c:	2300      	movs	r3, #0
 800a26e:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800a270:	2300      	movs	r3, #0
 800a272:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00a      	beq.n	800a296 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a280:	4b66      	ldr	r3, [pc, #408]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a282:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a286:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a28e:	4963      	ldr	r1, [pc, #396]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a290:	4313      	orrs	r3, r2
 800a292:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d00a      	beq.n	800a2b8 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800a2a2:	4b5e      	ldr	r3, [pc, #376]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a2a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a2a8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b0:	495a      	ldr	r1, [pc, #360]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f003 0301 	and.w	r3, r3, #1
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10b      	bne.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d105      	bne.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d075      	beq.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a2dc:	4b50      	ldr	r3, [pc, #320]	; (800a420 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a2de:	2200      	movs	r2, #0
 800a2e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a2e2:	f7fd fb1b 	bl	800791c <HAL_GetTick>
 800a2e6:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a2e8:	e008      	b.n	800a2fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a2ea:	f7fd fb17 	bl	800791c <HAL_GetTick>
 800a2ee:	4602      	mov	r2, r0
 800a2f0:	69fb      	ldr	r3, [r7, #28]
 800a2f2:	1ad3      	subs	r3, r2, r3
 800a2f4:	2b02      	cmp	r3, #2
 800a2f6:	d901      	bls.n	800a2fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a2f8:	2303      	movs	r3, #3
 800a2fa:	e1dc      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a2fc:	4b47      	ldr	r3, [pc, #284]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a304:	2b00      	cmp	r3, #0
 800a306:	d1f0      	bne.n	800a2ea <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f003 0301 	and.w	r3, r3, #1
 800a310:	2b00      	cmp	r3, #0
 800a312:	d009      	beq.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	019a      	lsls	r2, r3, #6
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	071b      	lsls	r3, r3, #28
 800a320:	493e      	ldr	r1, [pc, #248]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a322:	4313      	orrs	r3, r2
 800a324:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 0302 	and.w	r3, r3, #2
 800a330:	2b00      	cmp	r3, #0
 800a332:	d01f      	beq.n	800a374 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a334:	4b39      	ldr	r3, [pc, #228]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a336:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a33a:	0f1b      	lsrs	r3, r3, #28
 800a33c:	f003 0307 	and.w	r3, r3, #7
 800a340:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	019a      	lsls	r2, r3, #6
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	061b      	lsls	r3, r3, #24
 800a34e:	431a      	orrs	r2, r3
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	071b      	lsls	r3, r3, #28
 800a354:	4931      	ldr	r1, [pc, #196]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a356:	4313      	orrs	r3, r2
 800a358:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a35c:	4b2f      	ldr	r3, [pc, #188]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a35e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a362:	f023 021f 	bic.w	r2, r3, #31
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6a1b      	ldr	r3, [r3, #32]
 800a36a:	3b01      	subs	r3, #1
 800a36c:	492b      	ldr	r1, [pc, #172]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a36e:	4313      	orrs	r3, r2
 800a370:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00d      	beq.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	019a      	lsls	r2, r3, #6
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	061b      	lsls	r3, r3, #24
 800a38c:	431a      	orrs	r2, r3
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	071b      	lsls	r3, r3, #28
 800a394:	4921      	ldr	r1, [pc, #132]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a396:	4313      	orrs	r3, r2
 800a398:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a39c:	4b20      	ldr	r3, [pc, #128]	; (800a420 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a39e:	2201      	movs	r2, #1
 800a3a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a3a2:	f7fd fabb 	bl	800791c <HAL_GetTick>
 800a3a6:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a3a8:	e008      	b.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a3aa:	f7fd fab7 	bl	800791c <HAL_GetTick>
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	69fb      	ldr	r3, [r7, #28]
 800a3b2:	1ad3      	subs	r3, r2, r3
 800a3b4:	2b02      	cmp	r3, #2
 800a3b6:	d901      	bls.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a3b8:	2303      	movs	r3, #3
 800a3ba:	e17c      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a3bc:	4b17      	ldr	r3, [pc, #92]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d0f0      	beq.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f003 0304 	and.w	r3, r3, #4
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d112      	bne.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d10c      	bne.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f000 80ce 	beq.w	800a58a <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a3f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a3f6:	f040 80c8 	bne.w	800a58a <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a3fa:	4b0a      	ldr	r3, [pc, #40]	; (800a424 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a400:	f7fd fa8c 	bl	800791c <HAL_GetTick>
 800a404:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a406:	e00f      	b.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a408:	f7fd fa88 	bl	800791c <HAL_GetTick>
 800a40c:	4602      	mov	r2, r0
 800a40e:	69fb      	ldr	r3, [r7, #28]
 800a410:	1ad3      	subs	r3, r2, r3
 800a412:	2b02      	cmp	r3, #2
 800a414:	d908      	bls.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a416:	2303      	movs	r3, #3
 800a418:	e14d      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800a41a:	bf00      	nop
 800a41c:	40023800 	.word	0x40023800
 800a420:	42470068 	.word	0x42470068
 800a424:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a428:	4ba5      	ldr	r3, [pc, #660]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a434:	d0e8      	beq.n	800a408 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f003 0304 	and.w	r3, r3, #4
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d02e      	beq.n	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a442:	4b9f      	ldr	r3, [pc, #636]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a444:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a448:	0c1b      	lsrs	r3, r3, #16
 800a44a:	f003 0303 	and.w	r3, r3, #3
 800a44e:	3301      	adds	r3, #1
 800a450:	005b      	lsls	r3, r3, #1
 800a452:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a454:	4b9a      	ldr	r3, [pc, #616]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a45a:	0f1b      	lsrs	r3, r3, #28
 800a45c:	f003 0307 	and.w	r3, r3, #7
 800a460:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	691b      	ldr	r3, [r3, #16]
 800a466:	019a      	lsls	r2, r3, #6
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	085b      	lsrs	r3, r3, #1
 800a46c:	3b01      	subs	r3, #1
 800a46e:	041b      	lsls	r3, r3, #16
 800a470:	431a      	orrs	r2, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	061b      	lsls	r3, r3, #24
 800a478:	431a      	orrs	r2, r3
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	071b      	lsls	r3, r3, #28
 800a47e:	4990      	ldr	r1, [pc, #576]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a480:	4313      	orrs	r3, r2
 800a482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a486:	4b8e      	ldr	r3, [pc, #568]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a488:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a48c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a494:	3b01      	subs	r3, #1
 800a496:	021b      	lsls	r3, r3, #8
 800a498:	4989      	ldr	r1, [pc, #548]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a49a:	4313      	orrs	r3, r2
 800a49c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f003 0308 	and.w	r3, r3, #8
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d02c      	beq.n	800a506 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a4ac:	4b84      	ldr	r3, [pc, #528]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4b2:	0c1b      	lsrs	r3, r3, #16
 800a4b4:	f003 0303 	and.w	r3, r3, #3
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	005b      	lsls	r3, r3, #1
 800a4bc:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a4be:	4b80      	ldr	r3, [pc, #512]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4c4:	0e1b      	lsrs	r3, r3, #24
 800a4c6:	f003 030f 	and.w	r3, r3, #15
 800a4ca:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	019a      	lsls	r2, r3, #6
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	085b      	lsrs	r3, r3, #1
 800a4d6:	3b01      	subs	r3, #1
 800a4d8:	041b      	lsls	r3, r3, #16
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	061b      	lsls	r3, r3, #24
 800a4e0:	431a      	orrs	r2, r3
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	69db      	ldr	r3, [r3, #28]
 800a4e6:	071b      	lsls	r3, r3, #28
 800a4e8:	4975      	ldr	r1, [pc, #468]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a4f0:	4b73      	ldr	r3, [pc, #460]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a4f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4fe:	4970      	ldr	r1, [pc, #448]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a500:	4313      	orrs	r3, r2
 800a502:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d024      	beq.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a516:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a51a:	d11f      	bne.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a51c:	4b68      	ldr	r3, [pc, #416]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a51e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a522:	0e1b      	lsrs	r3, r3, #24
 800a524:	f003 030f 	and.w	r3, r3, #15
 800a528:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a52a:	4b65      	ldr	r3, [pc, #404]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a52c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a530:	0f1b      	lsrs	r3, r3, #28
 800a532:	f003 0307 	and.w	r3, r3, #7
 800a536:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	691b      	ldr	r3, [r3, #16]
 800a53c:	019a      	lsls	r2, r3, #6
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	695b      	ldr	r3, [r3, #20]
 800a542:	085b      	lsrs	r3, r3, #1
 800a544:	3b01      	subs	r3, #1
 800a546:	041b      	lsls	r3, r3, #16
 800a548:	431a      	orrs	r2, r3
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	061b      	lsls	r3, r3, #24
 800a54e:	431a      	orrs	r2, r3
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	071b      	lsls	r3, r3, #28
 800a554:	495a      	ldr	r1, [pc, #360]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a556:	4313      	orrs	r3, r2
 800a558:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a55c:	4b59      	ldr	r3, [pc, #356]	; (800a6c4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a55e:	2201      	movs	r2, #1
 800a560:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a562:	f7fd f9db 	bl	800791c <HAL_GetTick>
 800a566:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a568:	e008      	b.n	800a57c <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a56a:	f7fd f9d7 	bl	800791c <HAL_GetTick>
 800a56e:	4602      	mov	r2, r0
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	1ad3      	subs	r3, r2, r3
 800a574:	2b02      	cmp	r3, #2
 800a576:	d901      	bls.n	800a57c <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a578:	2303      	movs	r3, #3
 800a57a:	e09c      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a57c:	4b50      	ldr	r3, [pc, #320]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a584:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a588:	d1ef      	bne.n	800a56a <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f003 0320 	and.w	r3, r3, #32
 800a592:	2b00      	cmp	r3, #0
 800a594:	f000 8083 	beq.w	800a69e <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a598:	2300      	movs	r3, #0
 800a59a:	60bb      	str	r3, [r7, #8]
 800a59c:	4b48      	ldr	r3, [pc, #288]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a59e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a0:	4a47      	ldr	r2, [pc, #284]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5a6:	6413      	str	r3, [r2, #64]	; 0x40
 800a5a8:	4b45      	ldr	r3, [pc, #276]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5b0:	60bb      	str	r3, [r7, #8]
 800a5b2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a5b4:	4b44      	ldr	r3, [pc, #272]	; (800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a43      	ldr	r2, [pc, #268]	; (800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a5ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5be:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a5c0:	f7fd f9ac 	bl	800791c <HAL_GetTick>
 800a5c4:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a5c6:	e008      	b.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a5c8:	f7fd f9a8 	bl	800791c <HAL_GetTick>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	69fb      	ldr	r3, [r7, #28]
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	2b02      	cmp	r3, #2
 800a5d4:	d901      	bls.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e06d      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a5da:	4b3b      	ldr	r3, [pc, #236]	; (800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d0f0      	beq.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a5e6:	4b36      	ldr	r3, [pc, #216]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a5ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5ee:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a5f0:	69bb      	ldr	r3, [r7, #24]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d02f      	beq.n	800a656 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5fe:	69ba      	ldr	r2, [r7, #24]
 800a600:	429a      	cmp	r2, r3
 800a602:	d028      	beq.n	800a656 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a604:	4b2e      	ldr	r3, [pc, #184]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a60c:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a60e:	4b2f      	ldr	r3, [pc, #188]	; (800a6cc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a610:	2201      	movs	r2, #1
 800a612:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a614:	4b2d      	ldr	r3, [pc, #180]	; (800a6cc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a616:	2200      	movs	r2, #0
 800a618:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a61a:	4a29      	ldr	r2, [pc, #164]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a61c:	69bb      	ldr	r3, [r7, #24]
 800a61e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a620:	4b27      	ldr	r3, [pc, #156]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a624:	f003 0301 	and.w	r3, r3, #1
 800a628:	2b01      	cmp	r3, #1
 800a62a:	d114      	bne.n	800a656 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a62c:	f7fd f976 	bl	800791c <HAL_GetTick>
 800a630:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a632:	e00a      	b.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a634:	f7fd f972 	bl	800791c <HAL_GetTick>
 800a638:	4602      	mov	r2, r0
 800a63a:	69fb      	ldr	r3, [r7, #28]
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a642:	4293      	cmp	r3, r2
 800a644:	d901      	bls.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800a646:	2303      	movs	r3, #3
 800a648:	e035      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a64a:	4b1d      	ldr	r3, [pc, #116]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a64c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a64e:	f003 0302 	and.w	r3, r3, #2
 800a652:	2b00      	cmp	r3, #0
 800a654:	d0ee      	beq.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a65a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a65e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a662:	d10d      	bne.n	800a680 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800a664:	4b16      	ldr	r3, [pc, #88]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a670:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a678:	4911      	ldr	r1, [pc, #68]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a67a:	4313      	orrs	r3, r2
 800a67c:	608b      	str	r3, [r1, #8]
 800a67e:	e005      	b.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0x434>
 800a680:	4b0f      	ldr	r3, [pc, #60]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	4a0e      	ldr	r2, [pc, #56]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a686:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a68a:	6093      	str	r3, [r2, #8]
 800a68c:	4b0c      	ldr	r3, [pc, #48]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a68e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a698:	4909      	ldr	r1, [pc, #36]	; (800a6c0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a69a:	4313      	orrs	r3, r2
 800a69c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f003 0310 	and.w	r3, r3, #16
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d004      	beq.n	800a6b4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a6b0:	4b07      	ldr	r3, [pc, #28]	; (800a6d0 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a6b2:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800a6b4:	2300      	movs	r3, #0
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3720      	adds	r7, #32
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop
 800a6c0:	40023800 	.word	0x40023800
 800a6c4:	42470070 	.word	0x42470070
 800a6c8:	40007000 	.word	0x40007000
 800a6cc:	42470e40 	.word	0x42470e40
 800a6d0:	424711e0 	.word	0x424711e0

0800a6d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b086      	sub	sp, #24
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f003 0301 	and.w	r3, r3, #1
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d075      	beq.n	800a7d8 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a6ec:	4ba2      	ldr	r3, [pc, #648]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a6ee:	689b      	ldr	r3, [r3, #8]
 800a6f0:	f003 030c 	and.w	r3, r3, #12
 800a6f4:	2b04      	cmp	r3, #4
 800a6f6:	d00c      	beq.n	800a712 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a6f8:	4b9f      	ldr	r3, [pc, #636]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a700:	2b08      	cmp	r3, #8
 800a702:	d112      	bne.n	800a72a <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a704:	4b9c      	ldr	r3, [pc, #624]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a70c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a710:	d10b      	bne.n	800a72a <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a712:	4b99      	ldr	r3, [pc, #612]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d05b      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x102>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d157      	bne.n	800a7d6 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800a726:	2301      	movs	r3, #1
 800a728:	e20b      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a732:	d106      	bne.n	800a742 <HAL_RCC_OscConfig+0x6e>
 800a734:	4b90      	ldr	r3, [pc, #576]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a8f      	ldr	r2, [pc, #572]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a73a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a73e:	6013      	str	r3, [r2, #0]
 800a740:	e01d      	b.n	800a77e <HAL_RCC_OscConfig+0xaa>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a74a:	d10c      	bne.n	800a766 <HAL_RCC_OscConfig+0x92>
 800a74c:	4b8a      	ldr	r3, [pc, #552]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a89      	ldr	r2, [pc, #548]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a752:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a756:	6013      	str	r3, [r2, #0]
 800a758:	4b87      	ldr	r3, [pc, #540]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4a86      	ldr	r2, [pc, #536]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a75e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a762:	6013      	str	r3, [r2, #0]
 800a764:	e00b      	b.n	800a77e <HAL_RCC_OscConfig+0xaa>
 800a766:	4b84      	ldr	r3, [pc, #528]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a83      	ldr	r2, [pc, #524]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a76c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a770:	6013      	str	r3, [r2, #0]
 800a772:	4b81      	ldr	r3, [pc, #516]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4a80      	ldr	r2, [pc, #512]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a778:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a77c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	685b      	ldr	r3, [r3, #4]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d013      	beq.n	800a7ae <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a786:	f7fd f8c9 	bl	800791c <HAL_GetTick>
 800a78a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a78c:	e008      	b.n	800a7a0 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a78e:	f7fd f8c5 	bl	800791c <HAL_GetTick>
 800a792:	4602      	mov	r2, r0
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	1ad3      	subs	r3, r2, r3
 800a798:	2b64      	cmp	r3, #100	; 0x64
 800a79a:	d901      	bls.n	800a7a0 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800a79c:	2303      	movs	r3, #3
 800a79e:	e1d0      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a7a0:	4b75      	ldr	r3, [pc, #468]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d0f0      	beq.n	800a78e <HAL_RCC_OscConfig+0xba>
 800a7ac:	e014      	b.n	800a7d8 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7ae:	f7fd f8b5 	bl	800791c <HAL_GetTick>
 800a7b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a7b4:	e008      	b.n	800a7c8 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a7b6:	f7fd f8b1 	bl	800791c <HAL_GetTick>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	2b64      	cmp	r3, #100	; 0x64
 800a7c2:	d901      	bls.n	800a7c8 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e1bc      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a7c8:	4b6b      	ldr	r3, [pc, #428]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1f0      	bne.n	800a7b6 <HAL_RCC_OscConfig+0xe2>
 800a7d4:	e000      	b.n	800a7d8 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f003 0302 	and.w	r3, r3, #2
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d063      	beq.n	800a8ac <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a7e4:	4b64      	ldr	r3, [pc, #400]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a7e6:	689b      	ldr	r3, [r3, #8]
 800a7e8:	f003 030c 	and.w	r3, r3, #12
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d00b      	beq.n	800a808 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a7f0:	4b61      	ldr	r3, [pc, #388]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a7f8:	2b08      	cmp	r3, #8
 800a7fa:	d11c      	bne.n	800a836 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a7fc:	4b5e      	ldr	r3, [pc, #376]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a804:	2b00      	cmp	r3, #0
 800a806:	d116      	bne.n	800a836 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a808:	4b5b      	ldr	r3, [pc, #364]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	f003 0302 	and.w	r3, r3, #2
 800a810:	2b00      	cmp	r3, #0
 800a812:	d005      	beq.n	800a820 <HAL_RCC_OscConfig+0x14c>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	2b01      	cmp	r3, #1
 800a81a:	d001      	beq.n	800a820 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800a81c:	2301      	movs	r3, #1
 800a81e:	e190      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a820:	4b55      	ldr	r3, [pc, #340]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	691b      	ldr	r3, [r3, #16]
 800a82c:	00db      	lsls	r3, r3, #3
 800a82e:	4952      	ldr	r1, [pc, #328]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a830:	4313      	orrs	r3, r2
 800a832:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a834:	e03a      	b.n	800a8ac <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	68db      	ldr	r3, [r3, #12]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d020      	beq.n	800a880 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a83e:	4b4f      	ldr	r3, [pc, #316]	; (800a97c <HAL_RCC_OscConfig+0x2a8>)
 800a840:	2201      	movs	r2, #1
 800a842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a844:	f7fd f86a 	bl	800791c <HAL_GetTick>
 800a848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a84a:	e008      	b.n	800a85e <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a84c:	f7fd f866 	bl	800791c <HAL_GetTick>
 800a850:	4602      	mov	r2, r0
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	1ad3      	subs	r3, r2, r3
 800a856:	2b02      	cmp	r3, #2
 800a858:	d901      	bls.n	800a85e <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800a85a:	2303      	movs	r3, #3
 800a85c:	e171      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a85e:	4b46      	ldr	r3, [pc, #280]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f003 0302 	and.w	r3, r3, #2
 800a866:	2b00      	cmp	r3, #0
 800a868:	d0f0      	beq.n	800a84c <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a86a:	4b43      	ldr	r3, [pc, #268]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	691b      	ldr	r3, [r3, #16]
 800a876:	00db      	lsls	r3, r3, #3
 800a878:	493f      	ldr	r1, [pc, #252]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a87a:	4313      	orrs	r3, r2
 800a87c:	600b      	str	r3, [r1, #0]
 800a87e:	e015      	b.n	800a8ac <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a880:	4b3e      	ldr	r3, [pc, #248]	; (800a97c <HAL_RCC_OscConfig+0x2a8>)
 800a882:	2200      	movs	r2, #0
 800a884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a886:	f7fd f849 	bl	800791c <HAL_GetTick>
 800a88a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a88c:	e008      	b.n	800a8a0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a88e:	f7fd f845 	bl	800791c <HAL_GetTick>
 800a892:	4602      	mov	r2, r0
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	1ad3      	subs	r3, r2, r3
 800a898:	2b02      	cmp	r3, #2
 800a89a:	d901      	bls.n	800a8a0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a89c:	2303      	movs	r3, #3
 800a89e:	e150      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a8a0:	4b35      	ldr	r3, [pc, #212]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f003 0302 	and.w	r3, r3, #2
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1f0      	bne.n	800a88e <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f003 0308 	and.w	r3, r3, #8
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d030      	beq.n	800a91a <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	695b      	ldr	r3, [r3, #20]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d016      	beq.n	800a8ee <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a8c0:	4b2f      	ldr	r3, [pc, #188]	; (800a980 <HAL_RCC_OscConfig+0x2ac>)
 800a8c2:	2201      	movs	r2, #1
 800a8c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8c6:	f7fd f829 	bl	800791c <HAL_GetTick>
 800a8ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a8cc:	e008      	b.n	800a8e0 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a8ce:	f7fd f825 	bl	800791c <HAL_GetTick>
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	1ad3      	subs	r3, r2, r3
 800a8d8:	2b02      	cmp	r3, #2
 800a8da:	d901      	bls.n	800a8e0 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800a8dc:	2303      	movs	r3, #3
 800a8de:	e130      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a8e0:	4b25      	ldr	r3, [pc, #148]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a8e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a8e4:	f003 0302 	and.w	r3, r3, #2
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d0f0      	beq.n	800a8ce <HAL_RCC_OscConfig+0x1fa>
 800a8ec:	e015      	b.n	800a91a <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a8ee:	4b24      	ldr	r3, [pc, #144]	; (800a980 <HAL_RCC_OscConfig+0x2ac>)
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8f4:	f7fd f812 	bl	800791c <HAL_GetTick>
 800a8f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a8fa:	e008      	b.n	800a90e <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a8fc:	f7fd f80e 	bl	800791c <HAL_GetTick>
 800a900:	4602      	mov	r2, r0
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	1ad3      	subs	r3, r2, r3
 800a906:	2b02      	cmp	r3, #2
 800a908:	d901      	bls.n	800a90e <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800a90a:	2303      	movs	r3, #3
 800a90c:	e119      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a90e:	4b1a      	ldr	r3, [pc, #104]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a912:	f003 0302 	and.w	r3, r3, #2
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1f0      	bne.n	800a8fc <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f003 0304 	and.w	r3, r3, #4
 800a922:	2b00      	cmp	r3, #0
 800a924:	f000 809f 	beq.w	800aa66 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a928:	2300      	movs	r3, #0
 800a92a:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a92c:	4b12      	ldr	r3, [pc, #72]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a92e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a930:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a934:	2b00      	cmp	r3, #0
 800a936:	d10f      	bne.n	800a958 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a938:	2300      	movs	r3, #0
 800a93a:	60fb      	str	r3, [r7, #12]
 800a93c:	4b0e      	ldr	r3, [pc, #56]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a93e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a940:	4a0d      	ldr	r2, [pc, #52]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a946:	6413      	str	r3, [r2, #64]	; 0x40
 800a948:	4b0b      	ldr	r3, [pc, #44]	; (800a978 <HAL_RCC_OscConfig+0x2a4>)
 800a94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a94c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a950:	60fb      	str	r3, [r7, #12]
 800a952:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a954:	2301      	movs	r3, #1
 800a956:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a958:	4b0a      	ldr	r3, [pc, #40]	; (800a984 <HAL_RCC_OscConfig+0x2b0>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a960:	2b00      	cmp	r3, #0
 800a962:	d120      	bne.n	800a9a6 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a964:	4b07      	ldr	r3, [pc, #28]	; (800a984 <HAL_RCC_OscConfig+0x2b0>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	4a06      	ldr	r2, [pc, #24]	; (800a984 <HAL_RCC_OscConfig+0x2b0>)
 800a96a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a96e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a970:	f7fc ffd4 	bl	800791c <HAL_GetTick>
 800a974:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a976:	e010      	b.n	800a99a <HAL_RCC_OscConfig+0x2c6>
 800a978:	40023800 	.word	0x40023800
 800a97c:	42470000 	.word	0x42470000
 800a980:	42470e80 	.word	0x42470e80
 800a984:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a988:	f7fc ffc8 	bl	800791c <HAL_GetTick>
 800a98c:	4602      	mov	r2, r0
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	2b02      	cmp	r3, #2
 800a994:	d901      	bls.n	800a99a <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800a996:	2303      	movs	r3, #3
 800a998:	e0d3      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a99a:	4b6c      	ldr	r3, [pc, #432]	; (800ab4c <HAL_RCC_OscConfig+0x478>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d0f0      	beq.n	800a988 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	d106      	bne.n	800a9bc <HAL_RCC_OscConfig+0x2e8>
 800a9ae:	4b68      	ldr	r3, [pc, #416]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9b2:	4a67      	ldr	r2, [pc, #412]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9b4:	f043 0301 	orr.w	r3, r3, #1
 800a9b8:	6713      	str	r3, [r2, #112]	; 0x70
 800a9ba:	e01c      	b.n	800a9f6 <HAL_RCC_OscConfig+0x322>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	689b      	ldr	r3, [r3, #8]
 800a9c0:	2b05      	cmp	r3, #5
 800a9c2:	d10c      	bne.n	800a9de <HAL_RCC_OscConfig+0x30a>
 800a9c4:	4b62      	ldr	r3, [pc, #392]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9c8:	4a61      	ldr	r2, [pc, #388]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9ca:	f043 0304 	orr.w	r3, r3, #4
 800a9ce:	6713      	str	r3, [r2, #112]	; 0x70
 800a9d0:	4b5f      	ldr	r3, [pc, #380]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9d4:	4a5e      	ldr	r2, [pc, #376]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9d6:	f043 0301 	orr.w	r3, r3, #1
 800a9da:	6713      	str	r3, [r2, #112]	; 0x70
 800a9dc:	e00b      	b.n	800a9f6 <HAL_RCC_OscConfig+0x322>
 800a9de:	4b5c      	ldr	r3, [pc, #368]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9e2:	4a5b      	ldr	r2, [pc, #364]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9e4:	f023 0301 	bic.w	r3, r3, #1
 800a9e8:	6713      	str	r3, [r2, #112]	; 0x70
 800a9ea:	4b59      	ldr	r3, [pc, #356]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9ee:	4a58      	ldr	r2, [pc, #352]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800a9f0:	f023 0304 	bic.w	r3, r3, #4
 800a9f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d015      	beq.n	800aa2a <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9fe:	f7fc ff8d 	bl	800791c <HAL_GetTick>
 800aa02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aa04:	e00a      	b.n	800aa1c <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800aa06:	f7fc ff89 	bl	800791c <HAL_GetTick>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	1ad3      	subs	r3, r2, r3
 800aa10:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d901      	bls.n	800aa1c <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800aa18:	2303      	movs	r3, #3
 800aa1a:	e092      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aa1c:	4b4c      	ldr	r3, [pc, #304]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800aa1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa20:	f003 0302 	and.w	r3, r3, #2
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d0ee      	beq.n	800aa06 <HAL_RCC_OscConfig+0x332>
 800aa28:	e014      	b.n	800aa54 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa2a:	f7fc ff77 	bl	800791c <HAL_GetTick>
 800aa2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aa30:	e00a      	b.n	800aa48 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800aa32:	f7fc ff73 	bl	800791c <HAL_GetTick>
 800aa36:	4602      	mov	r2, r0
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	1ad3      	subs	r3, r2, r3
 800aa3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d901      	bls.n	800aa48 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800aa44:	2303      	movs	r3, #3
 800aa46:	e07c      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aa48:	4b41      	ldr	r3, [pc, #260]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800aa4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa4c:	f003 0302 	and.w	r3, r3, #2
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d1ee      	bne.n	800aa32 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aa54:	7dfb      	ldrb	r3, [r7, #23]
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d105      	bne.n	800aa66 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa5a:	4b3d      	ldr	r3, [pc, #244]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800aa5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa5e:	4a3c      	ldr	r2, [pc, #240]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800aa60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	699b      	ldr	r3, [r3, #24]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d068      	beq.n	800ab40 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aa6e:	4b38      	ldr	r3, [pc, #224]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800aa70:	689b      	ldr	r3, [r3, #8]
 800aa72:	f003 030c 	and.w	r3, r3, #12
 800aa76:	2b08      	cmp	r3, #8
 800aa78:	d060      	beq.n	800ab3c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	699b      	ldr	r3, [r3, #24]
 800aa7e:	2b02      	cmp	r3, #2
 800aa80:	d145      	bne.n	800ab0e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa82:	4b34      	ldr	r3, [pc, #208]	; (800ab54 <HAL_RCC_OscConfig+0x480>)
 800aa84:	2200      	movs	r2, #0
 800aa86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa88:	f7fc ff48 	bl	800791c <HAL_GetTick>
 800aa8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa8e:	e008      	b.n	800aaa2 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa90:	f7fc ff44 	bl	800791c <HAL_GetTick>
 800aa94:	4602      	mov	r2, r0
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	1ad3      	subs	r3, r2, r3
 800aa9a:	2b02      	cmp	r3, #2
 800aa9c:	d901      	bls.n	800aaa2 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800aa9e:	2303      	movs	r3, #3
 800aaa0:	e04f      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aaa2:	4b2b      	ldr	r3, [pc, #172]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d1f0      	bne.n	800aa90 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	69da      	ldr	r2, [r3, #28]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6a1b      	ldr	r3, [r3, #32]
 800aab6:	431a      	orrs	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aabc:	019b      	lsls	r3, r3, #6
 800aabe:	431a      	orrs	r2, r3
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aac4:	085b      	lsrs	r3, r3, #1
 800aac6:	3b01      	subs	r3, #1
 800aac8:	041b      	lsls	r3, r3, #16
 800aaca:	431a      	orrs	r2, r3
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aad0:	061b      	lsls	r3, r3, #24
 800aad2:	431a      	orrs	r2, r3
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aad8:	071b      	lsls	r3, r3, #28
 800aada:	491d      	ldr	r1, [pc, #116]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800aadc:	4313      	orrs	r3, r2
 800aade:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aae0:	4b1c      	ldr	r3, [pc, #112]	; (800ab54 <HAL_RCC_OscConfig+0x480>)
 800aae2:	2201      	movs	r2, #1
 800aae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aae6:	f7fc ff19 	bl	800791c <HAL_GetTick>
 800aaea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aaec:	e008      	b.n	800ab00 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aaee:	f7fc ff15 	bl	800791c <HAL_GetTick>
 800aaf2:	4602      	mov	r2, r0
 800aaf4:	693b      	ldr	r3, [r7, #16]
 800aaf6:	1ad3      	subs	r3, r2, r3
 800aaf8:	2b02      	cmp	r3, #2
 800aafa:	d901      	bls.n	800ab00 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800aafc:	2303      	movs	r3, #3
 800aafe:	e020      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab00:	4b13      	ldr	r3, [pc, #76]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d0f0      	beq.n	800aaee <HAL_RCC_OscConfig+0x41a>
 800ab0c:	e018      	b.n	800ab40 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab0e:	4b11      	ldr	r3, [pc, #68]	; (800ab54 <HAL_RCC_OscConfig+0x480>)
 800ab10:	2200      	movs	r2, #0
 800ab12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab14:	f7fc ff02 	bl	800791c <HAL_GetTick>
 800ab18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab1a:	e008      	b.n	800ab2e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ab1c:	f7fc fefe 	bl	800791c <HAL_GetTick>
 800ab20:	4602      	mov	r2, r0
 800ab22:	693b      	ldr	r3, [r7, #16]
 800ab24:	1ad3      	subs	r3, r2, r3
 800ab26:	2b02      	cmp	r3, #2
 800ab28:	d901      	bls.n	800ab2e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	e009      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab2e:	4b08      	ldr	r3, [pc, #32]	; (800ab50 <HAL_RCC_OscConfig+0x47c>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d1f0      	bne.n	800ab1c <HAL_RCC_OscConfig+0x448>
 800ab3a:	e001      	b.n	800ab40 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	e000      	b.n	800ab42 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800ab40:	2300      	movs	r3, #0
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3718      	adds	r7, #24
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	40007000 	.word	0x40007000
 800ab50:	40023800 	.word	0x40023800
 800ab54:	42470060 	.word	0x42470060

0800ab58 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b082      	sub	sp, #8
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d101      	bne.n	800ab6a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ab66:	2301      	movs	r3, #1
 800ab68:	e022      	b.n	800abb0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d105      	bne.n	800ab82 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f7fa fe8b 	bl	8005898 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2203      	movs	r2, #3
 800ab86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 f814 	bl	800abb8 <HAL_SD_InitCard>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d001      	beq.n	800ab9a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	e00a      	b.n	800abb0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2200      	movs	r2, #0
 800aba4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2201      	movs	r2, #1
 800abaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800abae:	2300      	movs	r3, #0
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	3708      	adds	r7, #8
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bd80      	pop	{r7, pc}

0800abb8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800abb8:	b5b0      	push	{r4, r5, r7, lr}
 800abba:	b08e      	sub	sp, #56	; 0x38
 800abbc:	af04      	add	r7, sp, #16
 800abbe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800abc0:	2300      	movs	r3, #0
 800abc2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800abc4:	2300      	movs	r3, #0
 800abc6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800abc8:	2300      	movs	r3, #0
 800abca:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800abcc:	2300      	movs	r3, #0
 800abce:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800abd0:	2300      	movs	r3, #0
 800abd2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800abd4:	2376      	movs	r3, #118	; 0x76
 800abd6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681d      	ldr	r5, [r3, #0]
 800abdc:	466c      	mov	r4, sp
 800abde:	f107 0314 	add.w	r3, r7, #20
 800abe2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800abe6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800abea:	f107 0308 	add.w	r3, r7, #8
 800abee:	cb0e      	ldmia	r3, {r1, r2, r3}
 800abf0:	4628      	mov	r0, r5
 800abf2:	f003 fa87 	bl	800e104 <SDIO_Init>
 800abf6:	4603      	mov	r3, r0
 800abf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800abfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d001      	beq.n	800ac08 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800ac04:	2301      	movs	r3, #1
 800ac06:	e031      	b.n	800ac6c <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800ac08:	4b1a      	ldr	r3, [pc, #104]	; (800ac74 <HAL_SD_InitCard+0xbc>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4618      	mov	r0, r3
 800ac14:	f003 fabf 	bl	800e196 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800ac18:	4b16      	ldr	r3, [pc, #88]	; (800ac74 <HAL_SD_InitCard+0xbc>)
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 ffc6 	bl	800bbb0 <SD_PowerON>
 800ac24:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac26:	6a3b      	ldr	r3, [r7, #32]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d00b      	beq.n	800ac44 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2201      	movs	r2, #1
 800ac30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac38:	6a3b      	ldr	r3, [r7, #32]
 800ac3a:	431a      	orrs	r2, r3
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	e013      	b.n	800ac6c <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 fee5 	bl	800ba14 <SD_InitCard>
 800ac4a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac4c:	6a3b      	ldr	r3, [r7, #32]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00b      	beq.n	800ac6a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2201      	movs	r2, #1
 800ac56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac5e:	6a3b      	ldr	r3, [r7, #32]
 800ac60:	431a      	orrs	r2, r3
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ac66:	2301      	movs	r3, #1
 800ac68:	e000      	b.n	800ac6c <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800ac6a:	2300      	movs	r3, #0
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3728      	adds	r7, #40	; 0x28
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bdb0      	pop	{r4, r5, r7, pc}
 800ac74:	422580a0 	.word	0x422580a0

0800ac78 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b08c      	sub	sp, #48	; 0x30
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	60f8      	str	r0, [r7, #12]
 800ac80:	60b9      	str	r1, [r7, #8]
 800ac82:	607a      	str	r2, [r7, #4]
 800ac84:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d107      	bne.n	800aca0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac94:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	e0c7      	b.n	800ae30 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800aca6:	b2db      	uxtb	r3, r3
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	f040 80c0 	bne.w	800ae2e <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2200      	movs	r2, #0
 800acb2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800acb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	441a      	add	r2, r3
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d907      	bls.n	800acd2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acc6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800acce:	2301      	movs	r3, #1
 800acd0:	e0ae      	b.n	800ae30 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2203      	movs	r2, #3
 800acd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2200      	movs	r2, #0
 800ace0:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800acf0:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acf6:	4a50      	ldr	r2, [pc, #320]	; (800ae38 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800acf8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acfe:	4a4f      	ldr	r2, [pc, #316]	; (800ae3c <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800ad00:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad06:	2200      	movs	r2, #0
 800ad08:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	3380      	adds	r3, #128	; 0x80
 800ad14:	4619      	mov	r1, r3
 800ad16:	68ba      	ldr	r2, [r7, #8]
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	025b      	lsls	r3, r3, #9
 800ad1c:	089b      	lsrs	r3, r3, #2
 800ad1e:	f7fd fbef 	bl	8008500 <HAL_DMA_Start_IT>
 800ad22:	4603      	mov	r3, r0
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d017      	beq.n	800ad58 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800ad36:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4a40      	ldr	r2, [pc, #256]	; (800ae40 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ad3e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad44:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2201      	movs	r2, #1
 800ad50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e06b      	b.n	800ae30 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800ad58:	4b3a      	ldr	r3, [pc, #232]	; (800ae44 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad62:	2b01      	cmp	r3, #1
 800ad64:	d002      	beq.n	800ad6c <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800ad66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad68:	025b      	lsls	r3, r3, #9
 800ad6a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ad74:	4618      	mov	r0, r3
 800ad76:	f003 faa1 	bl	800e2bc <SDMMC_CmdBlockLength>
 800ad7a:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800ad7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d00f      	beq.n	800ada2 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a2e      	ldr	r2, [pc, #184]	; (800ae40 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ad88:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad90:	431a      	orrs	r2, r3
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2201      	movs	r2, #1
 800ad9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e046      	b.n	800ae30 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ada2:	f04f 33ff 	mov.w	r3, #4294967295
 800ada6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	025b      	lsls	r3, r3, #9
 800adac:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800adae:	2390      	movs	r3, #144	; 0x90
 800adb0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800adb2:	2302      	movs	r3, #2
 800adb4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800adb6:	2300      	movs	r3, #0
 800adb8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800adba:	2301      	movs	r3, #1
 800adbc:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f107 0210 	add.w	r2, r7, #16
 800adc6:	4611      	mov	r1, r2
 800adc8:	4618      	mov	r0, r3
 800adca:	f003 fa4b 	bl	800e264 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	2b01      	cmp	r3, #1
 800add2:	d90a      	bls.n	800adea <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2282      	movs	r2, #130	; 0x82
 800add8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ade0:	4618      	mov	r0, r3
 800ade2:	f003 faaf 	bl	800e344 <SDMMC_CmdReadMultiBlock>
 800ade6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ade8:	e009      	b.n	800adfe <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2281      	movs	r2, #129	; 0x81
 800adee:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800adf6:	4618      	mov	r0, r3
 800adf8:	f003 fa82 	bl	800e300 <SDMMC_CmdReadSingleBlock>
 800adfc:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800adfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d012      	beq.n	800ae2a <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a0d      	ldr	r2, [pc, #52]	; (800ae40 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ae0a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae12:	431a      	orrs	r2, r3
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2200      	movs	r2, #0
 800ae24:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	e002      	b.n	800ae30 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	e000      	b.n	800ae30 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800ae2e:	2302      	movs	r3, #2
  }
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3730      	adds	r7, #48	; 0x30
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}
 800ae38:	0800b823 	.word	0x0800b823
 800ae3c:	0800b895 	.word	0x0800b895
 800ae40:	004005ff 	.word	0x004005ff
 800ae44:	4225858c 	.word	0x4225858c

0800ae48 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b08c      	sub	sp, #48	; 0x30
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	60f8      	str	r0, [r7, #12]
 800ae50:	60b9      	str	r1, [r7, #8]
 800ae52:	607a      	str	r2, [r7, #4]
 800ae54:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d107      	bne.n	800ae70 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae64:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	e0ca      	b.n	800b006 <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	2b01      	cmp	r3, #1
 800ae7a:	f040 80c3 	bne.w	800b004 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2200      	movs	r2, #0
 800ae82:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ae84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	441a      	add	r2, r3
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d907      	bls.n	800aea2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae96:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	e0b1      	b.n	800b006 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2203      	movs	r2, #3
 800aea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f042 021a 	orr.w	r2, r2, #26
 800aec0:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aec6:	4a52      	ldr	r2, [pc, #328]	; (800b010 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800aec8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aece:	4a51      	ldr	r2, [pc, #324]	; (800b014 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800aed0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aed6:	2200      	movs	r2, #0
 800aed8:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aede:	2b01      	cmp	r3, #1
 800aee0:	d002      	beq.n	800aee8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800aee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee4:	025b      	lsls	r3, r3, #9
 800aee6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	f44f 7100 	mov.w	r1, #512	; 0x200
 800aef0:	4618      	mov	r0, r3
 800aef2:	f003 f9e3 	bl	800e2bc <SDMMC_CmdBlockLength>
 800aef6:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800aef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00f      	beq.n	800af1e <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	4a45      	ldr	r2, [pc, #276]	; (800b018 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800af04:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af0c:	431a      	orrs	r2, r3
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	2201      	movs	r2, #1
 800af16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800af1a:	2301      	movs	r3, #1
 800af1c:	e073      	b.n	800b006 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	2b01      	cmp	r3, #1
 800af22:	d90a      	bls.n	800af3a <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	22a0      	movs	r2, #160	; 0xa0
 800af28:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af30:	4618      	mov	r0, r3
 800af32:	f003 fa4b 	bl	800e3cc <SDMMC_CmdWriteMultiBlock>
 800af36:	62f8      	str	r0, [r7, #44]	; 0x2c
 800af38:	e009      	b.n	800af4e <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2290      	movs	r2, #144	; 0x90
 800af3e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af46:	4618      	mov	r0, r3
 800af48:	f003 fa1e 	bl	800e388 <SDMMC_CmdWriteSingleBlock>
 800af4c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800af4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af50:	2b00      	cmp	r3, #0
 800af52:	d012      	beq.n	800af7a <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a2f      	ldr	r2, [pc, #188]	; (800b018 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800af5a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af62:	431a      	orrs	r2, r3
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2201      	movs	r2, #1
 800af6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2200      	movs	r2, #0
 800af74:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800af76:	2301      	movs	r3, #1
 800af78:	e045      	b.n	800b006 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800af7a:	4b28      	ldr	r3, [pc, #160]	; (800b01c <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800af7c:	2201      	movs	r2, #1
 800af7e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800af84:	68b9      	ldr	r1, [r7, #8]
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	3380      	adds	r3, #128	; 0x80
 800af8c:	461a      	mov	r2, r3
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	025b      	lsls	r3, r3, #9
 800af92:	089b      	lsrs	r3, r3, #2
 800af94:	f7fd fab4 	bl	8008500 <HAL_DMA_Start_IT>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d01a      	beq.n	800afd4 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f022 021a 	bic.w	r2, r2, #26
 800afac:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a19      	ldr	r2, [pc, #100]	; (800b018 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800afb4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	2201      	movs	r2, #1
 800afc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	2200      	movs	r2, #0
 800afce:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	e018      	b.n	800b006 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800afd4:	f04f 33ff 	mov.w	r3, #4294967295
 800afd8:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	025b      	lsls	r3, r3, #9
 800afde:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800afe0:	2390      	movs	r3, #144	; 0x90
 800afe2:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800afe4:	2300      	movs	r3, #0
 800afe6:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800afe8:	2300      	movs	r3, #0
 800afea:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800afec:	2301      	movs	r3, #1
 800afee:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f107 0210 	add.w	r2, r7, #16
 800aff8:	4611      	mov	r1, r2
 800affa:	4618      	mov	r0, r3
 800affc:	f003 f932 	bl	800e264 <SDIO_ConfigData>

      return HAL_OK;
 800b000:	2300      	movs	r3, #0
 800b002:	e000      	b.n	800b006 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800b004:	2302      	movs	r3, #2
  }
}
 800b006:	4618      	mov	r0, r3
 800b008:	3730      	adds	r7, #48	; 0x30
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}
 800b00e:	bf00      	nop
 800b010:	0800b7f9 	.word	0x0800b7f9
 800b014:	0800b895 	.word	0x0800b895
 800b018:	004005ff 	.word	0x004005ff
 800b01c:	4225858c 	.word	0x4225858c

0800b020 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b02c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b034:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d008      	beq.n	800b04e <HAL_SD_IRQHandler+0x2e>
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f003 0308 	and.w	r3, r3, #8
 800b042:	2b00      	cmp	r3, #0
 800b044:	d003      	beq.n	800b04e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f000 ffc8 	bl	800bfdc <SD_Read_IT>
 800b04c:	e155      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 808f 	beq.w	800b17c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b066:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	6812      	ldr	r2, [r2, #0]
 800b072:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800b076:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800b07a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f022 0201 	bic.w	r2, r2, #1
 800b08a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	f003 0308 	and.w	r3, r3, #8
 800b092:	2b00      	cmp	r3, #0
 800b094:	d039      	beq.n	800b10a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f003 0302 	and.w	r3, r3, #2
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d104      	bne.n	800b0aa <HAL_SD_IRQHandler+0x8a>
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f003 0320 	and.w	r3, r3, #32
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d011      	beq.n	800b0ce <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f003 f9ae 	bl	800e410 <SDMMC_CmdStopTransfer>
 800b0b4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d008      	beq.n	800b0ce <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	431a      	orrs	r2, r3
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f000 f91f 	bl	800b30c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f240 523a 	movw	r2, #1338	; 0x53a
 800b0d6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	f003 0301 	and.w	r3, r3, #1
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d104      	bne.n	800b0fa <HAL_SD_IRQHandler+0xda>
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f003 0302 	and.w	r3, r3, #2
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d003      	beq.n	800b102 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f003 fe04 	bl	800ed08 <HAL_SD_RxCpltCallback>
 800b100:	e0fb      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f003 fdf6 	bl	800ecf4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b108:	e0f7      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b110:	2b00      	cmp	r3, #0
 800b112:	f000 80f2 	beq.w	800b2fa <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	f003 0320 	and.w	r3, r3, #32
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d011      	beq.n	800b144 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	4618      	mov	r0, r3
 800b126:	f003 f973 	bl	800e410 <SDMMC_CmdStopTransfer>
 800b12a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d008      	beq.n	800b144 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	431a      	orrs	r2, r3
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 f8e4 	bl	800b30c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f003 0301 	and.w	r3, r3, #1
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f040 80d5 	bne.w	800b2fa <HAL_SD_IRQHandler+0x2da>
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f003 0302 	and.w	r3, r3, #2
 800b156:	2b00      	cmp	r3, #0
 800b158:	f040 80cf 	bne.w	800b2fa <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f022 0208 	bic.w	r2, r2, #8
 800b16a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2201      	movs	r2, #1
 800b170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f003 fdbd 	bl	800ecf4 <HAL_SD_TxCpltCallback>
}
 800b17a:	e0be      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b182:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b186:	2b00      	cmp	r3, #0
 800b188:	d008      	beq.n	800b19c <HAL_SD_IRQHandler+0x17c>
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	f003 0308 	and.w	r3, r3, #8
 800b190:	2b00      	cmp	r3, #0
 800b192:	d003      	beq.n	800b19c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f000 ff72 	bl	800c07e <SD_Write_IT>
 800b19a:	e0ae      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1a2:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	f000 80a7 	beq.w	800b2fa <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1b2:	f003 0302 	and.w	r3, r3, #2
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d005      	beq.n	800b1c6 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1be:	f043 0202 	orr.w	r2, r3, #2
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1cc:	f003 0308 	and.w	r3, r3, #8
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d005      	beq.n	800b1e0 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d8:	f043 0208 	orr.w	r2, r3, #8
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1e6:	f003 0320 	and.w	r3, r3, #32
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d005      	beq.n	800b1fa <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f2:	f043 0220 	orr.w	r2, r3, #32
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b200:	f003 0310 	and.w	r3, r3, #16
 800b204:	2b00      	cmp	r3, #0
 800b206:	d005      	beq.n	800b214 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b20c:	f043 0210 	orr.w	r2, r3, #16
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f240 523a 	movw	r2, #1338	; 0x53a
 800b21c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b22c:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	4618      	mov	r0, r3
 800b234:	f003 f8ec 	bl	800e410 <SDMMC_CmdStopTransfer>
 800b238:	4602      	mov	r2, r0
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b23e:	431a      	orrs	r2, r3
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	f003 0308 	and.w	r3, r3, #8
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d00a      	beq.n	800b264 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2201      	movs	r2, #1
 800b252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2200      	movs	r2, #0
 800b25a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f000 f855 	bl	800b30c <HAL_SD_ErrorCallback>
}
 800b262:	e04a      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d045      	beq.n	800b2fa <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f003 0310 	and.w	r3, r3, #16
 800b274:	2b00      	cmp	r3, #0
 800b276:	d104      	bne.n	800b282 <HAL_SD_IRQHandler+0x262>
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	f003 0320 	and.w	r3, r3, #32
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d011      	beq.n	800b2a6 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b286:	4a1f      	ldr	r2, [pc, #124]	; (800b304 <HAL_SD_IRQHandler+0x2e4>)
 800b288:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b28e:	4618      	mov	r0, r3
 800b290:	f7fd f98e 	bl	80085b0 <HAL_DMA_Abort_IT>
 800b294:	4603      	mov	r3, r0
 800b296:	2b00      	cmp	r3, #0
 800b298:	d02f      	beq.n	800b2fa <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f000 fb4a 	bl	800b938 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b2a4:	e029      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f003 0301 	and.w	r3, r3, #1
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d104      	bne.n	800b2ba <HAL_SD_IRQHandler+0x29a>
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	f003 0302 	and.w	r3, r3, #2
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d011      	beq.n	800b2de <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2be:	4a12      	ldr	r2, [pc, #72]	; (800b308 <HAL_SD_IRQHandler+0x2e8>)
 800b2c0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fd f972 	bl	80085b0 <HAL_DMA_Abort_IT>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d013      	beq.n	800b2fa <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f000 fb65 	bl	800b9a6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b2dc:	e00d      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f003 fcf4 	bl	800ece0 <HAL_SD_AbortCallback>
}
 800b2f8:	e7ff      	b.n	800b2fa <HAL_SD_IRQHandler+0x2da>
 800b2fa:	bf00      	nop
 800b2fc:	3710      	adds	r7, #16
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	0800b939 	.word	0x0800b939
 800b308:	0800b9a7 	.word	0x0800b9a7

0800b30c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b083      	sub	sp, #12
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b314:	bf00      	nop
 800b316:	370c      	adds	r7, #12
 800b318:	46bd      	mov	sp, r7
 800b31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31e:	4770      	bx	lr

0800b320 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b320:	b480      	push	{r7}
 800b322:	b083      	sub	sp, #12
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b32e:	0f9b      	lsrs	r3, r3, #30
 800b330:	b2da      	uxtb	r2, r3
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b33a:	0e9b      	lsrs	r3, r3, #26
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	f003 030f 	and.w	r3, r3, #15
 800b342:	b2da      	uxtb	r2, r3
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b34c:	0e1b      	lsrs	r3, r3, #24
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	f003 0303 	and.w	r3, r3, #3
 800b354:	b2da      	uxtb	r2, r3
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b35e:	0c1b      	lsrs	r3, r3, #16
 800b360:	b2da      	uxtb	r2, r3
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b36a:	0a1b      	lsrs	r3, r3, #8
 800b36c:	b2da      	uxtb	r2, r3
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b376:	b2da      	uxtb	r2, r3
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b380:	0d1b      	lsrs	r3, r3, #20
 800b382:	b29a      	uxth	r2, r3
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b38c:	0c1b      	lsrs	r3, r3, #16
 800b38e:	b2db      	uxtb	r3, r3
 800b390:	f003 030f 	and.w	r3, r3, #15
 800b394:	b2da      	uxtb	r2, r3
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b39e:	0bdb      	lsrs	r3, r3, #15
 800b3a0:	b2db      	uxtb	r3, r3
 800b3a2:	f003 0301 	and.w	r3, r3, #1
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3b0:	0b9b      	lsrs	r3, r3, #14
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	f003 0301 	and.w	r3, r3, #1
 800b3b8:	b2da      	uxtb	r2, r3
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3c2:	0b5b      	lsrs	r3, r3, #13
 800b3c4:	b2db      	uxtb	r3, r3
 800b3c6:	f003 0301 	and.w	r3, r3, #1
 800b3ca:	b2da      	uxtb	r2, r3
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3d4:	0b1b      	lsrs	r3, r3, #12
 800b3d6:	b2db      	uxtb	r3, r3
 800b3d8:	f003 0301 	and.w	r3, r3, #1
 800b3dc:	b2da      	uxtb	r2, r3
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d163      	bne.n	800b4b8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3f4:	009a      	lsls	r2, r3, #2
 800b3f6:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b3fa:	4013      	ands	r3, r2
 800b3fc:	687a      	ldr	r2, [r7, #4]
 800b3fe:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b400:	0f92      	lsrs	r2, r2, #30
 800b402:	431a      	orrs	r2, r3
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b40c:	0edb      	lsrs	r3, r3, #27
 800b40e:	b2db      	uxtb	r3, r3
 800b410:	f003 0307 	and.w	r3, r3, #7
 800b414:	b2da      	uxtb	r2, r3
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b41e:	0e1b      	lsrs	r3, r3, #24
 800b420:	b2db      	uxtb	r3, r3
 800b422:	f003 0307 	and.w	r3, r3, #7
 800b426:	b2da      	uxtb	r2, r3
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b430:	0d5b      	lsrs	r3, r3, #21
 800b432:	b2db      	uxtb	r3, r3
 800b434:	f003 0307 	and.w	r3, r3, #7
 800b438:	b2da      	uxtb	r2, r3
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b442:	0c9b      	lsrs	r3, r3, #18
 800b444:	b2db      	uxtb	r3, r3
 800b446:	f003 0307 	and.w	r3, r3, #7
 800b44a:	b2da      	uxtb	r2, r3
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b454:	0bdb      	lsrs	r3, r3, #15
 800b456:	b2db      	uxtb	r3, r3
 800b458:	f003 0307 	and.w	r3, r3, #7
 800b45c:	b2da      	uxtb	r2, r3
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	691b      	ldr	r3, [r3, #16]
 800b466:	1c5a      	adds	r2, r3, #1
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	7e1b      	ldrb	r3, [r3, #24]
 800b470:	b2db      	uxtb	r3, r3
 800b472:	f003 0307 	and.w	r3, r3, #7
 800b476:	3302      	adds	r3, #2
 800b478:	2201      	movs	r2, #1
 800b47a:	fa02 f303 	lsl.w	r3, r2, r3
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b482:	fb02 f203 	mul.w	r2, r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	7a1b      	ldrb	r3, [r3, #8]
 800b48e:	b2db      	uxtb	r3, r3
 800b490:	f003 030f 	and.w	r3, r3, #15
 800b494:	2201      	movs	r2, #1
 800b496:	409a      	lsls	r2, r3
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b4a4:	0a52      	lsrs	r2, r2, #9
 800b4a6:	fb02 f203 	mul.w	r2, r2, r3
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b4b4:	661a      	str	r2, [r3, #96]	; 0x60
 800b4b6:	e031      	b.n	800b51c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d11d      	bne.n	800b4fc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b4c4:	041b      	lsls	r3, r3, #16
 800b4c6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4ce:	0c1b      	lsrs	r3, r3, #16
 800b4d0:	431a      	orrs	r2, r3
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	691b      	ldr	r3, [r3, #16]
 800b4da:	3301      	adds	r3, #1
 800b4dc:	029a      	lsls	r2, r3, #10
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b4f0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	661a      	str	r2, [r3, #96]	; 0x60
 800b4fa:	e00f      	b.n	800b51c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	4a58      	ldr	r2, [pc, #352]	; (800b664 <HAL_SD_GetCardCSD+0x344>)
 800b502:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b508:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2201      	movs	r2, #1
 800b514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b518:	2301      	movs	r3, #1
 800b51a:	e09d      	b.n	800b658 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b520:	0b9b      	lsrs	r3, r3, #14
 800b522:	b2db      	uxtb	r3, r3
 800b524:	f003 0301 	and.w	r3, r3, #1
 800b528:	b2da      	uxtb	r2, r3
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b532:	09db      	lsrs	r3, r3, #7
 800b534:	b2db      	uxtb	r3, r3
 800b536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b53a:	b2da      	uxtb	r2, r3
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b544:	b2db      	uxtb	r3, r3
 800b546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b54a:	b2da      	uxtb	r2, r3
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b554:	0fdb      	lsrs	r3, r3, #31
 800b556:	b2da      	uxtb	r2, r3
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b560:	0f5b      	lsrs	r3, r3, #29
 800b562:	b2db      	uxtb	r3, r3
 800b564:	f003 0303 	and.w	r3, r3, #3
 800b568:	b2da      	uxtb	r2, r3
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b572:	0e9b      	lsrs	r3, r3, #26
 800b574:	b2db      	uxtb	r3, r3
 800b576:	f003 0307 	and.w	r3, r3, #7
 800b57a:	b2da      	uxtb	r2, r3
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b584:	0d9b      	lsrs	r3, r3, #22
 800b586:	b2db      	uxtb	r3, r3
 800b588:	f003 030f 	and.w	r3, r3, #15
 800b58c:	b2da      	uxtb	r2, r3
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b596:	0d5b      	lsrs	r3, r3, #21
 800b598:	b2db      	uxtb	r3, r3
 800b59a:	f003 0301 	and.w	r3, r3, #1
 800b59e:	b2da      	uxtb	r2, r3
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5b2:	0c1b      	lsrs	r3, r3, #16
 800b5b4:	b2db      	uxtb	r3, r3
 800b5b6:	f003 0301 	and.w	r3, r3, #1
 800b5ba:	b2da      	uxtb	r2, r3
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5c6:	0bdb      	lsrs	r3, r3, #15
 800b5c8:	b2db      	uxtb	r3, r3
 800b5ca:	f003 0301 	and.w	r3, r3, #1
 800b5ce:	b2da      	uxtb	r2, r3
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5da:	0b9b      	lsrs	r3, r3, #14
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	f003 0301 	and.w	r3, r3, #1
 800b5e2:	b2da      	uxtb	r2, r3
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5ee:	0b5b      	lsrs	r3, r3, #13
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	f003 0301 	and.w	r3, r3, #1
 800b5f6:	b2da      	uxtb	r2, r3
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b602:	0b1b      	lsrs	r3, r3, #12
 800b604:	b2db      	uxtb	r3, r3
 800b606:	f003 0301 	and.w	r3, r3, #1
 800b60a:	b2da      	uxtb	r2, r3
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b616:	0a9b      	lsrs	r3, r3, #10
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	f003 0303 	and.w	r3, r3, #3
 800b61e:	b2da      	uxtb	r2, r3
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b62a:	0a1b      	lsrs	r3, r3, #8
 800b62c:	b2db      	uxtb	r3, r3
 800b62e:	f003 0303 	and.w	r3, r3, #3
 800b632:	b2da      	uxtb	r2, r3
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b63e:	085b      	lsrs	r3, r3, #1
 800b640:	b2db      	uxtb	r3, r3
 800b642:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b646:	b2da      	uxtb	r2, r3
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	2201      	movs	r2, #1
 800b652:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800b656:	2300      	movs	r3, #0
}
 800b658:	4618      	mov	r0, r3
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr
 800b664:	004005ff 	.word	0x004005ff

0800b668 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b6b2:	2300      	movs	r3, #0
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	370c      	adds	r7, #12
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr

0800b6c0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b6c0:	b5b0      	push	{r4, r5, r7, lr}
 800b6c2:	b08e      	sub	sp, #56	; 0x38
 800b6c4:	af04      	add	r7, sp, #16
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2203      	movs	r2, #3
 800b6ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6d6:	2b03      	cmp	r3, #3
 800b6d8:	d02e      	beq.n	800b738 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6e0:	d106      	bne.n	800b6f0 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6e6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	639a      	str	r2, [r3, #56]	; 0x38
 800b6ee:	e029      	b.n	800b744 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b6f6:	d10a      	bne.n	800b70e <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 fb0f 	bl	800bd1c <SD_WideBus_Enable>
 800b6fe:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b706:	431a      	orrs	r2, r3
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	639a      	str	r2, [r3, #56]	; 0x38
 800b70c:	e01a      	b.n	800b744 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d10a      	bne.n	800b72a <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 fb4c 	bl	800bdb2 <SD_WideBus_Disable>
 800b71a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b722:	431a      	orrs	r2, r3
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	639a      	str	r2, [r3, #56]	; 0x38
 800b728:	e00c      	b.n	800b744 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b72e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	639a      	str	r2, [r3, #56]	; 0x38
 800b736:	e005      	b.n	800b744 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d009      	beq.n	800b760 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a18      	ldr	r2, [pc, #96]	; (800b7b4 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800b752:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2201      	movs	r2, #1
 800b758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b75c:	2301      	movs	r3, #1
 800b75e:	e024      	b.n	800b7aa <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	685b      	ldr	r3, [r3, #4]
 800b764:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	68db      	ldr	r3, [r3, #12]
 800b770:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	695b      	ldr	r3, [r3, #20]
 800b77a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	699b      	ldr	r3, [r3, #24]
 800b780:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681d      	ldr	r5, [r3, #0]
 800b786:	466c      	mov	r4, sp
 800b788:	f107 0318 	add.w	r3, r7, #24
 800b78c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b790:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b794:	f107 030c 	add.w	r3, r7, #12
 800b798:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b79a:	4628      	mov	r0, r5
 800b79c:	f002 fcb2 	bl	800e104 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2201      	movs	r2, #1
 800b7a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b7a8:	2300      	movs	r3, #0
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	3728      	adds	r7, #40	; 0x28
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bdb0      	pop	{r4, r5, r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	004005ff 	.word	0x004005ff

0800b7b8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b086      	sub	sp, #24
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b7c4:	f107 030c 	add.w	r3, r7, #12
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f000 fa7e 	bl	800bccc <SD_SendStatus>
 800b7d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d005      	beq.n	800b7e4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7dc:	697b      	ldr	r3, [r7, #20]
 800b7de:	431a      	orrs	r2, r3
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	0a5b      	lsrs	r3, r3, #9
 800b7e8:	f003 030f 	and.w	r3, r3, #15
 800b7ec:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b7ee:	693b      	ldr	r3, [r7, #16]
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3718      	adds	r7, #24
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b7f8:	b480      	push	{r7}
 800b7fa:	b085      	sub	sp, #20
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b804:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b814:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800b816:	bf00      	nop
 800b818:	3714      	adds	r7, #20
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr

0800b822 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b084      	sub	sp, #16
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b82e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b834:	2b82      	cmp	r3, #130	; 0x82
 800b836:	d111      	bne.n	800b85c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4618      	mov	r0, r3
 800b83e:	f002 fde7 	bl	800e410 <SDMMC_CmdStopTransfer>
 800b842:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b844:	68bb      	ldr	r3, [r7, #8]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d008      	beq.n	800b85c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	431a      	orrs	r2, r3
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800b856:	68f8      	ldr	r0, [r7, #12]
 800b858:	f7ff fd58 	bl	800b30c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f022 0208 	bic.w	r2, r2, #8
 800b86a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f240 523a 	movw	r2, #1338	; 0x53a
 800b874:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	2201      	movs	r2, #1
 800b87a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	2200      	movs	r2, #0
 800b882:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800b884:	68f8      	ldr	r0, [r7, #12]
 800b886:	f003 fa3f 	bl	800ed08 <HAL_SD_RxCpltCallback>
#endif
}
 800b88a:	bf00      	nop
 800b88c:	3710      	adds	r7, #16
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
	...

0800b894 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b086      	sub	sp, #24
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8a0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f7fd f830 	bl	8008908 <HAL_DMA_GetError>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	2b02      	cmp	r3, #2
 800b8ac:	d03e      	beq.n	800b92c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800b8ae:	697b      	ldr	r3, [r7, #20]
 800b8b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8b4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8bc:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	2b01      	cmp	r3, #1
 800b8c2:	d002      	beq.n	800b8ca <SD_DMAError+0x36>
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2b01      	cmp	r3, #1
 800b8c8:	d12d      	bne.n	800b926 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4a19      	ldr	r2, [pc, #100]	; (800b934 <SD_DMAError+0xa0>)
 800b8d0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b8e0:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b8e2:	697b      	ldr	r3, [r7, #20]
 800b8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8e6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800b8ee:	6978      	ldr	r0, [r7, #20]
 800b8f0:	f7ff ff62 	bl	800b7b8 <HAL_SD_GetCardState>
 800b8f4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	2b06      	cmp	r3, #6
 800b8fa:	d002      	beq.n	800b902 <SD_DMAError+0x6e>
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	2b05      	cmp	r3, #5
 800b900:	d10a      	bne.n	800b918 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	4618      	mov	r0, r3
 800b908:	f002 fd82 	bl	800e410 <SDMMC_CmdStopTransfer>
 800b90c:	4602      	mov	r2, r0
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b912:	431a      	orrs	r2, r3
 800b914:	697b      	ldr	r3, [r7, #20]
 800b916:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	2201      	movs	r2, #1
 800b91c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	2200      	movs	r2, #0
 800b924:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800b926:	6978      	ldr	r0, [r7, #20]
 800b928:	f7ff fcf0 	bl	800b30c <HAL_SD_ErrorCallback>
#endif
  }
}
 800b92c:	bf00      	nop
 800b92e:	3718      	adds	r7, #24
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}
 800b934:	004005ff 	.word	0x004005ff

0800b938 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b944:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f240 523a 	movw	r2, #1338	; 0x53a
 800b94e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b950:	68f8      	ldr	r0, [r7, #12]
 800b952:	f7ff ff31 	bl	800b7b8 <HAL_SD_GetCardState>
 800b956:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	2201      	movs	r2, #1
 800b95c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	2200      	movs	r2, #0
 800b964:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	2b06      	cmp	r3, #6
 800b96a:	d002      	beq.n	800b972 <SD_DMATxAbort+0x3a>
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	2b05      	cmp	r3, #5
 800b970:	d10a      	bne.n	800b988 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4618      	mov	r0, r3
 800b978:	f002 fd4a 	bl	800e410 <SDMMC_CmdStopTransfer>
 800b97c:	4602      	mov	r2, r0
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b982:	431a      	orrs	r2, r3
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d103      	bne.n	800b998 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b990:	68f8      	ldr	r0, [r7, #12]
 800b992:	f003 f9a5 	bl	800ece0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b996:	e002      	b.n	800b99e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b998:	68f8      	ldr	r0, [r7, #12]
 800b99a:	f7ff fcb7 	bl	800b30c <HAL_SD_ErrorCallback>
}
 800b99e:	bf00      	nop
 800b9a0:	3710      	adds	r7, #16
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}

0800b9a6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800b9a6:	b580      	push	{r7, lr}
 800b9a8:	b084      	sub	sp, #16
 800b9aa:	af00      	add	r7, sp, #0
 800b9ac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9b2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f240 523a 	movw	r2, #1338	; 0x53a
 800b9bc:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b9be:	68f8      	ldr	r0, [r7, #12]
 800b9c0:	f7ff fefa 	bl	800b7b8 <HAL_SD_GetCardState>
 800b9c4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	2b06      	cmp	r3, #6
 800b9d8:	d002      	beq.n	800b9e0 <SD_DMARxAbort+0x3a>
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	2b05      	cmp	r3, #5
 800b9de:	d10a      	bne.n	800b9f6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f002 fd13 	bl	800e410 <SDMMC_CmdStopTransfer>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9f0:	431a      	orrs	r2, r3
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d103      	bne.n	800ba06 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b9fe:	68f8      	ldr	r0, [r7, #12]
 800ba00:	f003 f96e 	bl	800ece0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800ba04:	e002      	b.n	800ba0c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800ba06:	68f8      	ldr	r0, [r7, #12]
 800ba08:	f7ff fc80 	bl	800b30c <HAL_SD_ErrorCallback>
}
 800ba0c:	bf00      	nop
 800ba0e:	3710      	adds	r7, #16
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}

0800ba14 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ba14:	b5b0      	push	{r4, r5, r7, lr}
 800ba16:	b094      	sub	sp, #80	; 0x50
 800ba18:	af04      	add	r7, sp, #16
 800ba1a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	4618      	mov	r0, r3
 800ba26:	f002 fbc5 	bl	800e1b4 <SDIO_GetPowerState>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d102      	bne.n	800ba36 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ba30:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800ba34:	e0b7      	b.n	800bba6 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba3a:	2b03      	cmp	r3, #3
 800ba3c:	d02f      	beq.n	800ba9e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4618      	mov	r0, r3
 800ba44:	f002 fdee 	bl	800e624 <SDMMC_CmdSendCID>
 800ba48:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d001      	beq.n	800ba54 <SD_InitCard+0x40>
    {
      return errorstate;
 800ba50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba52:	e0a8      	b.n	800bba6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	2100      	movs	r1, #0
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f002 fbef 	bl	800e23e <SDIO_GetResponse>
 800ba60:	4602      	mov	r2, r0
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	2104      	movs	r1, #4
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f002 fbe6 	bl	800e23e <SDIO_GetResponse>
 800ba72:	4602      	mov	r2, r0
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	2108      	movs	r1, #8
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f002 fbdd 	bl	800e23e <SDIO_GetResponse>
 800ba84:	4602      	mov	r2, r0
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	210c      	movs	r1, #12
 800ba90:	4618      	mov	r0, r3
 800ba92:	f002 fbd4 	bl	800e23e <SDIO_GetResponse>
 800ba96:	4602      	mov	r2, r0
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800baa2:	2b03      	cmp	r3, #3
 800baa4:	d00d      	beq.n	800bac2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f107 020e 	add.w	r2, r7, #14
 800baae:	4611      	mov	r1, r2
 800bab0:	4618      	mov	r0, r3
 800bab2:	f002 fdf4 	bl	800e69e <SDMMC_CmdSetRelAdd>
 800bab6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bab8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baba:	2b00      	cmp	r3, #0
 800babc:	d001      	beq.n	800bac2 <SD_InitCard+0xae>
    {
      return errorstate;
 800babe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bac0:	e071      	b.n	800bba6 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bac6:	2b03      	cmp	r3, #3
 800bac8:	d036      	beq.n	800bb38 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800baca:	89fb      	ldrh	r3, [r7, #14]
 800bacc:	461a      	mov	r2, r3
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bada:	041b      	lsls	r3, r3, #16
 800badc:	4619      	mov	r1, r3
 800bade:	4610      	mov	r0, r2
 800bae0:	f002 fdbe 	bl	800e660 <SDMMC_CmdSendCSD>
 800bae4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bae6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d001      	beq.n	800baf0 <SD_InitCard+0xdc>
    {
      return errorstate;
 800baec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baee:	e05a      	b.n	800bba6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	2100      	movs	r1, #0
 800baf6:	4618      	mov	r0, r3
 800baf8:	f002 fba1 	bl	800e23e <SDIO_GetResponse>
 800bafc:	4602      	mov	r2, r0
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2104      	movs	r1, #4
 800bb08:	4618      	mov	r0, r3
 800bb0a:	f002 fb98 	bl	800e23e <SDIO_GetResponse>
 800bb0e:	4602      	mov	r2, r0
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	2108      	movs	r1, #8
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f002 fb8f 	bl	800e23e <SDIO_GetResponse>
 800bb20:	4602      	mov	r2, r0
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	210c      	movs	r1, #12
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f002 fb86 	bl	800e23e <SDIO_GetResponse>
 800bb32:	4602      	mov	r2, r0
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2104      	movs	r1, #4
 800bb3e:	4618      	mov	r0, r3
 800bb40:	f002 fb7d 	bl	800e23e <SDIO_GetResponse>
 800bb44:	4603      	mov	r3, r0
 800bb46:	0d1a      	lsrs	r2, r3, #20
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bb4c:	f107 0310 	add.w	r3, r7, #16
 800bb50:	4619      	mov	r1, r3
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	f7ff fbe4 	bl	800b320 <HAL_SD_GetCardCSD>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d002      	beq.n	800bb64 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb5e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb62:	e020      	b.n	800bba6 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6819      	ldr	r1, [r3, #0]
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb6c:	041b      	lsls	r3, r3, #16
 800bb6e:	f04f 0400 	mov.w	r4, #0
 800bb72:	461a      	mov	r2, r3
 800bb74:	4623      	mov	r3, r4
 800bb76:	4608      	mov	r0, r1
 800bb78:	f002 fc6c 	bl	800e454 <SDMMC_CmdSelDesel>
 800bb7c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d001      	beq.n	800bb88 <SD_InitCard+0x174>
  {
    return errorstate;
 800bb84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb86:	e00e      	b.n	800bba6 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681d      	ldr	r5, [r3, #0]
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	466c      	mov	r4, sp
 800bb90:	f103 0210 	add.w	r2, r3, #16
 800bb94:	ca07      	ldmia	r2, {r0, r1, r2}
 800bb96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bb9a:	3304      	adds	r3, #4
 800bb9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb9e:	4628      	mov	r0, r5
 800bba0:	f002 fab0 	bl	800e104 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bba4:	2300      	movs	r3, #0
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	3740      	adds	r7, #64	; 0x40
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bbb0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b086      	sub	sp, #24
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	617b      	str	r3, [r7, #20]
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f002 fc66 	bl	800e49a <SDMMC_CmdGoIdleState>
 800bbce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d001      	beq.n	800bbda <SD_PowerON+0x2a>
  {
    return errorstate;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	e072      	b.n	800bcc0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f002 fc79 	bl	800e4d6 <SDMMC_CmdOperCond>
 800bbe4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d00d      	beq.n	800bc08 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f002 fc4f 	bl	800e49a <SDMMC_CmdGoIdleState>
 800bbfc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d004      	beq.n	800bc0e <SD_PowerON+0x5e>
    {
      return errorstate;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	e05b      	b.n	800bcc0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc12:	2b01      	cmp	r3, #1
 800bc14:	d137      	bne.n	800bc86 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	2100      	movs	r1, #0
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f002 fc79 	bl	800e514 <SDMMC_CmdAppCommand>
 800bc22:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d02d      	beq.n	800bc86 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bc2e:	e047      	b.n	800bcc0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	2100      	movs	r1, #0
 800bc36:	4618      	mov	r0, r3
 800bc38:	f002 fc6c 	bl	800e514 <SDMMC_CmdAppCommand>
 800bc3c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d001      	beq.n	800bc48 <SD_PowerON+0x98>
    {
      return errorstate;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	e03b      	b.n	800bcc0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	491e      	ldr	r1, [pc, #120]	; (800bcc8 <SD_PowerON+0x118>)
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f002 fc82 	bl	800e558 <SDMMC_CmdAppOperCommand>
 800bc54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d002      	beq.n	800bc62 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bc60:	e02e      	b.n	800bcc0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	2100      	movs	r1, #0
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f002 fae8 	bl	800e23e <SDIO_GetResponse>
 800bc6e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800bc70:	697b      	ldr	r3, [r7, #20]
 800bc72:	0fdb      	lsrs	r3, r3, #31
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	d101      	bne.n	800bc7c <SD_PowerON+0xcc>
 800bc78:	2301      	movs	r3, #1
 800bc7a:	e000      	b.n	800bc7e <SD_PowerON+0xce>
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	613b      	str	r3, [r7, #16]

    count++;
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	3301      	adds	r3, #1
 800bc84:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d802      	bhi.n	800bc96 <SD_PowerON+0xe6>
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d0cc      	beq.n	800bc30 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d902      	bls.n	800bca6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800bca0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bca4:	e00c      	b.n	800bcc0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d003      	beq.n	800bcb8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	645a      	str	r2, [r3, #68]	; 0x44
 800bcb6:	e002      	b.n	800bcbe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800bcbe:	2300      	movs	r3, #0
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3718      	adds	r7, #24
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}
 800bcc8:	c1100000 	.word	0xc1100000

0800bccc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b084      	sub	sp, #16
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d102      	bne.n	800bce2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800bcdc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bce0:	e018      	b.n	800bd14 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681a      	ldr	r2, [r3, #0]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcea:	041b      	lsls	r3, r3, #16
 800bcec:	4619      	mov	r1, r3
 800bcee:	4610      	mov	r0, r2
 800bcf0:	f002 fcf6 	bl	800e6e0 <SDMMC_CmdSendStatus>
 800bcf4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d001      	beq.n	800bd00 <SD_SendStatus+0x34>
  {
    return errorstate;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	e009      	b.n	800bd14 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2100      	movs	r1, #0
 800bd06:	4618      	mov	r0, r3
 800bd08:	f002 fa99 	bl	800e23e <SDIO_GetResponse>
 800bd0c:	4602      	mov	r2, r0
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800bd12:	2300      	movs	r3, #0
}
 800bd14:	4618      	mov	r0, r3
 800bd16:	3710      	adds	r7, #16
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bd80      	pop	{r7, pc}

0800bd1c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b086      	sub	sp, #24
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bd24:	2300      	movs	r3, #0
 800bd26:	60fb      	str	r3, [r7, #12]
 800bd28:	2300      	movs	r3, #0
 800bd2a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	2100      	movs	r1, #0
 800bd32:	4618      	mov	r0, r3
 800bd34:	f002 fa83 	bl	800e23e <SDIO_GetResponse>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bd42:	d102      	bne.n	800bd4a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bd44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bd48:	e02f      	b.n	800bdaa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bd4a:	f107 030c 	add.w	r3, r7, #12
 800bd4e:	4619      	mov	r1, r3
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f000 f879 	bl	800be48 <SD_FindSCR>
 800bd56:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d001      	beq.n	800bd62 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	e023      	b.n	800bdaa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d01c      	beq.n	800bda6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681a      	ldr	r2, [r3, #0]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd74:	041b      	lsls	r3, r3, #16
 800bd76:	4619      	mov	r1, r3
 800bd78:	4610      	mov	r0, r2
 800bd7a:	f002 fbcb 	bl	800e514 <SDMMC_CmdAppCommand>
 800bd7e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d001      	beq.n	800bd8a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800bd86:	697b      	ldr	r3, [r7, #20]
 800bd88:	e00f      	b.n	800bdaa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	2102      	movs	r1, #2
 800bd90:	4618      	mov	r0, r3
 800bd92:	f002 fc04 	bl	800e59e <SDMMC_CmdBusWidth>
 800bd96:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d001      	beq.n	800bda2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	e003      	b.n	800bdaa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bda2:	2300      	movs	r3, #0
 800bda4:	e001      	b.n	800bdaa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bda6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3718      	adds	r7, #24
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}

0800bdb2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800bdb2:	b580      	push	{r7, lr}
 800bdb4:	b086      	sub	sp, #24
 800bdb6:	af00      	add	r7, sp, #0
 800bdb8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bdba:	2300      	movs	r3, #0
 800bdbc:	60fb      	str	r3, [r7, #12]
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2100      	movs	r1, #0
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f002 fa38 	bl	800e23e <SDIO_GetResponse>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bdd8:	d102      	bne.n	800bde0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bdda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bdde:	e02f      	b.n	800be40 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bde0:	f107 030c 	add.w	r3, r7, #12
 800bde4:	4619      	mov	r1, r3
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 f82e 	bl	800be48 <SD_FindSCR>
 800bdec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d001      	beq.n	800bdf8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	e023      	b.n	800be40 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d01c      	beq.n	800be3c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681a      	ldr	r2, [r3, #0]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be0a:	041b      	lsls	r3, r3, #16
 800be0c:	4619      	mov	r1, r3
 800be0e:	4610      	mov	r0, r2
 800be10:	f002 fb80 	bl	800e514 <SDMMC_CmdAppCommand>
 800be14:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d001      	beq.n	800be20 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	e00f      	b.n	800be40 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2100      	movs	r1, #0
 800be26:	4618      	mov	r0, r3
 800be28:	f002 fbb9 	bl	800e59e <SDMMC_CmdBusWidth>
 800be2c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d001      	beq.n	800be38 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	e003      	b.n	800be40 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800be38:	2300      	movs	r3, #0
 800be3a:	e001      	b.n	800be40 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800be3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800be40:	4618      	mov	r0, r3
 800be42:	3718      	adds	r7, #24
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800be48:	b590      	push	{r4, r7, lr}
 800be4a:	b08f      	sub	sp, #60	; 0x3c
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800be52:	f7fb fd63 	bl	800791c <HAL_GetTick>
 800be56:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800be58:	2300      	movs	r3, #0
 800be5a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800be5c:	2300      	movs	r3, #0
 800be5e:	60bb      	str	r3, [r7, #8]
 800be60:	2300      	movs	r3, #0
 800be62:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	2108      	movs	r1, #8
 800be6e:	4618      	mov	r0, r3
 800be70:	f002 fa24 	bl	800e2bc <SDMMC_CmdBlockLength>
 800be74:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800be76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d001      	beq.n	800be80 <SD_FindSCR+0x38>
  {
    return errorstate;
 800be7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7e:	e0a9      	b.n	800bfd4 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681a      	ldr	r2, [r3, #0]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be88:	041b      	lsls	r3, r3, #16
 800be8a:	4619      	mov	r1, r3
 800be8c:	4610      	mov	r0, r2
 800be8e:	f002 fb41 	bl	800e514 <SDMMC_CmdAppCommand>
 800be92:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800be94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be96:	2b00      	cmp	r3, #0
 800be98:	d001      	beq.n	800be9e <SD_FindSCR+0x56>
  {
    return errorstate;
 800be9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be9c:	e09a      	b.n	800bfd4 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800be9e:	f04f 33ff 	mov.w	r3, #4294967295
 800bea2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800bea4:	2308      	movs	r3, #8
 800bea6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800bea8:	2330      	movs	r3, #48	; 0x30
 800beaa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800beac:	2302      	movs	r3, #2
 800beae:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800beb4:	2301      	movs	r3, #1
 800beb6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f107 0210 	add.w	r2, r7, #16
 800bec0:	4611      	mov	r1, r2
 800bec2:	4618      	mov	r0, r3
 800bec4:	f002 f9ce 	bl	800e264 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	4618      	mov	r0, r3
 800bece:	f002 fb88 	bl	800e5e2 <SDMMC_CmdSendSCR>
 800bed2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d022      	beq.n	800bf20 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800beda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bedc:	e07a      	b.n	800bfd4 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bee4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d00e      	beq.n	800bf0a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	6819      	ldr	r1, [r3, #0]
 800bef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bef2:	009b      	lsls	r3, r3, #2
 800bef4:	f107 0208 	add.w	r2, r7, #8
 800bef8:	18d4      	adds	r4, r2, r3
 800befa:	4608      	mov	r0, r1
 800befc:	f002 f92d 	bl	800e15a <SDIO_ReadFIFO>
 800bf00:	4603      	mov	r3, r0
 800bf02:	6023      	str	r3, [r4, #0]
      index++;
 800bf04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf06:	3301      	adds	r3, #1
 800bf08:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bf0a:	f7fb fd07 	bl	800791c <HAL_GetTick>
 800bf0e:	4602      	mov	r2, r0
 800bf10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf12:	1ad3      	subs	r3, r2, r3
 800bf14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf18:	d102      	bne.n	800bf20 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800bf1a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bf1e:	e059      	b.n	800bfd4 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bf26:	f240 432a 	movw	r3, #1066	; 0x42a
 800bf2a:	4013      	ands	r3, r2
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d0d6      	beq.n	800bede <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf36:	f003 0308 	and.w	r3, r3, #8
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d005      	beq.n	800bf4a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	2208      	movs	r2, #8
 800bf44:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800bf46:	2308      	movs	r3, #8
 800bf48:	e044      	b.n	800bfd4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf50:	f003 0302 	and.w	r3, r3, #2
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d005      	beq.n	800bf64 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2202      	movs	r2, #2
 800bf5e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800bf60:	2302      	movs	r3, #2
 800bf62:	e037      	b.n	800bfd4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf6a:	f003 0320 	and.w	r3, r3, #32
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d005      	beq.n	800bf7e <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2220      	movs	r2, #32
 800bf78:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800bf7a:	2320      	movs	r3, #32
 800bf7c:	e02a      	b.n	800bfd4 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f240 523a 	movw	r2, #1338	; 0x53a
 800bf86:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	061a      	lsls	r2, r3, #24
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	021b      	lsls	r3, r3, #8
 800bf90:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bf94:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	0a1b      	lsrs	r3, r3, #8
 800bf9a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bf9e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	0e1b      	lsrs	r3, r3, #24
 800bfa4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bfa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa8:	601a      	str	r2, [r3, #0]
    scr++;
 800bfaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfac:	3304      	adds	r3, #4
 800bfae:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	061a      	lsls	r2, r3, #24
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	021b      	lsls	r3, r3, #8
 800bfb8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bfbc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	0a1b      	lsrs	r3, r3, #8
 800bfc2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bfc6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	0e1b      	lsrs	r3, r3, #24
 800bfcc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bfce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfd0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800bfd2:	2300      	movs	r3, #0
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	373c      	adds	r7, #60	; 0x3c
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd90      	pop	{r4, r7, pc}

0800bfdc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b086      	sub	sp, #24
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfe8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfee:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d03f      	beq.n	800c076 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800bff6:	2300      	movs	r3, #0
 800bff8:	617b      	str	r3, [r7, #20]
 800bffa:	e033      	b.n	800c064 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	4618      	mov	r0, r3
 800c002:	f002 f8aa 	bl	800e15a <SDIO_ReadFIFO>
 800c006:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	b2da      	uxtb	r2, r3
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	3301      	adds	r3, #1
 800c014:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	3b01      	subs	r3, #1
 800c01a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	0a1b      	lsrs	r3, r3, #8
 800c020:	b2da      	uxtb	r2, r3
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	3301      	adds	r3, #1
 800c02a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	3b01      	subs	r3, #1
 800c030:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	0c1b      	lsrs	r3, r3, #16
 800c036:	b2da      	uxtb	r2, r3
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	3301      	adds	r3, #1
 800c040:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c042:	693b      	ldr	r3, [r7, #16]
 800c044:	3b01      	subs	r3, #1
 800c046:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	0e1b      	lsrs	r3, r3, #24
 800c04c:	b2da      	uxtb	r2, r3
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	3301      	adds	r3, #1
 800c056:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	3b01      	subs	r3, #1
 800c05c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	3301      	adds	r3, #1
 800c062:	617b      	str	r3, [r7, #20]
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	2b07      	cmp	r3, #7
 800c068:	d9c8      	bls.n	800bffc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	68fa      	ldr	r2, [r7, #12]
 800c06e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	693a      	ldr	r2, [r7, #16]
 800c074:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800c076:	bf00      	nop
 800c078:	3718      	adds	r7, #24
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}

0800c07e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c07e:	b580      	push	{r7, lr}
 800c080:	b086      	sub	sp, #24
 800c082:	af00      	add	r7, sp, #0
 800c084:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6a1b      	ldr	r3, [r3, #32]
 800c08a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c090:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d043      	beq.n	800c120 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800c098:	2300      	movs	r3, #0
 800c09a:	617b      	str	r3, [r7, #20]
 800c09c:	e037      	b.n	800c10e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	781b      	ldrb	r3, [r3, #0]
 800c0a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	3301      	adds	r3, #1
 800c0a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c0aa:	693b      	ldr	r3, [r7, #16]
 800c0ac:	3b01      	subs	r3, #1
 800c0ae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	781b      	ldrb	r3, [r3, #0]
 800c0b4:	021a      	lsls	r2, r3, #8
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	4313      	orrs	r3, r2
 800c0ba:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	3301      	adds	r3, #1
 800c0c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c0c2:	693b      	ldr	r3, [r7, #16]
 800c0c4:	3b01      	subs	r3, #1
 800c0c6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	781b      	ldrb	r3, [r3, #0]
 800c0cc:	041a      	lsls	r2, r3, #16
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	3301      	adds	r3, #1
 800c0d8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c0da:	693b      	ldr	r3, [r7, #16]
 800c0dc:	3b01      	subs	r3, #1
 800c0de:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	781b      	ldrb	r3, [r3, #0]
 800c0e4:	061a      	lsls	r2, r3, #24
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	4313      	orrs	r3, r2
 800c0ea:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c0f2:	693b      	ldr	r3, [r7, #16]
 800c0f4:	3b01      	subs	r3, #1
 800c0f6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	f107 0208 	add.w	r2, r7, #8
 800c100:	4611      	mov	r1, r2
 800c102:	4618      	mov	r0, r3
 800c104:	f002 f836 	bl	800e174 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c108:	697b      	ldr	r3, [r7, #20]
 800c10a:	3301      	adds	r3, #1
 800c10c:	617b      	str	r3, [r7, #20]
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	2b07      	cmp	r3, #7
 800c112:	d9c4      	bls.n	800c09e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	68fa      	ldr	r2, [r7, #12]
 800c118:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	693a      	ldr	r2, [r7, #16]
 800c11e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c120:	bf00      	nop
 800c122:	3718      	adds	r7, #24
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b082      	sub	sp, #8
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d101      	bne.n	800c13a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c136:	2301      	movs	r3, #1
 800c138:	e056      	b.n	800c1e8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2200      	movs	r2, #0
 800c13e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c146:	b2db      	uxtb	r3, r3
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d106      	bne.n	800c15a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2200      	movs	r2, #0
 800c150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f7f9 fc91 	bl	8005a7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2202      	movs	r2, #2
 800c15e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	681a      	ldr	r2, [r3, #0]
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c170:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	685a      	ldr	r2, [r3, #4]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	689b      	ldr	r3, [r3, #8]
 800c17a:	431a      	orrs	r2, r3
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	68db      	ldr	r3, [r3, #12]
 800c180:	431a      	orrs	r2, r3
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	691b      	ldr	r3, [r3, #16]
 800c186:	431a      	orrs	r2, r3
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	695b      	ldr	r3, [r3, #20]
 800c18c:	431a      	orrs	r2, r3
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	699b      	ldr	r3, [r3, #24]
 800c192:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c196:	431a      	orrs	r2, r3
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	69db      	ldr	r3, [r3, #28]
 800c19c:	431a      	orrs	r2, r3
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6a1b      	ldr	r3, [r3, #32]
 800c1a2:	ea42 0103 	orr.w	r1, r2, r3
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	430a      	orrs	r2, r1
 800c1b0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	699b      	ldr	r3, [r3, #24]
 800c1b6:	0c1b      	lsrs	r3, r3, #16
 800c1b8:	f003 0104 	and.w	r1, r3, #4
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	430a      	orrs	r2, r1
 800c1c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	69da      	ldr	r2, [r3, #28]
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c1d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2200      	movs	r2, #0
 800c1dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2201      	movs	r2, #1
 800c1e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c1e6:	2300      	movs	r3, #0
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3708      	adds	r7, #8
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b088      	sub	sp, #32
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	60f8      	str	r0, [r7, #12]
 800c1f8:	60b9      	str	r1, [r7, #8]
 800c1fa:	603b      	str	r3, [r7, #0]
 800c1fc:	4613      	mov	r3, r2
 800c1fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c200:	2300      	movs	r3, #0
 800c202:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d101      	bne.n	800c212 <HAL_SPI_Transmit+0x22>
 800c20e:	2302      	movs	r3, #2
 800c210:	e11e      	b.n	800c450 <HAL_SPI_Transmit+0x260>
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2201      	movs	r2, #1
 800c216:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c21a:	f7fb fb7f 	bl	800791c <HAL_GetTick>
 800c21e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c220:	88fb      	ldrh	r3, [r7, #6]
 800c222:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c22a:	b2db      	uxtb	r3, r3
 800c22c:	2b01      	cmp	r3, #1
 800c22e:	d002      	beq.n	800c236 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c230:	2302      	movs	r3, #2
 800c232:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c234:	e103      	b.n	800c43e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d002      	beq.n	800c242 <HAL_SPI_Transmit+0x52>
 800c23c:	88fb      	ldrh	r3, [r7, #6]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d102      	bne.n	800c248 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c242:	2301      	movs	r3, #1
 800c244:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c246:	e0fa      	b.n	800c43e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	2203      	movs	r2, #3
 800c24c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	2200      	movs	r2, #0
 800c254:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	68ba      	ldr	r2, [r7, #8]
 800c25a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	88fa      	ldrh	r2, [r7, #6]
 800c260:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	88fa      	ldrh	r2, [r7, #6]
 800c266:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	2200      	movs	r2, #0
 800c26c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	2200      	movs	r2, #0
 800c272:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2200      	movs	r2, #0
 800c278:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	2200      	movs	r2, #0
 800c27e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2200      	movs	r2, #0
 800c284:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	689b      	ldr	r3, [r3, #8]
 800c28a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c28e:	d107      	bne.n	800c2a0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	681a      	ldr	r2, [r3, #0]
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c29e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2aa:	2b40      	cmp	r3, #64	; 0x40
 800c2ac:	d007      	beq.n	800c2be <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	681a      	ldr	r2, [r3, #0]
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	68db      	ldr	r3, [r3, #12]
 800c2c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c2c6:	d14b      	bne.n	800c360 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	685b      	ldr	r3, [r3, #4]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d002      	beq.n	800c2d6 <HAL_SPI_Transmit+0xe6>
 800c2d0:	8afb      	ldrh	r3, [r7, #22]
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	d13e      	bne.n	800c354 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2da:	881a      	ldrh	r2, [r3, #0]
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2e6:	1c9a      	adds	r2, r3, #2
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c2f0:	b29b      	uxth	r3, r3
 800c2f2:	3b01      	subs	r3, #1
 800c2f4:	b29a      	uxth	r2, r3
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c2fa:	e02b      	b.n	800c354 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	f003 0302 	and.w	r3, r3, #2
 800c306:	2b02      	cmp	r3, #2
 800c308:	d112      	bne.n	800c330 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c30e:	881a      	ldrh	r2, [r3, #0]
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c31a:	1c9a      	adds	r2, r3, #2
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c324:	b29b      	uxth	r3, r3
 800c326:	3b01      	subs	r3, #1
 800c328:	b29a      	uxth	r2, r3
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	86da      	strh	r2, [r3, #54]	; 0x36
 800c32e:	e011      	b.n	800c354 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c330:	f7fb faf4 	bl	800791c <HAL_GetTick>
 800c334:	4602      	mov	r2, r0
 800c336:	69bb      	ldr	r3, [r7, #24]
 800c338:	1ad3      	subs	r3, r2, r3
 800c33a:	683a      	ldr	r2, [r7, #0]
 800c33c:	429a      	cmp	r2, r3
 800c33e:	d803      	bhi.n	800c348 <HAL_SPI_Transmit+0x158>
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c346:	d102      	bne.n	800c34e <HAL_SPI_Transmit+0x15e>
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d102      	bne.n	800c354 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800c34e:	2303      	movs	r3, #3
 800c350:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c352:	e074      	b.n	800c43e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c358:	b29b      	uxth	r3, r3
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d1ce      	bne.n	800c2fc <HAL_SPI_Transmit+0x10c>
 800c35e:	e04c      	b.n	800c3fa <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	685b      	ldr	r3, [r3, #4]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d002      	beq.n	800c36e <HAL_SPI_Transmit+0x17e>
 800c368:	8afb      	ldrh	r3, [r7, #22]
 800c36a:	2b01      	cmp	r3, #1
 800c36c:	d140      	bne.n	800c3f0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	330c      	adds	r3, #12
 800c378:	7812      	ldrb	r2, [r2, #0]
 800c37a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c380:	1c5a      	adds	r2, r3, #1
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c38a:	b29b      	uxth	r3, r3
 800c38c:	3b01      	subs	r3, #1
 800c38e:	b29a      	uxth	r2, r3
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c394:	e02c      	b.n	800c3f0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	689b      	ldr	r3, [r3, #8]
 800c39c:	f003 0302 	and.w	r3, r3, #2
 800c3a0:	2b02      	cmp	r3, #2
 800c3a2:	d113      	bne.n	800c3cc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	330c      	adds	r3, #12
 800c3ae:	7812      	ldrb	r2, [r2, #0]
 800c3b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3b6:	1c5a      	adds	r2, r3, #1
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	b29a      	uxth	r2, r3
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	86da      	strh	r2, [r3, #54]	; 0x36
 800c3ca:	e011      	b.n	800c3f0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3cc:	f7fb faa6 	bl	800791c <HAL_GetTick>
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	69bb      	ldr	r3, [r7, #24]
 800c3d4:	1ad3      	subs	r3, r2, r3
 800c3d6:	683a      	ldr	r2, [r7, #0]
 800c3d8:	429a      	cmp	r2, r3
 800c3da:	d803      	bhi.n	800c3e4 <HAL_SPI_Transmit+0x1f4>
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3e2:	d102      	bne.n	800c3ea <HAL_SPI_Transmit+0x1fa>
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d102      	bne.n	800c3f0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800c3ea:	2303      	movs	r3, #3
 800c3ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c3ee:	e026      	b.n	800c43e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c3f4:	b29b      	uxth	r3, r3
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d1cd      	bne.n	800c396 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c3fa:	69ba      	ldr	r2, [r7, #24]
 800c3fc:	6839      	ldr	r1, [r7, #0]
 800c3fe:	68f8      	ldr	r0, [r7, #12]
 800c400:	f000 fba4 	bl	800cb4c <SPI_EndRxTxTransaction>
 800c404:	4603      	mov	r3, r0
 800c406:	2b00      	cmp	r3, #0
 800c408:	d002      	beq.n	800c410 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2220      	movs	r2, #32
 800c40e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	689b      	ldr	r3, [r3, #8]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d10a      	bne.n	800c42e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c418:	2300      	movs	r3, #0
 800c41a:	613b      	str	r3, [r7, #16]
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	68db      	ldr	r3, [r3, #12]
 800c422:	613b      	str	r3, [r7, #16]
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	613b      	str	r3, [r7, #16]
 800c42c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c432:	2b00      	cmp	r3, #0
 800c434:	d002      	beq.n	800c43c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800c436:	2301      	movs	r3, #1
 800c438:	77fb      	strb	r3, [r7, #31]
 800c43a:	e000      	b.n	800c43e <HAL_SPI_Transmit+0x24e>
  }

error:
 800c43c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	2201      	movs	r2, #1
 800c442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	2200      	movs	r2, #0
 800c44a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c44e:	7ffb      	ldrb	r3, [r7, #31]
}
 800c450:	4618      	mov	r0, r3
 800c452:	3720      	adds	r7, #32
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}

0800c458 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b088      	sub	sp, #32
 800c45c:	af02      	add	r7, sp, #8
 800c45e:	60f8      	str	r0, [r7, #12]
 800c460:	60b9      	str	r1, [r7, #8]
 800c462:	603b      	str	r3, [r7, #0]
 800c464:	4613      	mov	r3, r2
 800c466:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c468:	2300      	movs	r3, #0
 800c46a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c474:	d112      	bne.n	800c49c <HAL_SPI_Receive+0x44>
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d10e      	bne.n	800c49c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	2204      	movs	r2, #4
 800c482:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c486:	88fa      	ldrh	r2, [r7, #6]
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	9300      	str	r3, [sp, #0]
 800c48c:	4613      	mov	r3, r2
 800c48e:	68ba      	ldr	r2, [r7, #8]
 800c490:	68b9      	ldr	r1, [r7, #8]
 800c492:	68f8      	ldr	r0, [r7, #12]
 800c494:	f000 f8e9 	bl	800c66a <HAL_SPI_TransmitReceive>
 800c498:	4603      	mov	r3, r0
 800c49a:	e0e2      	b.n	800c662 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	d101      	bne.n	800c4aa <HAL_SPI_Receive+0x52>
 800c4a6:	2302      	movs	r3, #2
 800c4a8:	e0db      	b.n	800c662 <HAL_SPI_Receive+0x20a>
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2201      	movs	r2, #1
 800c4ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c4b2:	f7fb fa33 	bl	800791c <HAL_GetTick>
 800c4b6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c4be:	b2db      	uxtb	r3, r3
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d002      	beq.n	800c4ca <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c4c4:	2302      	movs	r3, #2
 800c4c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c4c8:	e0c2      	b.n	800c650 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d002      	beq.n	800c4d6 <HAL_SPI_Receive+0x7e>
 800c4d0:	88fb      	ldrh	r3, [r7, #6]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d102      	bne.n	800c4dc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c4da:	e0b9      	b.n	800c650 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2204      	movs	r2, #4
 800c4e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	68ba      	ldr	r2, [r7, #8]
 800c4ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	88fa      	ldrh	r2, [r7, #6]
 800c4f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	88fa      	ldrh	r2, [r7, #6]
 800c4fa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	2200      	movs	r2, #0
 800c500:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	2200      	movs	r2, #0
 800c506:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	2200      	movs	r2, #0
 800c50c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2200      	movs	r2, #0
 800c512:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2200      	movs	r2, #0
 800c518:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	689b      	ldr	r3, [r3, #8]
 800c51e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c522:	d107      	bne.n	800c534 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	681a      	ldr	r2, [r3, #0]
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c532:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c53e:	2b40      	cmp	r3, #64	; 0x40
 800c540:	d007      	beq.n	800c552 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	681a      	ldr	r2, [r3, #0]
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c550:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	68db      	ldr	r3, [r3, #12]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d162      	bne.n	800c620 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c55a:	e02e      	b.n	800c5ba <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	f003 0301 	and.w	r3, r3, #1
 800c566:	2b01      	cmp	r3, #1
 800c568:	d115      	bne.n	800c596 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	f103 020c 	add.w	r2, r3, #12
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c576:	7812      	ldrb	r2, [r2, #0]
 800c578:	b2d2      	uxtb	r2, r2
 800c57a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c580:	1c5a      	adds	r2, r3, #1
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c58a:	b29b      	uxth	r3, r3
 800c58c:	3b01      	subs	r3, #1
 800c58e:	b29a      	uxth	r2, r3
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c594:	e011      	b.n	800c5ba <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c596:	f7fb f9c1 	bl	800791c <HAL_GetTick>
 800c59a:	4602      	mov	r2, r0
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	1ad3      	subs	r3, r2, r3
 800c5a0:	683a      	ldr	r2, [r7, #0]
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d803      	bhi.n	800c5ae <HAL_SPI_Receive+0x156>
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ac:	d102      	bne.n	800c5b4 <HAL_SPI_Receive+0x15c>
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d102      	bne.n	800c5ba <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800c5b4:	2303      	movs	r3, #3
 800c5b6:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c5b8:	e04a      	b.n	800c650 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d1cb      	bne.n	800c55c <HAL_SPI_Receive+0x104>
 800c5c4:	e031      	b.n	800c62a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	689b      	ldr	r3, [r3, #8]
 800c5cc:	f003 0301 	and.w	r3, r3, #1
 800c5d0:	2b01      	cmp	r3, #1
 800c5d2:	d113      	bne.n	800c5fc <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	68da      	ldr	r2, [r3, #12]
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5de:	b292      	uxth	r2, r2
 800c5e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5e6:	1c9a      	adds	r2, r3, #2
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	3b01      	subs	r3, #1
 800c5f4:	b29a      	uxth	r2, r3
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c5fa:	e011      	b.n	800c620 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c5fc:	f7fb f98e 	bl	800791c <HAL_GetTick>
 800c600:	4602      	mov	r2, r0
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	1ad3      	subs	r3, r2, r3
 800c606:	683a      	ldr	r2, [r7, #0]
 800c608:	429a      	cmp	r2, r3
 800c60a:	d803      	bhi.n	800c614 <HAL_SPI_Receive+0x1bc>
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c612:	d102      	bne.n	800c61a <HAL_SPI_Receive+0x1c2>
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d102      	bne.n	800c620 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800c61a:	2303      	movs	r3, #3
 800c61c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c61e:	e017      	b.n	800c650 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c624:	b29b      	uxth	r3, r3
 800c626:	2b00      	cmp	r3, #0
 800c628:	d1cd      	bne.n	800c5c6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c62a:	693a      	ldr	r2, [r7, #16]
 800c62c:	6839      	ldr	r1, [r7, #0]
 800c62e:	68f8      	ldr	r0, [r7, #12]
 800c630:	f000 fa27 	bl	800ca82 <SPI_EndRxTransaction>
 800c634:	4603      	mov	r3, r0
 800c636:	2b00      	cmp	r3, #0
 800c638:	d002      	beq.n	800c640 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	2220      	movs	r2, #32
 800c63e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c644:	2b00      	cmp	r3, #0
 800c646:	d002      	beq.n	800c64e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800c648:	2301      	movs	r3, #1
 800c64a:	75fb      	strb	r3, [r7, #23]
 800c64c:	e000      	b.n	800c650 <HAL_SPI_Receive+0x1f8>
  }

error :
 800c64e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2201      	movs	r2, #1
 800c654:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	2200      	movs	r2, #0
 800c65c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c660:	7dfb      	ldrb	r3, [r7, #23]
}
 800c662:	4618      	mov	r0, r3
 800c664:	3718      	adds	r7, #24
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}

0800c66a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c66a:	b580      	push	{r7, lr}
 800c66c:	b08c      	sub	sp, #48	; 0x30
 800c66e:	af00      	add	r7, sp, #0
 800c670:	60f8      	str	r0, [r7, #12]
 800c672:	60b9      	str	r1, [r7, #8]
 800c674:	607a      	str	r2, [r7, #4]
 800c676:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c678:	2301      	movs	r3, #1
 800c67a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c67c:	2300      	movs	r3, #0
 800c67e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d101      	bne.n	800c690 <HAL_SPI_TransmitReceive+0x26>
 800c68c:	2302      	movs	r3, #2
 800c68e:	e18a      	b.n	800c9a6 <HAL_SPI_TransmitReceive+0x33c>
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	2201      	movs	r2, #1
 800c694:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c698:	f7fb f940 	bl	800791c <HAL_GetTick>
 800c69c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c6a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	685b      	ldr	r3, [r3, #4]
 800c6ac:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800c6ae:	887b      	ldrh	r3, [r7, #2]
 800c6b0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c6b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c6b6:	2b01      	cmp	r3, #1
 800c6b8:	d00f      	beq.n	800c6da <HAL_SPI_TransmitReceive+0x70>
 800c6ba:	69fb      	ldr	r3, [r7, #28]
 800c6bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c6c0:	d107      	bne.n	800c6d2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	689b      	ldr	r3, [r3, #8]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d103      	bne.n	800c6d2 <HAL_SPI_TransmitReceive+0x68>
 800c6ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c6ce:	2b04      	cmp	r3, #4
 800c6d0:	d003      	beq.n	800c6da <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800c6d2:	2302      	movs	r3, #2
 800c6d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c6d8:	e15b      	b.n	800c992 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d005      	beq.n	800c6ec <HAL_SPI_TransmitReceive+0x82>
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d002      	beq.n	800c6ec <HAL_SPI_TransmitReceive+0x82>
 800c6e6:	887b      	ldrh	r3, [r7, #2]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d103      	bne.n	800c6f4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c6f2:	e14e      	b.n	800c992 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c6fa:	b2db      	uxtb	r3, r3
 800c6fc:	2b04      	cmp	r3, #4
 800c6fe:	d003      	beq.n	800c708 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2205      	movs	r2, #5
 800c704:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	2200      	movs	r2, #0
 800c70c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	687a      	ldr	r2, [r7, #4]
 800c712:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	887a      	ldrh	r2, [r7, #2]
 800c718:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	887a      	ldrh	r2, [r7, #2]
 800c71e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	68ba      	ldr	r2, [r7, #8]
 800c724:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	887a      	ldrh	r2, [r7, #2]
 800c72a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	887a      	ldrh	r2, [r7, #2]
 800c730:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	2200      	movs	r2, #0
 800c736:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2200      	movs	r2, #0
 800c73c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c748:	2b40      	cmp	r3, #64	; 0x40
 800c74a:	d007      	beq.n	800c75c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	681a      	ldr	r2, [r3, #0]
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c75a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	68db      	ldr	r3, [r3, #12]
 800c760:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c764:	d178      	bne.n	800c858 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	685b      	ldr	r3, [r3, #4]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d002      	beq.n	800c774 <HAL_SPI_TransmitReceive+0x10a>
 800c76e:	8b7b      	ldrh	r3, [r7, #26]
 800c770:	2b01      	cmp	r3, #1
 800c772:	d166      	bne.n	800c842 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c778:	881a      	ldrh	r2, [r3, #0]
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c784:	1c9a      	adds	r2, r3, #2
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c78e:	b29b      	uxth	r3, r3
 800c790:	3b01      	subs	r3, #1
 800c792:	b29a      	uxth	r2, r3
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c798:	e053      	b.n	800c842 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	689b      	ldr	r3, [r3, #8]
 800c7a0:	f003 0302 	and.w	r3, r3, #2
 800c7a4:	2b02      	cmp	r3, #2
 800c7a6:	d11b      	bne.n	800c7e0 <HAL_SPI_TransmitReceive+0x176>
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7ac:	b29b      	uxth	r3, r3
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d016      	beq.n	800c7e0 <HAL_SPI_TransmitReceive+0x176>
 800c7b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b4:	2b01      	cmp	r3, #1
 800c7b6:	d113      	bne.n	800c7e0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7bc:	881a      	ldrh	r2, [r3, #0]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7c8:	1c9a      	adds	r2, r3, #2
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7d2:	b29b      	uxth	r3, r3
 800c7d4:	3b01      	subs	r3, #1
 800c7d6:	b29a      	uxth	r2, r3
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	689b      	ldr	r3, [r3, #8]
 800c7e6:	f003 0301 	and.w	r3, r3, #1
 800c7ea:	2b01      	cmp	r3, #1
 800c7ec:	d119      	bne.n	800c822 <HAL_SPI_TransmitReceive+0x1b8>
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d014      	beq.n	800c822 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	68da      	ldr	r2, [r3, #12]
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c802:	b292      	uxth	r2, r2
 800c804:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c80a:	1c9a      	adds	r2, r3, #2
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c814:	b29b      	uxth	r3, r3
 800c816:	3b01      	subs	r3, #1
 800c818:	b29a      	uxth	r2, r3
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c81e:	2301      	movs	r3, #1
 800c820:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c822:	f7fb f87b 	bl	800791c <HAL_GetTick>
 800c826:	4602      	mov	r2, r0
 800c828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c82a:	1ad3      	subs	r3, r2, r3
 800c82c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c82e:	429a      	cmp	r2, r3
 800c830:	d807      	bhi.n	800c842 <HAL_SPI_TransmitReceive+0x1d8>
 800c832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c834:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c838:	d003      	beq.n	800c842 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c83a:	2303      	movs	r3, #3
 800c83c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c840:	e0a7      	b.n	800c992 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c846:	b29b      	uxth	r3, r3
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1a6      	bne.n	800c79a <HAL_SPI_TransmitReceive+0x130>
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c850:	b29b      	uxth	r3, r3
 800c852:	2b00      	cmp	r3, #0
 800c854:	d1a1      	bne.n	800c79a <HAL_SPI_TransmitReceive+0x130>
 800c856:	e07c      	b.n	800c952 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d002      	beq.n	800c866 <HAL_SPI_TransmitReceive+0x1fc>
 800c860:	8b7b      	ldrh	r3, [r7, #26]
 800c862:	2b01      	cmp	r3, #1
 800c864:	d16b      	bne.n	800c93e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	330c      	adds	r3, #12
 800c870:	7812      	ldrb	r2, [r2, #0]
 800c872:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c878:	1c5a      	adds	r2, r3, #1
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c882:	b29b      	uxth	r3, r3
 800c884:	3b01      	subs	r3, #1
 800c886:	b29a      	uxth	r2, r3
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c88c:	e057      	b.n	800c93e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	689b      	ldr	r3, [r3, #8]
 800c894:	f003 0302 	and.w	r3, r3, #2
 800c898:	2b02      	cmp	r3, #2
 800c89a:	d11c      	bne.n	800c8d6 <HAL_SPI_TransmitReceive+0x26c>
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8a0:	b29b      	uxth	r3, r3
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d017      	beq.n	800c8d6 <HAL_SPI_TransmitReceive+0x26c>
 800c8a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8a8:	2b01      	cmp	r3, #1
 800c8aa:	d114      	bne.n	800c8d6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	330c      	adds	r3, #12
 800c8b6:	7812      	ldrb	r2, [r2, #0]
 800c8b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8be:	1c5a      	adds	r2, r3, #1
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8c8:	b29b      	uxth	r3, r3
 800c8ca:	3b01      	subs	r3, #1
 800c8cc:	b29a      	uxth	r2, r3
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	689b      	ldr	r3, [r3, #8]
 800c8dc:	f003 0301 	and.w	r3, r3, #1
 800c8e0:	2b01      	cmp	r3, #1
 800c8e2:	d119      	bne.n	800c918 <HAL_SPI_TransmitReceive+0x2ae>
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8e8:	b29b      	uxth	r3, r3
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d014      	beq.n	800c918 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	68da      	ldr	r2, [r3, #12]
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8f8:	b2d2      	uxtb	r2, r2
 800c8fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c900:	1c5a      	adds	r2, r3, #1
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c90a:	b29b      	uxth	r3, r3
 800c90c:	3b01      	subs	r3, #1
 800c90e:	b29a      	uxth	r2, r3
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c914:	2301      	movs	r3, #1
 800c916:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c918:	f7fb f800 	bl	800791c <HAL_GetTick>
 800c91c:	4602      	mov	r2, r0
 800c91e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c920:	1ad3      	subs	r3, r2, r3
 800c922:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c924:	429a      	cmp	r2, r3
 800c926:	d803      	bhi.n	800c930 <HAL_SPI_TransmitReceive+0x2c6>
 800c928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c92a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c92e:	d102      	bne.n	800c936 <HAL_SPI_TransmitReceive+0x2cc>
 800c930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c932:	2b00      	cmp	r3, #0
 800c934:	d103      	bne.n	800c93e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c936:	2303      	movs	r3, #3
 800c938:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c93c:	e029      	b.n	800c992 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c942:	b29b      	uxth	r3, r3
 800c944:	2b00      	cmp	r3, #0
 800c946:	d1a2      	bne.n	800c88e <HAL_SPI_TransmitReceive+0x224>
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c94c:	b29b      	uxth	r3, r3
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d19d      	bne.n	800c88e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c954:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c956:	68f8      	ldr	r0, [r7, #12]
 800c958:	f000 f8f8 	bl	800cb4c <SPI_EndRxTxTransaction>
 800c95c:	4603      	mov	r3, r0
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d006      	beq.n	800c970 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c962:	2301      	movs	r3, #1
 800c964:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	2220      	movs	r2, #32
 800c96c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c96e:	e010      	b.n	800c992 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	689b      	ldr	r3, [r3, #8]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d10b      	bne.n	800c990 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c978:	2300      	movs	r3, #0
 800c97a:	617b      	str	r3, [r7, #20]
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	68db      	ldr	r3, [r3, #12]
 800c982:	617b      	str	r3, [r7, #20]
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	689b      	ldr	r3, [r3, #8]
 800c98a:	617b      	str	r3, [r7, #20]
 800c98c:	697b      	ldr	r3, [r7, #20]
 800c98e:	e000      	b.n	800c992 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c990:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	2201      	movs	r2, #1
 800c996:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	2200      	movs	r2, #0
 800c99e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c9a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3730      	adds	r7, #48	; 0x30
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}

0800c9ae <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c9ae:	b580      	push	{r7, lr}
 800c9b0:	b084      	sub	sp, #16
 800c9b2:	af00      	add	r7, sp, #0
 800c9b4:	60f8      	str	r0, [r7, #12]
 800c9b6:	60b9      	str	r1, [r7, #8]
 800c9b8:	603b      	str	r3, [r7, #0]
 800c9ba:	4613      	mov	r3, r2
 800c9bc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c9be:	e04c      	b.n	800ca5a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9c6:	d048      	beq.n	800ca5a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c9c8:	f7fa ffa8 	bl	800791c <HAL_GetTick>
 800c9cc:	4602      	mov	r2, r0
 800c9ce:	69bb      	ldr	r3, [r7, #24]
 800c9d0:	1ad3      	subs	r3, r2, r3
 800c9d2:	683a      	ldr	r2, [r7, #0]
 800c9d4:	429a      	cmp	r2, r3
 800c9d6:	d902      	bls.n	800c9de <SPI_WaitFlagStateUntilTimeout+0x30>
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d13d      	bne.n	800ca5a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	685a      	ldr	r2, [r3, #4]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c9ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	685b      	ldr	r3, [r3, #4]
 800c9f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c9f6:	d111      	bne.n	800ca1c <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	689b      	ldr	r3, [r3, #8]
 800c9fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca00:	d004      	beq.n	800ca0c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca0a:	d107      	bne.n	800ca1c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	681a      	ldr	r2, [r3, #0]
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca24:	d10f      	bne.n	800ca46 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	681a      	ldr	r2, [r3, #0]
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ca34:	601a      	str	r2, [r3, #0]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ca44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	2201      	movs	r2, #1
 800ca4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	2200      	movs	r2, #0
 800ca52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800ca56:	2303      	movs	r3, #3
 800ca58:	e00f      	b.n	800ca7a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	689a      	ldr	r2, [r3, #8]
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	4013      	ands	r3, r2
 800ca64:	68ba      	ldr	r2, [r7, #8]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	bf0c      	ite	eq
 800ca6a:	2301      	moveq	r3, #1
 800ca6c:	2300      	movne	r3, #0
 800ca6e:	b2db      	uxtb	r3, r3
 800ca70:	461a      	mov	r2, r3
 800ca72:	79fb      	ldrb	r3, [r7, #7]
 800ca74:	429a      	cmp	r2, r3
 800ca76:	d1a3      	bne.n	800c9c0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ca78:	2300      	movs	r3, #0
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3710      	adds	r7, #16
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}

0800ca82 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ca82:	b580      	push	{r7, lr}
 800ca84:	b086      	sub	sp, #24
 800ca86:	af02      	add	r7, sp, #8
 800ca88:	60f8      	str	r0, [r7, #12]
 800ca8a:	60b9      	str	r1, [r7, #8]
 800ca8c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	685b      	ldr	r3, [r3, #4]
 800ca92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca96:	d111      	bne.n	800cabc <SPI_EndRxTransaction+0x3a>
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	689b      	ldr	r3, [r3, #8]
 800ca9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800caa0:	d004      	beq.n	800caac <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	689b      	ldr	r3, [r3, #8]
 800caa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800caaa:	d107      	bne.n	800cabc <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	681a      	ldr	r2, [r3, #0]
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800caba:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	685b      	ldr	r3, [r3, #4]
 800cac0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cac4:	d12a      	bne.n	800cb1c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	689b      	ldr	r3, [r3, #8]
 800caca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cace:	d012      	beq.n	800caf6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	9300      	str	r3, [sp, #0]
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	2200      	movs	r2, #0
 800cad8:	2180      	movs	r1, #128	; 0x80
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f7ff ff67 	bl	800c9ae <SPI_WaitFlagStateUntilTimeout>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d02d      	beq.n	800cb42 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800caea:	f043 0220 	orr.w	r2, r3, #32
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800caf2:	2303      	movs	r3, #3
 800caf4:	e026      	b.n	800cb44 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	9300      	str	r3, [sp, #0]
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	2200      	movs	r2, #0
 800cafe:	2101      	movs	r1, #1
 800cb00:	68f8      	ldr	r0, [r7, #12]
 800cb02:	f7ff ff54 	bl	800c9ae <SPI_WaitFlagStateUntilTimeout>
 800cb06:	4603      	mov	r3, r0
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d01a      	beq.n	800cb42 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb10:	f043 0220 	orr.w	r2, r3, #32
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800cb18:	2303      	movs	r3, #3
 800cb1a:	e013      	b.n	800cb44 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	9300      	str	r3, [sp, #0]
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	2200      	movs	r2, #0
 800cb24:	2101      	movs	r1, #1
 800cb26:	68f8      	ldr	r0, [r7, #12]
 800cb28:	f7ff ff41 	bl	800c9ae <SPI_WaitFlagStateUntilTimeout>
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d007      	beq.n	800cb42 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb36:	f043 0220 	orr.w	r2, r3, #32
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cb3e:	2303      	movs	r3, #3
 800cb40:	e000      	b.n	800cb44 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800cb42:	2300      	movs	r3, #0
}
 800cb44:	4618      	mov	r0, r3
 800cb46:	3710      	adds	r7, #16
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b088      	sub	sp, #32
 800cb50:	af02      	add	r7, sp, #8
 800cb52:	60f8      	str	r0, [r7, #12]
 800cb54:	60b9      	str	r1, [r7, #8]
 800cb56:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cb58:	4b1b      	ldr	r3, [pc, #108]	; (800cbc8 <SPI_EndRxTxTransaction+0x7c>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	4a1b      	ldr	r2, [pc, #108]	; (800cbcc <SPI_EndRxTxTransaction+0x80>)
 800cb5e:	fba2 2303 	umull	r2, r3, r2, r3
 800cb62:	0d5b      	lsrs	r3, r3, #21
 800cb64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cb68:	fb02 f303 	mul.w	r3, r2, r3
 800cb6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	685b      	ldr	r3, [r3, #4]
 800cb72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb76:	d112      	bne.n	800cb9e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	2200      	movs	r2, #0
 800cb80:	2180      	movs	r1, #128	; 0x80
 800cb82:	68f8      	ldr	r0, [r7, #12]
 800cb84:	f7ff ff13 	bl	800c9ae <SPI_WaitFlagStateUntilTimeout>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d016      	beq.n	800cbbc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb92:	f043 0220 	orr.w	r2, r3, #32
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cb9a:	2303      	movs	r3, #3
 800cb9c:	e00f      	b.n	800cbbe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d00a      	beq.n	800cbba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	3b01      	subs	r3, #1
 800cba8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	689b      	ldr	r3, [r3, #8]
 800cbb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cbb4:	2b80      	cmp	r3, #128	; 0x80
 800cbb6:	d0f2      	beq.n	800cb9e <SPI_EndRxTxTransaction+0x52>
 800cbb8:	e000      	b.n	800cbbc <SPI_EndRxTxTransaction+0x70>
        break;
 800cbba:	bf00      	nop
  }

  return HAL_OK;
 800cbbc:	2300      	movs	r3, #0
}
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	3718      	adds	r7, #24
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}
 800cbc6:	bf00      	nop
 800cbc8:	20000000 	.word	0x20000000
 800cbcc:	165e9f81 	.word	0x165e9f81

0800cbd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b082      	sub	sp, #8
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d101      	bne.n	800cbe2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cbde:	2301      	movs	r3, #1
 800cbe0:	e01d      	b.n	800cc1e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cbe8:	b2db      	uxtb	r3, r3
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d106      	bne.n	800cbfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cbf6:	6878      	ldr	r0, [r7, #4]
 800cbf8:	f7f8 fffc 	bl	8005bf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2202      	movs	r2, #2
 800cc00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681a      	ldr	r2, [r3, #0]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	3304      	adds	r3, #4
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	4610      	mov	r0, r2
 800cc10:	f000 fb56 	bl	800d2c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cc1c:	2300      	movs	r3, #0
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	3708      	adds	r7, #8
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}

0800cc26 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cc26:	b480      	push	{r7}
 800cc28:	b085      	sub	sp, #20
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	68da      	ldr	r2, [r3, #12]
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	f042 0201 	orr.w	r2, r2, #1
 800cc3c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	689b      	ldr	r3, [r3, #8]
 800cc44:	f003 0307 	and.w	r3, r3, #7
 800cc48:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	2b06      	cmp	r3, #6
 800cc4e:	d007      	beq.n	800cc60 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	681a      	ldr	r2, [r3, #0]
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f042 0201 	orr.w	r2, r2, #1
 800cc5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cc60:	2300      	movs	r3, #0
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3714      	adds	r7, #20
 800cc66:	46bd      	mov	sp, r7
 800cc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6c:	4770      	bx	lr

0800cc6e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cc6e:	b580      	push	{r7, lr}
 800cc70:	b082      	sub	sp, #8
 800cc72:	af00      	add	r7, sp, #0
 800cc74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d101      	bne.n	800cc80 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	e01d      	b.n	800ccbc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc86:	b2db      	uxtb	r3, r3
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d106      	bne.n	800cc9a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2200      	movs	r2, #0
 800cc90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cc94:	6878      	ldr	r0, [r7, #4]
 800cc96:	f7f8 ff39 	bl	8005b0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	2202      	movs	r2, #2
 800cc9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	3304      	adds	r3, #4
 800ccaa:	4619      	mov	r1, r3
 800ccac:	4610      	mov	r0, r2
 800ccae:	f000 fb07 	bl	800d2c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ccba:	2300      	movs	r3, #0
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	3708      	adds	r7, #8
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}

0800ccc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b084      	sub	sp, #16
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
 800cccc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	6839      	ldr	r1, [r7, #0]
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	f000 fd42 	bl	800d760 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	4a15      	ldr	r2, [pc, #84]	; (800cd38 <HAL_TIM_PWM_Start+0x74>)
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d004      	beq.n	800ccf0 <HAL_TIM_PWM_Start+0x2c>
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a14      	ldr	r2, [pc, #80]	; (800cd3c <HAL_TIM_PWM_Start+0x78>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d101      	bne.n	800ccf4 <HAL_TIM_PWM_Start+0x30>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	e000      	b.n	800ccf6 <HAL_TIM_PWM_Start+0x32>
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d007      	beq.n	800cd0a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cd08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	689b      	ldr	r3, [r3, #8]
 800cd10:	f003 0307 	and.w	r3, r3, #7
 800cd14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	2b06      	cmp	r3, #6
 800cd1a:	d007      	beq.n	800cd2c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	681a      	ldr	r2, [r3, #0]
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	f042 0201 	orr.w	r2, r2, #1
 800cd2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cd2c:	2300      	movs	r3, #0
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3710      	adds	r7, #16
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
 800cd36:	bf00      	nop
 800cd38:	40010000 	.word	0x40010000
 800cd3c:	40010400 	.word	0x40010400

0800cd40 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b086      	sub	sp, #24
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
 800cd48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d101      	bne.n	800cd54 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800cd50:	2301      	movs	r3, #1
 800cd52:	e083      	b.n	800ce5c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd5a:	b2db      	uxtb	r3, r3
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d106      	bne.n	800cd6e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2200      	movs	r2, #0
 800cd64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	f7f8 ffd3 	bl	8005d14 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2202      	movs	r2, #2
 800cd72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	689b      	ldr	r3, [r3, #8]
 800cd7c:	687a      	ldr	r2, [r7, #4]
 800cd7e:	6812      	ldr	r2, [r2, #0]
 800cd80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cd84:	f023 0307 	bic.w	r3, r3, #7
 800cd88:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681a      	ldr	r2, [r3, #0]
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	3304      	adds	r3, #4
 800cd92:	4619      	mov	r1, r3
 800cd94:	4610      	mov	r0, r2
 800cd96:	f000 fa93 	bl	800d2c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	689b      	ldr	r3, [r3, #8]
 800cda0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	699b      	ldr	r3, [r3, #24]
 800cda8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	6a1b      	ldr	r3, [r3, #32]
 800cdb0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	697a      	ldr	r2, [r7, #20]
 800cdb8:	4313      	orrs	r3, r2
 800cdba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cdc2:	f023 0303 	bic.w	r3, r3, #3
 800cdc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	689a      	ldr	r2, [r3, #8]
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	699b      	ldr	r3, [r3, #24]
 800cdd0:	021b      	lsls	r3, r3, #8
 800cdd2:	4313      	orrs	r3, r2
 800cdd4:	693a      	ldr	r2, [r7, #16]
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800cde0:	f023 030c 	bic.w	r3, r3, #12
 800cde4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cdec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cdf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	68da      	ldr	r2, [r3, #12]
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	69db      	ldr	r3, [r3, #28]
 800cdfa:	021b      	lsls	r3, r3, #8
 800cdfc:	4313      	orrs	r3, r2
 800cdfe:	693a      	ldr	r2, [r7, #16]
 800ce00:	4313      	orrs	r3, r2
 800ce02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	691b      	ldr	r3, [r3, #16]
 800ce08:	011a      	lsls	r2, r3, #4
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	6a1b      	ldr	r3, [r3, #32]
 800ce0e:	031b      	lsls	r3, r3, #12
 800ce10:	4313      	orrs	r3, r2
 800ce12:	693a      	ldr	r2, [r7, #16]
 800ce14:	4313      	orrs	r3, r2
 800ce16:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ce1e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800ce26:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	685a      	ldr	r2, [r3, #4]
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	695b      	ldr	r3, [r3, #20]
 800ce30:	011b      	lsls	r3, r3, #4
 800ce32:	4313      	orrs	r3, r2
 800ce34:	68fa      	ldr	r2, [r7, #12]
 800ce36:	4313      	orrs	r3, r2
 800ce38:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	697a      	ldr	r2, [r7, #20]
 800ce40:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	693a      	ldr	r2, [r7, #16]
 800ce48:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	68fa      	ldr	r2, [r7, #12]
 800ce50:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2201      	movs	r2, #1
 800ce56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce5a:	2300      	movs	r3, #0
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	3718      	adds	r7, #24
 800ce60:	46bd      	mov	sp, r7
 800ce62:	bd80      	pop	{r7, pc}

0800ce64 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d002      	beq.n	800ce7a <HAL_TIM_Encoder_Start+0x16>
 800ce74:	2b04      	cmp	r3, #4
 800ce76:	d008      	beq.n	800ce8a <HAL_TIM_Encoder_Start+0x26>
 800ce78:	e00f      	b.n	800ce9a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	2100      	movs	r1, #0
 800ce82:	4618      	mov	r0, r3
 800ce84:	f000 fc6c 	bl	800d760 <TIM_CCxChannelCmd>
      break;
 800ce88:	e016      	b.n	800ceb8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	2201      	movs	r2, #1
 800ce90:	2104      	movs	r1, #4
 800ce92:	4618      	mov	r0, r3
 800ce94:	f000 fc64 	bl	800d760 <TIM_CCxChannelCmd>
      break;
 800ce98:	e00e      	b.n	800ceb8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	2201      	movs	r2, #1
 800cea0:	2100      	movs	r1, #0
 800cea2:	4618      	mov	r0, r3
 800cea4:	f000 fc5c 	bl	800d760 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	2201      	movs	r2, #1
 800ceae:	2104      	movs	r1, #4
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f000 fc55 	bl	800d760 <TIM_CCxChannelCmd>
      break;
 800ceb6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	681a      	ldr	r2, [r3, #0]
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f042 0201 	orr.w	r2, r2, #1
 800cec6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800cec8:	2300      	movs	r3, #0
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	3708      	adds	r7, #8
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd80      	pop	{r7, pc}

0800ced2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ced2:	b580      	push	{r7, lr}
 800ced4:	b082      	sub	sp, #8
 800ced6:	af00      	add	r7, sp, #0
 800ced8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	691b      	ldr	r3, [r3, #16]
 800cee0:	f003 0302 	and.w	r3, r3, #2
 800cee4:	2b02      	cmp	r3, #2
 800cee6:	d122      	bne.n	800cf2e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	68db      	ldr	r3, [r3, #12]
 800ceee:	f003 0302 	and.w	r3, r3, #2
 800cef2:	2b02      	cmp	r3, #2
 800cef4:	d11b      	bne.n	800cf2e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	f06f 0202 	mvn.w	r2, #2
 800cefe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	2201      	movs	r2, #1
 800cf04:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	699b      	ldr	r3, [r3, #24]
 800cf0c:	f003 0303 	and.w	r3, r3, #3
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d003      	beq.n	800cf1c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cf14:	6878      	ldr	r0, [r7, #4]
 800cf16:	f000 f9b5 	bl	800d284 <HAL_TIM_IC_CaptureCallback>
 800cf1a:	e005      	b.n	800cf28 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 f9a7 	bl	800d270 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf22:	6878      	ldr	r0, [r7, #4]
 800cf24:	f000 f9b8 	bl	800d298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	691b      	ldr	r3, [r3, #16]
 800cf34:	f003 0304 	and.w	r3, r3, #4
 800cf38:	2b04      	cmp	r3, #4
 800cf3a:	d122      	bne.n	800cf82 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	68db      	ldr	r3, [r3, #12]
 800cf42:	f003 0304 	and.w	r3, r3, #4
 800cf46:	2b04      	cmp	r3, #4
 800cf48:	d11b      	bne.n	800cf82 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	f06f 0204 	mvn.w	r2, #4
 800cf52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	2202      	movs	r2, #2
 800cf58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	699b      	ldr	r3, [r3, #24]
 800cf60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d003      	beq.n	800cf70 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf68:	6878      	ldr	r0, [r7, #4]
 800cf6a:	f000 f98b 	bl	800d284 <HAL_TIM_IC_CaptureCallback>
 800cf6e:	e005      	b.n	800cf7c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf70:	6878      	ldr	r0, [r7, #4]
 800cf72:	f000 f97d 	bl	800d270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 f98e 	bl	800d298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	2200      	movs	r2, #0
 800cf80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	691b      	ldr	r3, [r3, #16]
 800cf88:	f003 0308 	and.w	r3, r3, #8
 800cf8c:	2b08      	cmp	r3, #8
 800cf8e:	d122      	bne.n	800cfd6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	68db      	ldr	r3, [r3, #12]
 800cf96:	f003 0308 	and.w	r3, r3, #8
 800cf9a:	2b08      	cmp	r3, #8
 800cf9c:	d11b      	bne.n	800cfd6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f06f 0208 	mvn.w	r2, #8
 800cfa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2204      	movs	r2, #4
 800cfac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	69db      	ldr	r3, [r3, #28]
 800cfb4:	f003 0303 	and.w	r3, r3, #3
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d003      	beq.n	800cfc4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f000 f961 	bl	800d284 <HAL_TIM_IC_CaptureCallback>
 800cfc2:	e005      	b.n	800cfd0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f000 f953 	bl	800d270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f000 f964 	bl	800d298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	691b      	ldr	r3, [r3, #16]
 800cfdc:	f003 0310 	and.w	r3, r3, #16
 800cfe0:	2b10      	cmp	r3, #16
 800cfe2:	d122      	bne.n	800d02a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	68db      	ldr	r3, [r3, #12]
 800cfea:	f003 0310 	and.w	r3, r3, #16
 800cfee:	2b10      	cmp	r3, #16
 800cff0:	d11b      	bne.n	800d02a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f06f 0210 	mvn.w	r2, #16
 800cffa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2208      	movs	r2, #8
 800d000:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	69db      	ldr	r3, [r3, #28]
 800d008:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d003      	beq.n	800d018 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f000 f937 	bl	800d284 <HAL_TIM_IC_CaptureCallback>
 800d016:	e005      	b.n	800d024 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f000 f929 	bl	800d270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f000 f93a 	bl	800d298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	2200      	movs	r2, #0
 800d028:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	691b      	ldr	r3, [r3, #16]
 800d030:	f003 0301 	and.w	r3, r3, #1
 800d034:	2b01      	cmp	r3, #1
 800d036:	d10e      	bne.n	800d056 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	68db      	ldr	r3, [r3, #12]
 800d03e:	f003 0301 	and.w	r3, r3, #1
 800d042:	2b01      	cmp	r3, #1
 800d044:	d107      	bne.n	800d056 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	f06f 0201 	mvn.w	r2, #1
 800d04e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d050:	6878      	ldr	r0, [r7, #4]
 800d052:	f7f7 fb37 	bl	80046c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	691b      	ldr	r3, [r3, #16]
 800d05c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d060:	2b80      	cmp	r3, #128	; 0x80
 800d062:	d10e      	bne.n	800d082 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	68db      	ldr	r3, [r3, #12]
 800d06a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d06e:	2b80      	cmp	r3, #128	; 0x80
 800d070:	d107      	bne.n	800d082 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d07a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	f000 fc6d 	bl	800d95c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	691b      	ldr	r3, [r3, #16]
 800d088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d08c:	2b40      	cmp	r3, #64	; 0x40
 800d08e:	d10e      	bne.n	800d0ae <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	68db      	ldr	r3, [r3, #12]
 800d096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d09a:	2b40      	cmp	r3, #64	; 0x40
 800d09c:	d107      	bne.n	800d0ae <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d0a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f000 f8ff 	bl	800d2ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	691b      	ldr	r3, [r3, #16]
 800d0b4:	f003 0320 	and.w	r3, r3, #32
 800d0b8:	2b20      	cmp	r3, #32
 800d0ba:	d10e      	bne.n	800d0da <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	68db      	ldr	r3, [r3, #12]
 800d0c2:	f003 0320 	and.w	r3, r3, #32
 800d0c6:	2b20      	cmp	r3, #32
 800d0c8:	d107      	bne.n	800d0da <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	f06f 0220 	mvn.w	r2, #32
 800d0d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f000 fc37 	bl	800d948 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d0da:	bf00      	nop
 800d0dc:	3708      	adds	r7, #8
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
	...

0800d0e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b084      	sub	sp, #16
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	60f8      	str	r0, [r7, #12]
 800d0ec:	60b9      	str	r1, [r7, #8]
 800d0ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d0f6:	2b01      	cmp	r3, #1
 800d0f8:	d101      	bne.n	800d0fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d0fa:	2302      	movs	r3, #2
 800d0fc:	e0b4      	b.n	800d268 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	2201      	movs	r2, #1
 800d102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	2202      	movs	r2, #2
 800d10a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2b0c      	cmp	r3, #12
 800d112:	f200 809f 	bhi.w	800d254 <HAL_TIM_PWM_ConfigChannel+0x170>
 800d116:	a201      	add	r2, pc, #4	; (adr r2, 800d11c <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d11c:	0800d151 	.word	0x0800d151
 800d120:	0800d255 	.word	0x0800d255
 800d124:	0800d255 	.word	0x0800d255
 800d128:	0800d255 	.word	0x0800d255
 800d12c:	0800d191 	.word	0x0800d191
 800d130:	0800d255 	.word	0x0800d255
 800d134:	0800d255 	.word	0x0800d255
 800d138:	0800d255 	.word	0x0800d255
 800d13c:	0800d1d3 	.word	0x0800d1d3
 800d140:	0800d255 	.word	0x0800d255
 800d144:	0800d255 	.word	0x0800d255
 800d148:	0800d255 	.word	0x0800d255
 800d14c:	0800d213 	.word	0x0800d213
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	68b9      	ldr	r1, [r7, #8]
 800d156:	4618      	mov	r0, r3
 800d158:	f000 f952 	bl	800d400 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	699a      	ldr	r2, [r3, #24]
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f042 0208 	orr.w	r2, r2, #8
 800d16a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	699a      	ldr	r2, [r3, #24]
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	f022 0204 	bic.w	r2, r2, #4
 800d17a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	6999      	ldr	r1, [r3, #24]
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	691a      	ldr	r2, [r3, #16]
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	430a      	orrs	r2, r1
 800d18c:	619a      	str	r2, [r3, #24]
      break;
 800d18e:	e062      	b.n	800d256 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	68b9      	ldr	r1, [r7, #8]
 800d196:	4618      	mov	r0, r3
 800d198:	f000 f9a2 	bl	800d4e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	699a      	ldr	r2, [r3, #24]
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d1aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	699a      	ldr	r2, [r3, #24]
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d1ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	6999      	ldr	r1, [r3, #24]
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	691b      	ldr	r3, [r3, #16]
 800d1c6:	021a      	lsls	r2, r3, #8
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	430a      	orrs	r2, r1
 800d1ce:	619a      	str	r2, [r3, #24]
      break;
 800d1d0:	e041      	b.n	800d256 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	68b9      	ldr	r1, [r7, #8]
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f000 f9f7 	bl	800d5cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	69da      	ldr	r2, [r3, #28]
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f042 0208 	orr.w	r2, r2, #8
 800d1ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	69da      	ldr	r2, [r3, #28]
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f022 0204 	bic.w	r2, r2, #4
 800d1fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	69d9      	ldr	r1, [r3, #28]
 800d204:	68bb      	ldr	r3, [r7, #8]
 800d206:	691a      	ldr	r2, [r3, #16]
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	430a      	orrs	r2, r1
 800d20e:	61da      	str	r2, [r3, #28]
      break;
 800d210:	e021      	b.n	800d256 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	68b9      	ldr	r1, [r7, #8]
 800d218:	4618      	mov	r0, r3
 800d21a:	f000 fa4b 	bl	800d6b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	69da      	ldr	r2, [r3, #28]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d22c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	69da      	ldr	r2, [r3, #28]
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d23c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	69d9      	ldr	r1, [r3, #28]
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	691b      	ldr	r3, [r3, #16]
 800d248:	021a      	lsls	r2, r3, #8
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	430a      	orrs	r2, r1
 800d250:	61da      	str	r2, [r3, #28]
      break;
 800d252:	e000      	b.n	800d256 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d254:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2201      	movs	r2, #1
 800d25a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	2200      	movs	r2, #0
 800d262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d266:	2300      	movs	r3, #0
}
 800d268:	4618      	mov	r0, r3
 800d26a:	3710      	adds	r7, #16
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}

0800d270 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d270:	b480      	push	{r7}
 800d272:	b083      	sub	sp, #12
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d278:	bf00      	nop
 800d27a:	370c      	adds	r7, #12
 800d27c:	46bd      	mov	sp, r7
 800d27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d282:	4770      	bx	lr

0800d284 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d284:	b480      	push	{r7}
 800d286:	b083      	sub	sp, #12
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d28c:	bf00      	nop
 800d28e:	370c      	adds	r7, #12
 800d290:	46bd      	mov	sp, r7
 800d292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d296:	4770      	bx	lr

0800d298 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d298:	b480      	push	{r7}
 800d29a:	b083      	sub	sp, #12
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d2a0:	bf00      	nop
 800d2a2:	370c      	adds	r7, #12
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr

0800d2ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b083      	sub	sp, #12
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d2b4:	bf00      	nop
 800d2b6:	370c      	adds	r7, #12
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2be:	4770      	bx	lr

0800d2c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b085      	sub	sp, #20
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	4a40      	ldr	r2, [pc, #256]	; (800d3d4 <TIM_Base_SetConfig+0x114>)
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d013      	beq.n	800d300 <TIM_Base_SetConfig+0x40>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2de:	d00f      	beq.n	800d300 <TIM_Base_SetConfig+0x40>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	4a3d      	ldr	r2, [pc, #244]	; (800d3d8 <TIM_Base_SetConfig+0x118>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d00b      	beq.n	800d300 <TIM_Base_SetConfig+0x40>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	4a3c      	ldr	r2, [pc, #240]	; (800d3dc <TIM_Base_SetConfig+0x11c>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d007      	beq.n	800d300 <TIM_Base_SetConfig+0x40>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	4a3b      	ldr	r2, [pc, #236]	; (800d3e0 <TIM_Base_SetConfig+0x120>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d003      	beq.n	800d300 <TIM_Base_SetConfig+0x40>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	4a3a      	ldr	r2, [pc, #232]	; (800d3e4 <TIM_Base_SetConfig+0x124>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d108      	bne.n	800d312 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d306:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	685b      	ldr	r3, [r3, #4]
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	4313      	orrs	r3, r2
 800d310:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	4a2f      	ldr	r2, [pc, #188]	; (800d3d4 <TIM_Base_SetConfig+0x114>)
 800d316:	4293      	cmp	r3, r2
 800d318:	d02b      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d320:	d027      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	4a2c      	ldr	r2, [pc, #176]	; (800d3d8 <TIM_Base_SetConfig+0x118>)
 800d326:	4293      	cmp	r3, r2
 800d328:	d023      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	4a2b      	ldr	r2, [pc, #172]	; (800d3dc <TIM_Base_SetConfig+0x11c>)
 800d32e:	4293      	cmp	r3, r2
 800d330:	d01f      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	4a2a      	ldr	r2, [pc, #168]	; (800d3e0 <TIM_Base_SetConfig+0x120>)
 800d336:	4293      	cmp	r3, r2
 800d338:	d01b      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	4a29      	ldr	r2, [pc, #164]	; (800d3e4 <TIM_Base_SetConfig+0x124>)
 800d33e:	4293      	cmp	r3, r2
 800d340:	d017      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	4a28      	ldr	r2, [pc, #160]	; (800d3e8 <TIM_Base_SetConfig+0x128>)
 800d346:	4293      	cmp	r3, r2
 800d348:	d013      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	4a27      	ldr	r2, [pc, #156]	; (800d3ec <TIM_Base_SetConfig+0x12c>)
 800d34e:	4293      	cmp	r3, r2
 800d350:	d00f      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	4a26      	ldr	r2, [pc, #152]	; (800d3f0 <TIM_Base_SetConfig+0x130>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d00b      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	4a25      	ldr	r2, [pc, #148]	; (800d3f4 <TIM_Base_SetConfig+0x134>)
 800d35e:	4293      	cmp	r3, r2
 800d360:	d007      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	4a24      	ldr	r2, [pc, #144]	; (800d3f8 <TIM_Base_SetConfig+0x138>)
 800d366:	4293      	cmp	r3, r2
 800d368:	d003      	beq.n	800d372 <TIM_Base_SetConfig+0xb2>
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	4a23      	ldr	r2, [pc, #140]	; (800d3fc <TIM_Base_SetConfig+0x13c>)
 800d36e:	4293      	cmp	r3, r2
 800d370:	d108      	bne.n	800d384 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	68db      	ldr	r3, [r3, #12]
 800d37e:	68fa      	ldr	r2, [r7, #12]
 800d380:	4313      	orrs	r3, r2
 800d382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	695b      	ldr	r3, [r3, #20]
 800d38e:	4313      	orrs	r3, r2
 800d390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	68fa      	ldr	r2, [r7, #12]
 800d396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	689a      	ldr	r2, [r3, #8]
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	681a      	ldr	r2, [r3, #0]
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	4a0a      	ldr	r2, [pc, #40]	; (800d3d4 <TIM_Base_SetConfig+0x114>)
 800d3ac:	4293      	cmp	r3, r2
 800d3ae:	d003      	beq.n	800d3b8 <TIM_Base_SetConfig+0xf8>
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	4a0c      	ldr	r2, [pc, #48]	; (800d3e4 <TIM_Base_SetConfig+0x124>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d103      	bne.n	800d3c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	691a      	ldr	r2, [r3, #16]
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2201      	movs	r2, #1
 800d3c4:	615a      	str	r2, [r3, #20]
}
 800d3c6:	bf00      	nop
 800d3c8:	3714      	adds	r7, #20
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d0:	4770      	bx	lr
 800d3d2:	bf00      	nop
 800d3d4:	40010000 	.word	0x40010000
 800d3d8:	40000400 	.word	0x40000400
 800d3dc:	40000800 	.word	0x40000800
 800d3e0:	40000c00 	.word	0x40000c00
 800d3e4:	40010400 	.word	0x40010400
 800d3e8:	40014000 	.word	0x40014000
 800d3ec:	40014400 	.word	0x40014400
 800d3f0:	40014800 	.word	0x40014800
 800d3f4:	40001800 	.word	0x40001800
 800d3f8:	40001c00 	.word	0x40001c00
 800d3fc:	40002000 	.word	0x40002000

0800d400 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d400:	b480      	push	{r7}
 800d402:	b087      	sub	sp, #28
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6a1b      	ldr	r3, [r3, #32]
 800d40e:	f023 0201 	bic.w	r2, r3, #1
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6a1b      	ldr	r3, [r3, #32]
 800d41a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	685b      	ldr	r3, [r3, #4]
 800d420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	699b      	ldr	r3, [r3, #24]
 800d426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d42e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f023 0303 	bic.w	r3, r3, #3
 800d436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	68fa      	ldr	r2, [r7, #12]
 800d43e:	4313      	orrs	r3, r2
 800d440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	f023 0302 	bic.w	r3, r3, #2
 800d448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	689b      	ldr	r3, [r3, #8]
 800d44e:	697a      	ldr	r2, [r7, #20]
 800d450:	4313      	orrs	r3, r2
 800d452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	4a20      	ldr	r2, [pc, #128]	; (800d4d8 <TIM_OC1_SetConfig+0xd8>)
 800d458:	4293      	cmp	r3, r2
 800d45a:	d003      	beq.n	800d464 <TIM_OC1_SetConfig+0x64>
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	4a1f      	ldr	r2, [pc, #124]	; (800d4dc <TIM_OC1_SetConfig+0xdc>)
 800d460:	4293      	cmp	r3, r2
 800d462:	d10c      	bne.n	800d47e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	f023 0308 	bic.w	r3, r3, #8
 800d46a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	68db      	ldr	r3, [r3, #12]
 800d470:	697a      	ldr	r2, [r7, #20]
 800d472:	4313      	orrs	r3, r2
 800d474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	f023 0304 	bic.w	r3, r3, #4
 800d47c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	4a15      	ldr	r2, [pc, #84]	; (800d4d8 <TIM_OC1_SetConfig+0xd8>)
 800d482:	4293      	cmp	r3, r2
 800d484:	d003      	beq.n	800d48e <TIM_OC1_SetConfig+0x8e>
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	4a14      	ldr	r2, [pc, #80]	; (800d4dc <TIM_OC1_SetConfig+0xdc>)
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d111      	bne.n	800d4b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d494:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d49c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	695b      	ldr	r3, [r3, #20]
 800d4a2:	693a      	ldr	r2, [r7, #16]
 800d4a4:	4313      	orrs	r3, r2
 800d4a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	699b      	ldr	r3, [r3, #24]
 800d4ac:	693a      	ldr	r2, [r7, #16]
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	693a      	ldr	r2, [r7, #16]
 800d4b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	68fa      	ldr	r2, [r7, #12]
 800d4bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	685a      	ldr	r2, [r3, #4]
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	697a      	ldr	r2, [r7, #20]
 800d4ca:	621a      	str	r2, [r3, #32]
}
 800d4cc:	bf00      	nop
 800d4ce:	371c      	adds	r7, #28
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d6:	4770      	bx	lr
 800d4d8:	40010000 	.word	0x40010000
 800d4dc:	40010400 	.word	0x40010400

0800d4e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b087      	sub	sp, #28
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6a1b      	ldr	r3, [r3, #32]
 800d4ee:	f023 0210 	bic.w	r2, r3, #16
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6a1b      	ldr	r3, [r3, #32]
 800d4fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	685b      	ldr	r3, [r3, #4]
 800d500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	699b      	ldr	r3, [r3, #24]
 800d506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d50e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	021b      	lsls	r3, r3, #8
 800d51e:	68fa      	ldr	r2, [r7, #12]
 800d520:	4313      	orrs	r3, r2
 800d522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d524:	697b      	ldr	r3, [r7, #20]
 800d526:	f023 0320 	bic.w	r3, r3, #32
 800d52a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	689b      	ldr	r3, [r3, #8]
 800d530:	011b      	lsls	r3, r3, #4
 800d532:	697a      	ldr	r2, [r7, #20]
 800d534:	4313      	orrs	r3, r2
 800d536:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	4a22      	ldr	r2, [pc, #136]	; (800d5c4 <TIM_OC2_SetConfig+0xe4>)
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d003      	beq.n	800d548 <TIM_OC2_SetConfig+0x68>
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	4a21      	ldr	r2, [pc, #132]	; (800d5c8 <TIM_OC2_SetConfig+0xe8>)
 800d544:	4293      	cmp	r3, r2
 800d546:	d10d      	bne.n	800d564 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d548:	697b      	ldr	r3, [r7, #20]
 800d54a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d54e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	68db      	ldr	r3, [r3, #12]
 800d554:	011b      	lsls	r3, r3, #4
 800d556:	697a      	ldr	r2, [r7, #20]
 800d558:	4313      	orrs	r3, r2
 800d55a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d55c:	697b      	ldr	r3, [r7, #20]
 800d55e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d562:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	4a17      	ldr	r2, [pc, #92]	; (800d5c4 <TIM_OC2_SetConfig+0xe4>)
 800d568:	4293      	cmp	r3, r2
 800d56a:	d003      	beq.n	800d574 <TIM_OC2_SetConfig+0x94>
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	4a16      	ldr	r2, [pc, #88]	; (800d5c8 <TIM_OC2_SetConfig+0xe8>)
 800d570:	4293      	cmp	r3, r2
 800d572:	d113      	bne.n	800d59c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d57a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d57c:	693b      	ldr	r3, [r7, #16]
 800d57e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d582:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	695b      	ldr	r3, [r3, #20]
 800d588:	009b      	lsls	r3, r3, #2
 800d58a:	693a      	ldr	r2, [r7, #16]
 800d58c:	4313      	orrs	r3, r2
 800d58e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	699b      	ldr	r3, [r3, #24]
 800d594:	009b      	lsls	r3, r3, #2
 800d596:	693a      	ldr	r2, [r7, #16]
 800d598:	4313      	orrs	r3, r2
 800d59a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	693a      	ldr	r2, [r7, #16]
 800d5a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	68fa      	ldr	r2, [r7, #12]
 800d5a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	685a      	ldr	r2, [r3, #4]
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	697a      	ldr	r2, [r7, #20]
 800d5b4:	621a      	str	r2, [r3, #32]
}
 800d5b6:	bf00      	nop
 800d5b8:	371c      	adds	r7, #28
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c0:	4770      	bx	lr
 800d5c2:	bf00      	nop
 800d5c4:	40010000 	.word	0x40010000
 800d5c8:	40010400 	.word	0x40010400

0800d5cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b087      	sub	sp, #28
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
 800d5d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6a1b      	ldr	r3, [r3, #32]
 800d5da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6a1b      	ldr	r3, [r3, #32]
 800d5e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	685b      	ldr	r3, [r3, #4]
 800d5ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	69db      	ldr	r3, [r3, #28]
 800d5f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d5fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	f023 0303 	bic.w	r3, r3, #3
 800d602:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	68fa      	ldr	r2, [r7, #12]
 800d60a:	4313      	orrs	r3, r2
 800d60c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d60e:	697b      	ldr	r3, [r7, #20]
 800d610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d614:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	021b      	lsls	r3, r3, #8
 800d61c:	697a      	ldr	r2, [r7, #20]
 800d61e:	4313      	orrs	r3, r2
 800d620:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a21      	ldr	r2, [pc, #132]	; (800d6ac <TIM_OC3_SetConfig+0xe0>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d003      	beq.n	800d632 <TIM_OC3_SetConfig+0x66>
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	4a20      	ldr	r2, [pc, #128]	; (800d6b0 <TIM_OC3_SetConfig+0xe4>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d10d      	bne.n	800d64e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d632:	697b      	ldr	r3, [r7, #20]
 800d634:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d638:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	68db      	ldr	r3, [r3, #12]
 800d63e:	021b      	lsls	r3, r3, #8
 800d640:	697a      	ldr	r2, [r7, #20]
 800d642:	4313      	orrs	r3, r2
 800d644:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d646:	697b      	ldr	r3, [r7, #20]
 800d648:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d64c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	4a16      	ldr	r2, [pc, #88]	; (800d6ac <TIM_OC3_SetConfig+0xe0>)
 800d652:	4293      	cmp	r3, r2
 800d654:	d003      	beq.n	800d65e <TIM_OC3_SetConfig+0x92>
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	4a15      	ldr	r2, [pc, #84]	; (800d6b0 <TIM_OC3_SetConfig+0xe4>)
 800d65a:	4293      	cmp	r3, r2
 800d65c:	d113      	bne.n	800d686 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d65e:	693b      	ldr	r3, [r7, #16]
 800d660:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d666:	693b      	ldr	r3, [r7, #16]
 800d668:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d66c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	695b      	ldr	r3, [r3, #20]
 800d672:	011b      	lsls	r3, r3, #4
 800d674:	693a      	ldr	r2, [r7, #16]
 800d676:	4313      	orrs	r3, r2
 800d678:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	699b      	ldr	r3, [r3, #24]
 800d67e:	011b      	lsls	r3, r3, #4
 800d680:	693a      	ldr	r2, [r7, #16]
 800d682:	4313      	orrs	r3, r2
 800d684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	693a      	ldr	r2, [r7, #16]
 800d68a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	68fa      	ldr	r2, [r7, #12]
 800d690:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	685a      	ldr	r2, [r3, #4]
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	697a      	ldr	r2, [r7, #20]
 800d69e:	621a      	str	r2, [r3, #32]
}
 800d6a0:	bf00      	nop
 800d6a2:	371c      	adds	r7, #28
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr
 800d6ac:	40010000 	.word	0x40010000
 800d6b0:	40010400 	.word	0x40010400

0800d6b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b087      	sub	sp, #28
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
 800d6bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6a1b      	ldr	r3, [r3, #32]
 800d6c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	6a1b      	ldr	r3, [r3, #32]
 800d6ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	685b      	ldr	r3, [r3, #4]
 800d6d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	69db      	ldr	r3, [r3, #28]
 800d6da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d6e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d6ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	021b      	lsls	r3, r3, #8
 800d6f2:	68fa      	ldr	r2, [r7, #12]
 800d6f4:	4313      	orrs	r3, r2
 800d6f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d6f8:	693b      	ldr	r3, [r7, #16]
 800d6fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d6fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	689b      	ldr	r3, [r3, #8]
 800d704:	031b      	lsls	r3, r3, #12
 800d706:	693a      	ldr	r2, [r7, #16]
 800d708:	4313      	orrs	r3, r2
 800d70a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	4a12      	ldr	r2, [pc, #72]	; (800d758 <TIM_OC4_SetConfig+0xa4>)
 800d710:	4293      	cmp	r3, r2
 800d712:	d003      	beq.n	800d71c <TIM_OC4_SetConfig+0x68>
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	4a11      	ldr	r2, [pc, #68]	; (800d75c <TIM_OC4_SetConfig+0xa8>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d109      	bne.n	800d730 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d71c:	697b      	ldr	r3, [r7, #20]
 800d71e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d722:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	695b      	ldr	r3, [r3, #20]
 800d728:	019b      	lsls	r3, r3, #6
 800d72a:	697a      	ldr	r2, [r7, #20]
 800d72c:	4313      	orrs	r3, r2
 800d72e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	697a      	ldr	r2, [r7, #20]
 800d734:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	68fa      	ldr	r2, [r7, #12]
 800d73a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	685a      	ldr	r2, [r3, #4]
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	693a      	ldr	r2, [r7, #16]
 800d748:	621a      	str	r2, [r3, #32]
}
 800d74a:	bf00      	nop
 800d74c:	371c      	adds	r7, #28
 800d74e:	46bd      	mov	sp, r7
 800d750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d754:	4770      	bx	lr
 800d756:	bf00      	nop
 800d758:	40010000 	.word	0x40010000
 800d75c:	40010400 	.word	0x40010400

0800d760 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d760:	b480      	push	{r7}
 800d762:	b087      	sub	sp, #28
 800d764:	af00      	add	r7, sp, #0
 800d766:	60f8      	str	r0, [r7, #12]
 800d768:	60b9      	str	r1, [r7, #8]
 800d76a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	f003 031f 	and.w	r3, r3, #31
 800d772:	2201      	movs	r2, #1
 800d774:	fa02 f303 	lsl.w	r3, r2, r3
 800d778:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	6a1a      	ldr	r2, [r3, #32]
 800d77e:	697b      	ldr	r3, [r7, #20]
 800d780:	43db      	mvns	r3, r3
 800d782:	401a      	ands	r2, r3
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	6a1a      	ldr	r2, [r3, #32]
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	f003 031f 	and.w	r3, r3, #31
 800d792:	6879      	ldr	r1, [r7, #4]
 800d794:	fa01 f303 	lsl.w	r3, r1, r3
 800d798:	431a      	orrs	r2, r3
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	621a      	str	r2, [r3, #32]
}
 800d79e:	bf00      	nop
 800d7a0:	371c      	adds	r7, #28
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a8:	4770      	bx	lr
	...

0800d7ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b085      	sub	sp, #20
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
 800d7b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	d101      	bne.n	800d7c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d7c0:	2302      	movs	r3, #2
 800d7c2:	e05a      	b.n	800d87a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2202      	movs	r2, #2
 800d7d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	685b      	ldr	r3, [r3, #4]
 800d7da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	689b      	ldr	r3, [r3, #8]
 800d7e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	68fa      	ldr	r2, [r7, #12]
 800d7f2:	4313      	orrs	r3, r2
 800d7f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	68fa      	ldr	r2, [r7, #12]
 800d7fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	4a21      	ldr	r2, [pc, #132]	; (800d888 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d804:	4293      	cmp	r3, r2
 800d806:	d022      	beq.n	800d84e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d810:	d01d      	beq.n	800d84e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	4a1d      	ldr	r2, [pc, #116]	; (800d88c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d818:	4293      	cmp	r3, r2
 800d81a:	d018      	beq.n	800d84e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a1b      	ldr	r2, [pc, #108]	; (800d890 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d822:	4293      	cmp	r3, r2
 800d824:	d013      	beq.n	800d84e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	4a1a      	ldr	r2, [pc, #104]	; (800d894 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d00e      	beq.n	800d84e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	4a18      	ldr	r2, [pc, #96]	; (800d898 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d009      	beq.n	800d84e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	4a17      	ldr	r2, [pc, #92]	; (800d89c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d840:	4293      	cmp	r3, r2
 800d842:	d004      	beq.n	800d84e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a15      	ldr	r2, [pc, #84]	; (800d8a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d84a:	4293      	cmp	r3, r2
 800d84c:	d10c      	bne.n	800d868 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d854:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	685b      	ldr	r3, [r3, #4]
 800d85a:	68ba      	ldr	r2, [r7, #8]
 800d85c:	4313      	orrs	r3, r2
 800d85e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	68ba      	ldr	r2, [r7, #8]
 800d866:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	2201      	movs	r2, #1
 800d86c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2200      	movs	r2, #0
 800d874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d878:	2300      	movs	r3, #0
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	3714      	adds	r7, #20
 800d87e:	46bd      	mov	sp, r7
 800d880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d884:	4770      	bx	lr
 800d886:	bf00      	nop
 800d888:	40010000 	.word	0x40010000
 800d88c:	40000400 	.word	0x40000400
 800d890:	40000800 	.word	0x40000800
 800d894:	40000c00 	.word	0x40000c00
 800d898:	40010400 	.word	0x40010400
 800d89c:	40014000 	.word	0x40014000
 800d8a0:	40001800 	.word	0x40001800

0800d8a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b085      	sub	sp, #20
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
 800d8ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d101      	bne.n	800d8c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d8bc:	2302      	movs	r3, #2
 800d8be:	e03d      	b.n	800d93c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2201      	movs	r2, #1
 800d8c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	68db      	ldr	r3, [r3, #12]
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	689b      	ldr	r3, [r3, #8]
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	685b      	ldr	r3, [r3, #4]
 800d8ee:	4313      	orrs	r3, r2
 800d8f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	4313      	orrs	r3, r2
 800d8fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d906:	683b      	ldr	r3, [r7, #0]
 800d908:	691b      	ldr	r3, [r3, #16]
 800d90a:	4313      	orrs	r3, r2
 800d90c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	695b      	ldr	r3, [r3, #20]
 800d918:	4313      	orrs	r3, r2
 800d91a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	69db      	ldr	r3, [r3, #28]
 800d926:	4313      	orrs	r3, r2
 800d928:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	68fa      	ldr	r2, [r7, #12]
 800d930:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d93a:	2300      	movs	r3, #0
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3714      	adds	r7, #20
 800d940:	46bd      	mov	sp, r7
 800d942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d946:	4770      	bx	lr

0800d948 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d948:	b480      	push	{r7}
 800d94a:	b083      	sub	sp, #12
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d950:	bf00      	nop
 800d952:	370c      	adds	r7, #12
 800d954:	46bd      	mov	sp, r7
 800d956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95a:	4770      	bx	lr

0800d95c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d95c:	b480      	push	{r7}
 800d95e:	b083      	sub	sp, #12
 800d960:	af00      	add	r7, sp, #0
 800d962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d964:	bf00      	nop
 800d966:	370c      	adds	r7, #12
 800d968:	46bd      	mov	sp, r7
 800d96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96e:	4770      	bx	lr

0800d970 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b082      	sub	sp, #8
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d101      	bne.n	800d982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d97e:	2301      	movs	r3, #1
 800d980:	e03f      	b.n	800da02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d988:	b2db      	uxtb	r3, r3
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d106      	bne.n	800d99c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	2200      	movs	r2, #0
 800d992:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f7f8 fae6 	bl	8005f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2224      	movs	r2, #36	; 0x24
 800d9a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	68da      	ldr	r2, [r3, #12]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d9b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d9b4:	6878      	ldr	r0, [r7, #4]
 800d9b6:	f000 f829 	bl	800da0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	691a      	ldr	r2, [r3, #16]
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d9c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	695a      	ldr	r2, [r3, #20]
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d9d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	68da      	ldr	r2, [r3, #12]
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d9e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2220      	movs	r2, #32
 800d9f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2220      	movs	r2, #32
 800d9fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800da00:	2300      	movs	r3, #0
}
 800da02:	4618      	mov	r0, r3
 800da04:	3708      	adds	r7, #8
 800da06:	46bd      	mov	sp, r7
 800da08:	bd80      	pop	{r7, pc}
	...

0800da0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800da0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da10:	b085      	sub	sp, #20
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	691b      	ldr	r3, [r3, #16]
 800da1c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	68da      	ldr	r2, [r3, #12]
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	430a      	orrs	r2, r1
 800da2a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	689a      	ldr	r2, [r3, #8]
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	691b      	ldr	r3, [r3, #16]
 800da34:	431a      	orrs	r2, r3
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	695b      	ldr	r3, [r3, #20]
 800da3a:	431a      	orrs	r2, r3
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	69db      	ldr	r3, [r3, #28]
 800da40:	4313      	orrs	r3, r2
 800da42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	68db      	ldr	r3, [r3, #12]
 800da4a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800da4e:	f023 030c 	bic.w	r3, r3, #12
 800da52:	687a      	ldr	r2, [r7, #4]
 800da54:	6812      	ldr	r2, [r2, #0]
 800da56:	68f9      	ldr	r1, [r7, #12]
 800da58:	430b      	orrs	r3, r1
 800da5a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	695b      	ldr	r3, [r3, #20]
 800da62:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	699a      	ldr	r2, [r3, #24]
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	430a      	orrs	r2, r1
 800da70:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	69db      	ldr	r3, [r3, #28]
 800da76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800da7a:	f040 818b 	bne.w	800dd94 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	4ac1      	ldr	r2, [pc, #772]	; (800dd88 <UART_SetConfig+0x37c>)
 800da84:	4293      	cmp	r3, r2
 800da86:	d005      	beq.n	800da94 <UART_SetConfig+0x88>
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	4abf      	ldr	r2, [pc, #764]	; (800dd8c <UART_SetConfig+0x380>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	f040 80bd 	bne.w	800dc0e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800da94:	f7fc fbcc 	bl	800a230 <HAL_RCC_GetPCLK2Freq>
 800da98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	461d      	mov	r5, r3
 800da9e:	f04f 0600 	mov.w	r6, #0
 800daa2:	46a8      	mov	r8, r5
 800daa4:	46b1      	mov	r9, r6
 800daa6:	eb18 0308 	adds.w	r3, r8, r8
 800daaa:	eb49 0409 	adc.w	r4, r9, r9
 800daae:	4698      	mov	r8, r3
 800dab0:	46a1      	mov	r9, r4
 800dab2:	eb18 0805 	adds.w	r8, r8, r5
 800dab6:	eb49 0906 	adc.w	r9, r9, r6
 800daba:	f04f 0100 	mov.w	r1, #0
 800dabe:	f04f 0200 	mov.w	r2, #0
 800dac2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dac6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800daca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dace:	4688      	mov	r8, r1
 800dad0:	4691      	mov	r9, r2
 800dad2:	eb18 0005 	adds.w	r0, r8, r5
 800dad6:	eb49 0106 	adc.w	r1, r9, r6
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	685b      	ldr	r3, [r3, #4]
 800dade:	461d      	mov	r5, r3
 800dae0:	f04f 0600 	mov.w	r6, #0
 800dae4:	196b      	adds	r3, r5, r5
 800dae6:	eb46 0406 	adc.w	r4, r6, r6
 800daea:	461a      	mov	r2, r3
 800daec:	4623      	mov	r3, r4
 800daee:	f7f3 f8e3 	bl	8000cb8 <__aeabi_uldivmod>
 800daf2:	4603      	mov	r3, r0
 800daf4:	460c      	mov	r4, r1
 800daf6:	461a      	mov	r2, r3
 800daf8:	4ba5      	ldr	r3, [pc, #660]	; (800dd90 <UART_SetConfig+0x384>)
 800dafa:	fba3 2302 	umull	r2, r3, r3, r2
 800dafe:	095b      	lsrs	r3, r3, #5
 800db00:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	461d      	mov	r5, r3
 800db08:	f04f 0600 	mov.w	r6, #0
 800db0c:	46a9      	mov	r9, r5
 800db0e:	46b2      	mov	sl, r6
 800db10:	eb19 0309 	adds.w	r3, r9, r9
 800db14:	eb4a 040a 	adc.w	r4, sl, sl
 800db18:	4699      	mov	r9, r3
 800db1a:	46a2      	mov	sl, r4
 800db1c:	eb19 0905 	adds.w	r9, r9, r5
 800db20:	eb4a 0a06 	adc.w	sl, sl, r6
 800db24:	f04f 0100 	mov.w	r1, #0
 800db28:	f04f 0200 	mov.w	r2, #0
 800db2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800db30:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800db34:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800db38:	4689      	mov	r9, r1
 800db3a:	4692      	mov	sl, r2
 800db3c:	eb19 0005 	adds.w	r0, r9, r5
 800db40:	eb4a 0106 	adc.w	r1, sl, r6
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	685b      	ldr	r3, [r3, #4]
 800db48:	461d      	mov	r5, r3
 800db4a:	f04f 0600 	mov.w	r6, #0
 800db4e:	196b      	adds	r3, r5, r5
 800db50:	eb46 0406 	adc.w	r4, r6, r6
 800db54:	461a      	mov	r2, r3
 800db56:	4623      	mov	r3, r4
 800db58:	f7f3 f8ae 	bl	8000cb8 <__aeabi_uldivmod>
 800db5c:	4603      	mov	r3, r0
 800db5e:	460c      	mov	r4, r1
 800db60:	461a      	mov	r2, r3
 800db62:	4b8b      	ldr	r3, [pc, #556]	; (800dd90 <UART_SetConfig+0x384>)
 800db64:	fba3 1302 	umull	r1, r3, r3, r2
 800db68:	095b      	lsrs	r3, r3, #5
 800db6a:	2164      	movs	r1, #100	; 0x64
 800db6c:	fb01 f303 	mul.w	r3, r1, r3
 800db70:	1ad3      	subs	r3, r2, r3
 800db72:	00db      	lsls	r3, r3, #3
 800db74:	3332      	adds	r3, #50	; 0x32
 800db76:	4a86      	ldr	r2, [pc, #536]	; (800dd90 <UART_SetConfig+0x384>)
 800db78:	fba2 2303 	umull	r2, r3, r2, r3
 800db7c:	095b      	lsrs	r3, r3, #5
 800db7e:	005b      	lsls	r3, r3, #1
 800db80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800db84:	4498      	add	r8, r3
 800db86:	68bb      	ldr	r3, [r7, #8]
 800db88:	461d      	mov	r5, r3
 800db8a:	f04f 0600 	mov.w	r6, #0
 800db8e:	46a9      	mov	r9, r5
 800db90:	46b2      	mov	sl, r6
 800db92:	eb19 0309 	adds.w	r3, r9, r9
 800db96:	eb4a 040a 	adc.w	r4, sl, sl
 800db9a:	4699      	mov	r9, r3
 800db9c:	46a2      	mov	sl, r4
 800db9e:	eb19 0905 	adds.w	r9, r9, r5
 800dba2:	eb4a 0a06 	adc.w	sl, sl, r6
 800dba6:	f04f 0100 	mov.w	r1, #0
 800dbaa:	f04f 0200 	mov.w	r2, #0
 800dbae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dbb2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dbb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dbba:	4689      	mov	r9, r1
 800dbbc:	4692      	mov	sl, r2
 800dbbe:	eb19 0005 	adds.w	r0, r9, r5
 800dbc2:	eb4a 0106 	adc.w	r1, sl, r6
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	685b      	ldr	r3, [r3, #4]
 800dbca:	461d      	mov	r5, r3
 800dbcc:	f04f 0600 	mov.w	r6, #0
 800dbd0:	196b      	adds	r3, r5, r5
 800dbd2:	eb46 0406 	adc.w	r4, r6, r6
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	4623      	mov	r3, r4
 800dbda:	f7f3 f86d 	bl	8000cb8 <__aeabi_uldivmod>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	460c      	mov	r4, r1
 800dbe2:	461a      	mov	r2, r3
 800dbe4:	4b6a      	ldr	r3, [pc, #424]	; (800dd90 <UART_SetConfig+0x384>)
 800dbe6:	fba3 1302 	umull	r1, r3, r3, r2
 800dbea:	095b      	lsrs	r3, r3, #5
 800dbec:	2164      	movs	r1, #100	; 0x64
 800dbee:	fb01 f303 	mul.w	r3, r1, r3
 800dbf2:	1ad3      	subs	r3, r2, r3
 800dbf4:	00db      	lsls	r3, r3, #3
 800dbf6:	3332      	adds	r3, #50	; 0x32
 800dbf8:	4a65      	ldr	r2, [pc, #404]	; (800dd90 <UART_SetConfig+0x384>)
 800dbfa:	fba2 2303 	umull	r2, r3, r2, r3
 800dbfe:	095b      	lsrs	r3, r3, #5
 800dc00:	f003 0207 	and.w	r2, r3, #7
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	4442      	add	r2, r8
 800dc0a:	609a      	str	r2, [r3, #8]
 800dc0c:	e26f      	b.n	800e0ee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800dc0e:	f7fc fafb 	bl	800a208 <HAL_RCC_GetPCLK1Freq>
 800dc12:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800dc14:	68bb      	ldr	r3, [r7, #8]
 800dc16:	461d      	mov	r5, r3
 800dc18:	f04f 0600 	mov.w	r6, #0
 800dc1c:	46a8      	mov	r8, r5
 800dc1e:	46b1      	mov	r9, r6
 800dc20:	eb18 0308 	adds.w	r3, r8, r8
 800dc24:	eb49 0409 	adc.w	r4, r9, r9
 800dc28:	4698      	mov	r8, r3
 800dc2a:	46a1      	mov	r9, r4
 800dc2c:	eb18 0805 	adds.w	r8, r8, r5
 800dc30:	eb49 0906 	adc.w	r9, r9, r6
 800dc34:	f04f 0100 	mov.w	r1, #0
 800dc38:	f04f 0200 	mov.w	r2, #0
 800dc3c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dc40:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dc44:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dc48:	4688      	mov	r8, r1
 800dc4a:	4691      	mov	r9, r2
 800dc4c:	eb18 0005 	adds.w	r0, r8, r5
 800dc50:	eb49 0106 	adc.w	r1, r9, r6
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	685b      	ldr	r3, [r3, #4]
 800dc58:	461d      	mov	r5, r3
 800dc5a:	f04f 0600 	mov.w	r6, #0
 800dc5e:	196b      	adds	r3, r5, r5
 800dc60:	eb46 0406 	adc.w	r4, r6, r6
 800dc64:	461a      	mov	r2, r3
 800dc66:	4623      	mov	r3, r4
 800dc68:	f7f3 f826 	bl	8000cb8 <__aeabi_uldivmod>
 800dc6c:	4603      	mov	r3, r0
 800dc6e:	460c      	mov	r4, r1
 800dc70:	461a      	mov	r2, r3
 800dc72:	4b47      	ldr	r3, [pc, #284]	; (800dd90 <UART_SetConfig+0x384>)
 800dc74:	fba3 2302 	umull	r2, r3, r3, r2
 800dc78:	095b      	lsrs	r3, r3, #5
 800dc7a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	461d      	mov	r5, r3
 800dc82:	f04f 0600 	mov.w	r6, #0
 800dc86:	46a9      	mov	r9, r5
 800dc88:	46b2      	mov	sl, r6
 800dc8a:	eb19 0309 	adds.w	r3, r9, r9
 800dc8e:	eb4a 040a 	adc.w	r4, sl, sl
 800dc92:	4699      	mov	r9, r3
 800dc94:	46a2      	mov	sl, r4
 800dc96:	eb19 0905 	adds.w	r9, r9, r5
 800dc9a:	eb4a 0a06 	adc.w	sl, sl, r6
 800dc9e:	f04f 0100 	mov.w	r1, #0
 800dca2:	f04f 0200 	mov.w	r2, #0
 800dca6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dcaa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dcae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dcb2:	4689      	mov	r9, r1
 800dcb4:	4692      	mov	sl, r2
 800dcb6:	eb19 0005 	adds.w	r0, r9, r5
 800dcba:	eb4a 0106 	adc.w	r1, sl, r6
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	685b      	ldr	r3, [r3, #4]
 800dcc2:	461d      	mov	r5, r3
 800dcc4:	f04f 0600 	mov.w	r6, #0
 800dcc8:	196b      	adds	r3, r5, r5
 800dcca:	eb46 0406 	adc.w	r4, r6, r6
 800dcce:	461a      	mov	r2, r3
 800dcd0:	4623      	mov	r3, r4
 800dcd2:	f7f2 fff1 	bl	8000cb8 <__aeabi_uldivmod>
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	460c      	mov	r4, r1
 800dcda:	461a      	mov	r2, r3
 800dcdc:	4b2c      	ldr	r3, [pc, #176]	; (800dd90 <UART_SetConfig+0x384>)
 800dcde:	fba3 1302 	umull	r1, r3, r3, r2
 800dce2:	095b      	lsrs	r3, r3, #5
 800dce4:	2164      	movs	r1, #100	; 0x64
 800dce6:	fb01 f303 	mul.w	r3, r1, r3
 800dcea:	1ad3      	subs	r3, r2, r3
 800dcec:	00db      	lsls	r3, r3, #3
 800dcee:	3332      	adds	r3, #50	; 0x32
 800dcf0:	4a27      	ldr	r2, [pc, #156]	; (800dd90 <UART_SetConfig+0x384>)
 800dcf2:	fba2 2303 	umull	r2, r3, r2, r3
 800dcf6:	095b      	lsrs	r3, r3, #5
 800dcf8:	005b      	lsls	r3, r3, #1
 800dcfa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800dcfe:	4498      	add	r8, r3
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	461d      	mov	r5, r3
 800dd04:	f04f 0600 	mov.w	r6, #0
 800dd08:	46a9      	mov	r9, r5
 800dd0a:	46b2      	mov	sl, r6
 800dd0c:	eb19 0309 	adds.w	r3, r9, r9
 800dd10:	eb4a 040a 	adc.w	r4, sl, sl
 800dd14:	4699      	mov	r9, r3
 800dd16:	46a2      	mov	sl, r4
 800dd18:	eb19 0905 	adds.w	r9, r9, r5
 800dd1c:	eb4a 0a06 	adc.w	sl, sl, r6
 800dd20:	f04f 0100 	mov.w	r1, #0
 800dd24:	f04f 0200 	mov.w	r2, #0
 800dd28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dd2c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dd30:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dd34:	4689      	mov	r9, r1
 800dd36:	4692      	mov	sl, r2
 800dd38:	eb19 0005 	adds.w	r0, r9, r5
 800dd3c:	eb4a 0106 	adc.w	r1, sl, r6
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	685b      	ldr	r3, [r3, #4]
 800dd44:	461d      	mov	r5, r3
 800dd46:	f04f 0600 	mov.w	r6, #0
 800dd4a:	196b      	adds	r3, r5, r5
 800dd4c:	eb46 0406 	adc.w	r4, r6, r6
 800dd50:	461a      	mov	r2, r3
 800dd52:	4623      	mov	r3, r4
 800dd54:	f7f2 ffb0 	bl	8000cb8 <__aeabi_uldivmod>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	460c      	mov	r4, r1
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	4b0c      	ldr	r3, [pc, #48]	; (800dd90 <UART_SetConfig+0x384>)
 800dd60:	fba3 1302 	umull	r1, r3, r3, r2
 800dd64:	095b      	lsrs	r3, r3, #5
 800dd66:	2164      	movs	r1, #100	; 0x64
 800dd68:	fb01 f303 	mul.w	r3, r1, r3
 800dd6c:	1ad3      	subs	r3, r2, r3
 800dd6e:	00db      	lsls	r3, r3, #3
 800dd70:	3332      	adds	r3, #50	; 0x32
 800dd72:	4a07      	ldr	r2, [pc, #28]	; (800dd90 <UART_SetConfig+0x384>)
 800dd74:	fba2 2303 	umull	r2, r3, r2, r3
 800dd78:	095b      	lsrs	r3, r3, #5
 800dd7a:	f003 0207 	and.w	r2, r3, #7
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	4442      	add	r2, r8
 800dd84:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800dd86:	e1b2      	b.n	800e0ee <UART_SetConfig+0x6e2>
 800dd88:	40011000 	.word	0x40011000
 800dd8c:	40011400 	.word	0x40011400
 800dd90:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	4ad7      	ldr	r2, [pc, #860]	; (800e0f8 <UART_SetConfig+0x6ec>)
 800dd9a:	4293      	cmp	r3, r2
 800dd9c:	d005      	beq.n	800ddaa <UART_SetConfig+0x39e>
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	4ad6      	ldr	r2, [pc, #856]	; (800e0fc <UART_SetConfig+0x6f0>)
 800dda4:	4293      	cmp	r3, r2
 800dda6:	f040 80d1 	bne.w	800df4c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800ddaa:	f7fc fa41 	bl	800a230 <HAL_RCC_GetPCLK2Freq>
 800ddae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ddb0:	68bb      	ldr	r3, [r7, #8]
 800ddb2:	469a      	mov	sl, r3
 800ddb4:	f04f 0b00 	mov.w	fp, #0
 800ddb8:	46d0      	mov	r8, sl
 800ddba:	46d9      	mov	r9, fp
 800ddbc:	eb18 0308 	adds.w	r3, r8, r8
 800ddc0:	eb49 0409 	adc.w	r4, r9, r9
 800ddc4:	4698      	mov	r8, r3
 800ddc6:	46a1      	mov	r9, r4
 800ddc8:	eb18 080a 	adds.w	r8, r8, sl
 800ddcc:	eb49 090b 	adc.w	r9, r9, fp
 800ddd0:	f04f 0100 	mov.w	r1, #0
 800ddd4:	f04f 0200 	mov.w	r2, #0
 800ddd8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dddc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dde0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dde4:	4688      	mov	r8, r1
 800dde6:	4691      	mov	r9, r2
 800dde8:	eb1a 0508 	adds.w	r5, sl, r8
 800ddec:	eb4b 0609 	adc.w	r6, fp, r9
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	685b      	ldr	r3, [r3, #4]
 800ddf4:	4619      	mov	r1, r3
 800ddf6:	f04f 0200 	mov.w	r2, #0
 800ddfa:	f04f 0300 	mov.w	r3, #0
 800ddfe:	f04f 0400 	mov.w	r4, #0
 800de02:	0094      	lsls	r4, r2, #2
 800de04:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800de08:	008b      	lsls	r3, r1, #2
 800de0a:	461a      	mov	r2, r3
 800de0c:	4623      	mov	r3, r4
 800de0e:	4628      	mov	r0, r5
 800de10:	4631      	mov	r1, r6
 800de12:	f7f2 ff51 	bl	8000cb8 <__aeabi_uldivmod>
 800de16:	4603      	mov	r3, r0
 800de18:	460c      	mov	r4, r1
 800de1a:	461a      	mov	r2, r3
 800de1c:	4bb8      	ldr	r3, [pc, #736]	; (800e100 <UART_SetConfig+0x6f4>)
 800de1e:	fba3 2302 	umull	r2, r3, r3, r2
 800de22:	095b      	lsrs	r3, r3, #5
 800de24:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	469b      	mov	fp, r3
 800de2c:	f04f 0c00 	mov.w	ip, #0
 800de30:	46d9      	mov	r9, fp
 800de32:	46e2      	mov	sl, ip
 800de34:	eb19 0309 	adds.w	r3, r9, r9
 800de38:	eb4a 040a 	adc.w	r4, sl, sl
 800de3c:	4699      	mov	r9, r3
 800de3e:	46a2      	mov	sl, r4
 800de40:	eb19 090b 	adds.w	r9, r9, fp
 800de44:	eb4a 0a0c 	adc.w	sl, sl, ip
 800de48:	f04f 0100 	mov.w	r1, #0
 800de4c:	f04f 0200 	mov.w	r2, #0
 800de50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800de54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800de58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800de5c:	4689      	mov	r9, r1
 800de5e:	4692      	mov	sl, r2
 800de60:	eb1b 0509 	adds.w	r5, fp, r9
 800de64:	eb4c 060a 	adc.w	r6, ip, sl
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	685b      	ldr	r3, [r3, #4]
 800de6c:	4619      	mov	r1, r3
 800de6e:	f04f 0200 	mov.w	r2, #0
 800de72:	f04f 0300 	mov.w	r3, #0
 800de76:	f04f 0400 	mov.w	r4, #0
 800de7a:	0094      	lsls	r4, r2, #2
 800de7c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800de80:	008b      	lsls	r3, r1, #2
 800de82:	461a      	mov	r2, r3
 800de84:	4623      	mov	r3, r4
 800de86:	4628      	mov	r0, r5
 800de88:	4631      	mov	r1, r6
 800de8a:	f7f2 ff15 	bl	8000cb8 <__aeabi_uldivmod>
 800de8e:	4603      	mov	r3, r0
 800de90:	460c      	mov	r4, r1
 800de92:	461a      	mov	r2, r3
 800de94:	4b9a      	ldr	r3, [pc, #616]	; (800e100 <UART_SetConfig+0x6f4>)
 800de96:	fba3 1302 	umull	r1, r3, r3, r2
 800de9a:	095b      	lsrs	r3, r3, #5
 800de9c:	2164      	movs	r1, #100	; 0x64
 800de9e:	fb01 f303 	mul.w	r3, r1, r3
 800dea2:	1ad3      	subs	r3, r2, r3
 800dea4:	011b      	lsls	r3, r3, #4
 800dea6:	3332      	adds	r3, #50	; 0x32
 800dea8:	4a95      	ldr	r2, [pc, #596]	; (800e100 <UART_SetConfig+0x6f4>)
 800deaa:	fba2 2303 	umull	r2, r3, r2, r3
 800deae:	095b      	lsrs	r3, r3, #5
 800deb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800deb4:	4498      	add	r8, r3
 800deb6:	68bb      	ldr	r3, [r7, #8]
 800deb8:	469b      	mov	fp, r3
 800deba:	f04f 0c00 	mov.w	ip, #0
 800debe:	46d9      	mov	r9, fp
 800dec0:	46e2      	mov	sl, ip
 800dec2:	eb19 0309 	adds.w	r3, r9, r9
 800dec6:	eb4a 040a 	adc.w	r4, sl, sl
 800deca:	4699      	mov	r9, r3
 800decc:	46a2      	mov	sl, r4
 800dece:	eb19 090b 	adds.w	r9, r9, fp
 800ded2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ded6:	f04f 0100 	mov.w	r1, #0
 800deda:	f04f 0200 	mov.w	r2, #0
 800dede:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dee2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dee6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800deea:	4689      	mov	r9, r1
 800deec:	4692      	mov	sl, r2
 800deee:	eb1b 0509 	adds.w	r5, fp, r9
 800def2:	eb4c 060a 	adc.w	r6, ip, sl
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	685b      	ldr	r3, [r3, #4]
 800defa:	4619      	mov	r1, r3
 800defc:	f04f 0200 	mov.w	r2, #0
 800df00:	f04f 0300 	mov.w	r3, #0
 800df04:	f04f 0400 	mov.w	r4, #0
 800df08:	0094      	lsls	r4, r2, #2
 800df0a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800df0e:	008b      	lsls	r3, r1, #2
 800df10:	461a      	mov	r2, r3
 800df12:	4623      	mov	r3, r4
 800df14:	4628      	mov	r0, r5
 800df16:	4631      	mov	r1, r6
 800df18:	f7f2 fece 	bl	8000cb8 <__aeabi_uldivmod>
 800df1c:	4603      	mov	r3, r0
 800df1e:	460c      	mov	r4, r1
 800df20:	461a      	mov	r2, r3
 800df22:	4b77      	ldr	r3, [pc, #476]	; (800e100 <UART_SetConfig+0x6f4>)
 800df24:	fba3 1302 	umull	r1, r3, r3, r2
 800df28:	095b      	lsrs	r3, r3, #5
 800df2a:	2164      	movs	r1, #100	; 0x64
 800df2c:	fb01 f303 	mul.w	r3, r1, r3
 800df30:	1ad3      	subs	r3, r2, r3
 800df32:	011b      	lsls	r3, r3, #4
 800df34:	3332      	adds	r3, #50	; 0x32
 800df36:	4a72      	ldr	r2, [pc, #456]	; (800e100 <UART_SetConfig+0x6f4>)
 800df38:	fba2 2303 	umull	r2, r3, r2, r3
 800df3c:	095b      	lsrs	r3, r3, #5
 800df3e:	f003 020f 	and.w	r2, r3, #15
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	4442      	add	r2, r8
 800df48:	609a      	str	r2, [r3, #8]
 800df4a:	e0d0      	b.n	800e0ee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800df4c:	f7fc f95c 	bl	800a208 <HAL_RCC_GetPCLK1Freq>
 800df50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	469a      	mov	sl, r3
 800df56:	f04f 0b00 	mov.w	fp, #0
 800df5a:	46d0      	mov	r8, sl
 800df5c:	46d9      	mov	r9, fp
 800df5e:	eb18 0308 	adds.w	r3, r8, r8
 800df62:	eb49 0409 	adc.w	r4, r9, r9
 800df66:	4698      	mov	r8, r3
 800df68:	46a1      	mov	r9, r4
 800df6a:	eb18 080a 	adds.w	r8, r8, sl
 800df6e:	eb49 090b 	adc.w	r9, r9, fp
 800df72:	f04f 0100 	mov.w	r1, #0
 800df76:	f04f 0200 	mov.w	r2, #0
 800df7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800df7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800df82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800df86:	4688      	mov	r8, r1
 800df88:	4691      	mov	r9, r2
 800df8a:	eb1a 0508 	adds.w	r5, sl, r8
 800df8e:	eb4b 0609 	adc.w	r6, fp, r9
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	685b      	ldr	r3, [r3, #4]
 800df96:	4619      	mov	r1, r3
 800df98:	f04f 0200 	mov.w	r2, #0
 800df9c:	f04f 0300 	mov.w	r3, #0
 800dfa0:	f04f 0400 	mov.w	r4, #0
 800dfa4:	0094      	lsls	r4, r2, #2
 800dfa6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dfaa:	008b      	lsls	r3, r1, #2
 800dfac:	461a      	mov	r2, r3
 800dfae:	4623      	mov	r3, r4
 800dfb0:	4628      	mov	r0, r5
 800dfb2:	4631      	mov	r1, r6
 800dfb4:	f7f2 fe80 	bl	8000cb8 <__aeabi_uldivmod>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	460c      	mov	r4, r1
 800dfbc:	461a      	mov	r2, r3
 800dfbe:	4b50      	ldr	r3, [pc, #320]	; (800e100 <UART_SetConfig+0x6f4>)
 800dfc0:	fba3 2302 	umull	r2, r3, r3, r2
 800dfc4:	095b      	lsrs	r3, r3, #5
 800dfc6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	469b      	mov	fp, r3
 800dfce:	f04f 0c00 	mov.w	ip, #0
 800dfd2:	46d9      	mov	r9, fp
 800dfd4:	46e2      	mov	sl, ip
 800dfd6:	eb19 0309 	adds.w	r3, r9, r9
 800dfda:	eb4a 040a 	adc.w	r4, sl, sl
 800dfde:	4699      	mov	r9, r3
 800dfe0:	46a2      	mov	sl, r4
 800dfe2:	eb19 090b 	adds.w	r9, r9, fp
 800dfe6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dfea:	f04f 0100 	mov.w	r1, #0
 800dfee:	f04f 0200 	mov.w	r2, #0
 800dff2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dff6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dffa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dffe:	4689      	mov	r9, r1
 800e000:	4692      	mov	sl, r2
 800e002:	eb1b 0509 	adds.w	r5, fp, r9
 800e006:	eb4c 060a 	adc.w	r6, ip, sl
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	685b      	ldr	r3, [r3, #4]
 800e00e:	4619      	mov	r1, r3
 800e010:	f04f 0200 	mov.w	r2, #0
 800e014:	f04f 0300 	mov.w	r3, #0
 800e018:	f04f 0400 	mov.w	r4, #0
 800e01c:	0094      	lsls	r4, r2, #2
 800e01e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e022:	008b      	lsls	r3, r1, #2
 800e024:	461a      	mov	r2, r3
 800e026:	4623      	mov	r3, r4
 800e028:	4628      	mov	r0, r5
 800e02a:	4631      	mov	r1, r6
 800e02c:	f7f2 fe44 	bl	8000cb8 <__aeabi_uldivmod>
 800e030:	4603      	mov	r3, r0
 800e032:	460c      	mov	r4, r1
 800e034:	461a      	mov	r2, r3
 800e036:	4b32      	ldr	r3, [pc, #200]	; (800e100 <UART_SetConfig+0x6f4>)
 800e038:	fba3 1302 	umull	r1, r3, r3, r2
 800e03c:	095b      	lsrs	r3, r3, #5
 800e03e:	2164      	movs	r1, #100	; 0x64
 800e040:	fb01 f303 	mul.w	r3, r1, r3
 800e044:	1ad3      	subs	r3, r2, r3
 800e046:	011b      	lsls	r3, r3, #4
 800e048:	3332      	adds	r3, #50	; 0x32
 800e04a:	4a2d      	ldr	r2, [pc, #180]	; (800e100 <UART_SetConfig+0x6f4>)
 800e04c:	fba2 2303 	umull	r2, r3, r2, r3
 800e050:	095b      	lsrs	r3, r3, #5
 800e052:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e056:	4498      	add	r8, r3
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	469b      	mov	fp, r3
 800e05c:	f04f 0c00 	mov.w	ip, #0
 800e060:	46d9      	mov	r9, fp
 800e062:	46e2      	mov	sl, ip
 800e064:	eb19 0309 	adds.w	r3, r9, r9
 800e068:	eb4a 040a 	adc.w	r4, sl, sl
 800e06c:	4699      	mov	r9, r3
 800e06e:	46a2      	mov	sl, r4
 800e070:	eb19 090b 	adds.w	r9, r9, fp
 800e074:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e078:	f04f 0100 	mov.w	r1, #0
 800e07c:	f04f 0200 	mov.w	r2, #0
 800e080:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e084:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e088:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e08c:	4689      	mov	r9, r1
 800e08e:	4692      	mov	sl, r2
 800e090:	eb1b 0509 	adds.w	r5, fp, r9
 800e094:	eb4c 060a 	adc.w	r6, ip, sl
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	685b      	ldr	r3, [r3, #4]
 800e09c:	4619      	mov	r1, r3
 800e09e:	f04f 0200 	mov.w	r2, #0
 800e0a2:	f04f 0300 	mov.w	r3, #0
 800e0a6:	f04f 0400 	mov.w	r4, #0
 800e0aa:	0094      	lsls	r4, r2, #2
 800e0ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e0b0:	008b      	lsls	r3, r1, #2
 800e0b2:	461a      	mov	r2, r3
 800e0b4:	4623      	mov	r3, r4
 800e0b6:	4628      	mov	r0, r5
 800e0b8:	4631      	mov	r1, r6
 800e0ba:	f7f2 fdfd 	bl	8000cb8 <__aeabi_uldivmod>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	460c      	mov	r4, r1
 800e0c2:	461a      	mov	r2, r3
 800e0c4:	4b0e      	ldr	r3, [pc, #56]	; (800e100 <UART_SetConfig+0x6f4>)
 800e0c6:	fba3 1302 	umull	r1, r3, r3, r2
 800e0ca:	095b      	lsrs	r3, r3, #5
 800e0cc:	2164      	movs	r1, #100	; 0x64
 800e0ce:	fb01 f303 	mul.w	r3, r1, r3
 800e0d2:	1ad3      	subs	r3, r2, r3
 800e0d4:	011b      	lsls	r3, r3, #4
 800e0d6:	3332      	adds	r3, #50	; 0x32
 800e0d8:	4a09      	ldr	r2, [pc, #36]	; (800e100 <UART_SetConfig+0x6f4>)
 800e0da:	fba2 2303 	umull	r2, r3, r2, r3
 800e0de:	095b      	lsrs	r3, r3, #5
 800e0e0:	f003 020f 	and.w	r2, r3, #15
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	4442      	add	r2, r8
 800e0ea:	609a      	str	r2, [r3, #8]
}
 800e0ec:	e7ff      	b.n	800e0ee <UART_SetConfig+0x6e2>
 800e0ee:	bf00      	nop
 800e0f0:	3714      	adds	r7, #20
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0f8:	40011000 	.word	0x40011000
 800e0fc:	40011400 	.word	0x40011400
 800e100:	51eb851f 	.word	0x51eb851f

0800e104 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800e104:	b084      	sub	sp, #16
 800e106:	b480      	push	{r7}
 800e108:	b085      	sub	sp, #20
 800e10a:	af00      	add	r7, sp, #0
 800e10c:	6078      	str	r0, [r7, #4]
 800e10e:	f107 001c 	add.w	r0, r7, #28
 800e112:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800e116:	2300      	movs	r3, #0
 800e118:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800e11a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800e11c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800e11e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800e120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800e122:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800e124:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800e126:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800e128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800e12a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e12c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800e12e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800e130:	68fa      	ldr	r2, [r7, #12]
 800e132:	4313      	orrs	r3, r2
 800e134:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	685b      	ldr	r3, [r3, #4]
 800e13a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800e13e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e142:	68fa      	ldr	r2, [r7, #12]
 800e144:	431a      	orrs	r2, r3
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e14a:	2300      	movs	r3, #0
}
 800e14c:	4618      	mov	r0, r3
 800e14e:	3714      	adds	r7, #20
 800e150:	46bd      	mov	sp, r7
 800e152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e156:	b004      	add	sp, #16
 800e158:	4770      	bx	lr

0800e15a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800e15a:	b480      	push	{r7}
 800e15c:	b083      	sub	sp, #12
 800e15e:	af00      	add	r7, sp, #0
 800e160:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e168:	4618      	mov	r0, r3
 800e16a:	370c      	adds	r7, #12
 800e16c:	46bd      	mov	sp, r7
 800e16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e172:	4770      	bx	lr

0800e174 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800e174:	b480      	push	{r7}
 800e176:	b083      	sub	sp, #12
 800e178:	af00      	add	r7, sp, #0
 800e17a:	6078      	str	r0, [r7, #4]
 800e17c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	681a      	ldr	r2, [r3, #0]
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e188:	2300      	movs	r3, #0
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	370c      	adds	r7, #12
 800e18e:	46bd      	mov	sp, r7
 800e190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e194:	4770      	bx	lr

0800e196 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800e196:	b580      	push	{r7, lr}
 800e198:	b082      	sub	sp, #8
 800e19a:	af00      	add	r7, sp, #0
 800e19c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	2203      	movs	r2, #3
 800e1a2:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800e1a4:	2002      	movs	r0, #2
 800e1a6:	f7f9 fbc5 	bl	8007934 <HAL_Delay>
  
  return HAL_OK;
 800e1aa:	2300      	movs	r3, #0
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3708      	adds	r7, #8
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}

0800e1b4 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800e1b4:	b480      	push	{r7}
 800e1b6:	b083      	sub	sp, #12
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	f003 0303 	and.w	r3, r3, #3
}
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	370c      	adds	r7, #12
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ce:	4770      	bx	lr

0800e1d0 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800e1d0:	b480      	push	{r7}
 800e1d2:	b085      	sub	sp, #20
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
 800e1d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e1da:	2300      	movs	r3, #0
 800e1dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800e1de:	683b      	ldr	r3, [r7, #0]
 800e1e0:	681a      	ldr	r2, [r3, #0]
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e1ee:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e1f4:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e1fa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e1fc:	68fa      	ldr	r2, [r7, #12]
 800e1fe:	4313      	orrs	r3, r2
 800e200:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	68db      	ldr	r3, [r3, #12]
 800e206:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e20a:	f023 030f 	bic.w	r3, r3, #15
 800e20e:	68fa      	ldr	r2, [r7, #12]
 800e210:	431a      	orrs	r2, r3
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e216:	2300      	movs	r3, #0
}
 800e218:	4618      	mov	r0, r3
 800e21a:	3714      	adds	r7, #20
 800e21c:	46bd      	mov	sp, r7
 800e21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e222:	4770      	bx	lr

0800e224 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800e224:	b480      	push	{r7}
 800e226:	b083      	sub	sp, #12
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	691b      	ldr	r3, [r3, #16]
 800e230:	b2db      	uxtb	r3, r3
}
 800e232:	4618      	mov	r0, r3
 800e234:	370c      	adds	r7, #12
 800e236:	46bd      	mov	sp, r7
 800e238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23c:	4770      	bx	lr

0800e23e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800e23e:	b480      	push	{r7}
 800e240:	b085      	sub	sp, #20
 800e242:	af00      	add	r7, sp, #0
 800e244:	6078      	str	r0, [r7, #4]
 800e246:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	3314      	adds	r3, #20
 800e24c:	461a      	mov	r2, r3
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	4413      	add	r3, r2
 800e252:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	681b      	ldr	r3, [r3, #0]
}  
 800e258:	4618      	mov	r0, r3
 800e25a:	3714      	adds	r7, #20
 800e25c:	46bd      	mov	sp, r7
 800e25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e262:	4770      	bx	lr

0800e264 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800e264:	b480      	push	{r7}
 800e266:	b085      	sub	sp, #20
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
 800e26c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e26e:	2300      	movs	r3, #0
 800e270:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800e272:	683b      	ldr	r3, [r7, #0]
 800e274:	681a      	ldr	r2, [r3, #0]
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	685a      	ldr	r2, [r3, #4]
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e28a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e290:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e296:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e298:	68fa      	ldr	r2, [r7, #12]
 800e29a:	4313      	orrs	r3, r2
 800e29c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2a2:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	431a      	orrs	r2, r3
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e2ae:	2300      	movs	r3, #0

}
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	3714      	adds	r7, #20
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr

0800e2bc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b088      	sub	sp, #32
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e2ca:	2310      	movs	r3, #16
 800e2cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e2ce:	2340      	movs	r3, #64	; 0x40
 800e2d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e2d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e2dc:	f107 0308 	add.w	r3, r7, #8
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f7ff ff74 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800e2e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2ec:	2110      	movs	r1, #16
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 fa40 	bl	800e774 <SDMMC_GetCmdResp1>
 800e2f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2f6:	69fb      	ldr	r3, [r7, #28]
}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	3720      	adds	r7, #32
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}

0800e300 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b088      	sub	sp, #32
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
 800e308:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e30e:	2311      	movs	r3, #17
 800e310:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e312:	2340      	movs	r3, #64	; 0x40
 800e314:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e316:	2300      	movs	r3, #0
 800e318:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e31a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e31e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e320:	f107 0308 	add.w	r3, r7, #8
 800e324:	4619      	mov	r1, r3
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f7ff ff52 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e32c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e330:	2111      	movs	r1, #17
 800e332:	6878      	ldr	r0, [r7, #4]
 800e334:	f000 fa1e 	bl	800e774 <SDMMC_GetCmdResp1>
 800e338:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e33a:	69fb      	ldr	r3, [r7, #28]
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	3720      	adds	r7, #32
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}

0800e344 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b088      	sub	sp, #32
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
 800e34c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e352:	2312      	movs	r3, #18
 800e354:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e356:	2340      	movs	r3, #64	; 0x40
 800e358:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e35a:	2300      	movs	r3, #0
 800e35c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e35e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e362:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e364:	f107 0308 	add.w	r3, r7, #8
 800e368:	4619      	mov	r1, r3
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f7ff ff30 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e370:	f241 3288 	movw	r2, #5000	; 0x1388
 800e374:	2112      	movs	r1, #18
 800e376:	6878      	ldr	r0, [r7, #4]
 800e378:	f000 f9fc 	bl	800e774 <SDMMC_GetCmdResp1>
 800e37c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e37e:	69fb      	ldr	r3, [r7, #28]
}
 800e380:	4618      	mov	r0, r3
 800e382:	3720      	adds	r7, #32
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b088      	sub	sp, #32
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e392:	683b      	ldr	r3, [r7, #0]
 800e394:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e396:	2318      	movs	r3, #24
 800e398:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e39a:	2340      	movs	r3, #64	; 0x40
 800e39c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e3a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e3a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e3a8:	f107 0308 	add.w	r3, r7, #8
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	f7ff ff0e 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e3b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800e3b8:	2118      	movs	r1, #24
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 f9da 	bl	800e774 <SDMMC_GetCmdResp1>
 800e3c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3c2:	69fb      	ldr	r3, [r7, #28]
}
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	3720      	adds	r7, #32
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}

0800e3cc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b088      	sub	sp, #32
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
 800e3d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e3d6:	683b      	ldr	r3, [r7, #0]
 800e3d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e3da:	2319      	movs	r3, #25
 800e3dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e3de:	2340      	movs	r3, #64	; 0x40
 800e3e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e3e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e3ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e3ec:	f107 0308 	add.w	r3, r7, #8
 800e3f0:	4619      	mov	r1, r3
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	f7ff feec 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e3f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e3fc:	2119      	movs	r1, #25
 800e3fe:	6878      	ldr	r0, [r7, #4]
 800e400:	f000 f9b8 	bl	800e774 <SDMMC_GetCmdResp1>
 800e404:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e406:	69fb      	ldr	r3, [r7, #28]
}
 800e408:	4618      	mov	r0, r3
 800e40a:	3720      	adds	r7, #32
 800e40c:	46bd      	mov	sp, r7
 800e40e:	bd80      	pop	{r7, pc}

0800e410 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b088      	sub	sp, #32
 800e414:	af00      	add	r7, sp, #0
 800e416:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e418:	2300      	movs	r3, #0
 800e41a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e41c:	230c      	movs	r3, #12
 800e41e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e420:	2340      	movs	r3, #64	; 0x40
 800e422:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e424:	2300      	movs	r3, #0
 800e426:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e428:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e42c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e42e:	f107 0308 	add.w	r3, r7, #8
 800e432:	4619      	mov	r1, r3
 800e434:	6878      	ldr	r0, [r7, #4]
 800e436:	f7ff fecb 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800e43a:	4a05      	ldr	r2, [pc, #20]	; (800e450 <SDMMC_CmdStopTransfer+0x40>)
 800e43c:	210c      	movs	r1, #12
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f000 f998 	bl	800e774 <SDMMC_GetCmdResp1>
 800e444:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e446:	69fb      	ldr	r3, [r7, #28]
}
 800e448:	4618      	mov	r0, r3
 800e44a:	3720      	adds	r7, #32
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}
 800e450:	05f5e100 	.word	0x05f5e100

0800e454 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b08a      	sub	sp, #40	; 0x28
 800e458:	af00      	add	r7, sp, #0
 800e45a:	60f8      	str	r0, [r7, #12]
 800e45c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e460:	683b      	ldr	r3, [r7, #0]
 800e462:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e464:	2307      	movs	r3, #7
 800e466:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e468:	2340      	movs	r3, #64	; 0x40
 800e46a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e46c:	2300      	movs	r3, #0
 800e46e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e474:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e476:	f107 0310 	add.w	r3, r7, #16
 800e47a:	4619      	mov	r1, r3
 800e47c:	68f8      	ldr	r0, [r7, #12]
 800e47e:	f7ff fea7 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800e482:	f241 3288 	movw	r2, #5000	; 0x1388
 800e486:	2107      	movs	r1, #7
 800e488:	68f8      	ldr	r0, [r7, #12]
 800e48a:	f000 f973 	bl	800e774 <SDMMC_GetCmdResp1>
 800e48e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800e490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e492:	4618      	mov	r0, r3
 800e494:	3728      	adds	r7, #40	; 0x28
 800e496:	46bd      	mov	sp, r7
 800e498:	bd80      	pop	{r7, pc}

0800e49a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800e49a:	b580      	push	{r7, lr}
 800e49c:	b088      	sub	sp, #32
 800e49e:	af00      	add	r7, sp, #0
 800e4a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e4b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e4b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e4b8:	f107 0308 	add.w	r3, r7, #8
 800e4bc:	4619      	mov	r1, r3
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f7ff fe86 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800e4c4:	6878      	ldr	r0, [r7, #4]
 800e4c6:	f000 f92d 	bl	800e724 <SDMMC_GetCmdError>
 800e4ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4cc:	69fb      	ldr	r3, [r7, #28]
}
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	3720      	adds	r7, #32
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bd80      	pop	{r7, pc}

0800e4d6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800e4d6:	b580      	push	{r7, lr}
 800e4d8:	b088      	sub	sp, #32
 800e4da:	af00      	add	r7, sp, #0
 800e4dc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e4de:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800e4e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e4e4:	2308      	movs	r3, #8
 800e4e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e4e8:	2340      	movs	r3, #64	; 0x40
 800e4ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e4f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e4f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e4f6:	f107 0308 	add.w	r3, r7, #8
 800e4fa:	4619      	mov	r1, r3
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f7ff fe67 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f000 fb16 	bl	800eb34 <SDMMC_GetCmdResp7>
 800e508:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e50a:	69fb      	ldr	r3, [r7, #28]
}
 800e50c:	4618      	mov	r0, r3
 800e50e:	3720      	adds	r7, #32
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}

0800e514 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b088      	sub	sp, #32
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
 800e51c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e51e:	683b      	ldr	r3, [r7, #0]
 800e520:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e522:	2337      	movs	r3, #55	; 0x37
 800e524:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e526:	2340      	movs	r3, #64	; 0x40
 800e528:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e52a:	2300      	movs	r3, #0
 800e52c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e52e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e532:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e534:	f107 0308 	add.w	r3, r7, #8
 800e538:	4619      	mov	r1, r3
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f7ff fe48 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800e540:	f241 3288 	movw	r2, #5000	; 0x1388
 800e544:	2137      	movs	r1, #55	; 0x37
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 f914 	bl	800e774 <SDMMC_GetCmdResp1>
 800e54c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e54e:	69fb      	ldr	r3, [r7, #28]
}
 800e550:	4618      	mov	r0, r3
 800e552:	3720      	adds	r7, #32
 800e554:	46bd      	mov	sp, r7
 800e556:	bd80      	pop	{r7, pc}

0800e558 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b088      	sub	sp, #32
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
 800e560:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e568:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e56c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e56e:	2329      	movs	r3, #41	; 0x29
 800e570:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e572:	2340      	movs	r3, #64	; 0x40
 800e574:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e576:	2300      	movs	r3, #0
 800e578:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e57a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e57e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e580:	f107 0308 	add.w	r3, r7, #8
 800e584:	4619      	mov	r1, r3
 800e586:	6878      	ldr	r0, [r7, #4]
 800e588:	f7ff fe22 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800e58c:	6878      	ldr	r0, [r7, #4]
 800e58e:	f000 fa23 	bl	800e9d8 <SDMMC_GetCmdResp3>
 800e592:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e594:	69fb      	ldr	r3, [r7, #28]
}
 800e596:	4618      	mov	r0, r3
 800e598:	3720      	adds	r7, #32
 800e59a:	46bd      	mov	sp, r7
 800e59c:	bd80      	pop	{r7, pc}

0800e59e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800e59e:	b580      	push	{r7, lr}
 800e5a0:	b088      	sub	sp, #32
 800e5a2:	af00      	add	r7, sp, #0
 800e5a4:	6078      	str	r0, [r7, #4]
 800e5a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e5ac:	2306      	movs	r3, #6
 800e5ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e5b0:	2340      	movs	r3, #64	; 0x40
 800e5b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e5b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e5be:	f107 0308 	add.w	r3, r7, #8
 800e5c2:	4619      	mov	r1, r3
 800e5c4:	6878      	ldr	r0, [r7, #4]
 800e5c6:	f7ff fe03 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800e5ca:	f241 3288 	movw	r2, #5000	; 0x1388
 800e5ce:	2106      	movs	r1, #6
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	f000 f8cf 	bl	800e774 <SDMMC_GetCmdResp1>
 800e5d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5d8:	69fb      	ldr	r3, [r7, #28]
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	3720      	adds	r7, #32
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	bd80      	pop	{r7, pc}

0800e5e2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800e5e2:	b580      	push	{r7, lr}
 800e5e4:	b088      	sub	sp, #32
 800e5e6:	af00      	add	r7, sp, #0
 800e5e8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e5ee:	2333      	movs	r3, #51	; 0x33
 800e5f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e5f2:	2340      	movs	r3, #64	; 0x40
 800e5f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e5fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e600:	f107 0308 	add.w	r3, r7, #8
 800e604:	4619      	mov	r1, r3
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	f7ff fde2 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800e60c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e610:	2133      	movs	r1, #51	; 0x33
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f000 f8ae 	bl	800e774 <SDMMC_GetCmdResp1>
 800e618:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e61a:	69fb      	ldr	r3, [r7, #28]
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3720      	adds	r7, #32
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b088      	sub	sp, #32
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e62c:	2300      	movs	r3, #0
 800e62e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e630:	2302      	movs	r3, #2
 800e632:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e634:	23c0      	movs	r3, #192	; 0xc0
 800e636:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e638:	2300      	movs	r3, #0
 800e63a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e63c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e640:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e642:	f107 0308 	add.w	r3, r7, #8
 800e646:	4619      	mov	r1, r3
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f7ff fdc1 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f000 f97c 	bl	800e94c <SDMMC_GetCmdResp2>
 800e654:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e656:	69fb      	ldr	r3, [r7, #28]
}
 800e658:	4618      	mov	r0, r3
 800e65a:	3720      	adds	r7, #32
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}

0800e660 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e660:	b580      	push	{r7, lr}
 800e662:	b088      	sub	sp, #32
 800e664:	af00      	add	r7, sp, #0
 800e666:	6078      	str	r0, [r7, #4]
 800e668:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e66a:	683b      	ldr	r3, [r7, #0]
 800e66c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e66e:	2309      	movs	r3, #9
 800e670:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e672:	23c0      	movs	r3, #192	; 0xc0
 800e674:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e676:	2300      	movs	r3, #0
 800e678:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e67a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e67e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e680:	f107 0308 	add.w	r3, r7, #8
 800e684:	4619      	mov	r1, r3
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f7ff fda2 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e68c:	6878      	ldr	r0, [r7, #4]
 800e68e:	f000 f95d 	bl	800e94c <SDMMC_GetCmdResp2>
 800e692:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e694:	69fb      	ldr	r3, [r7, #28]
}
 800e696:	4618      	mov	r0, r3
 800e698:	3720      	adds	r7, #32
 800e69a:	46bd      	mov	sp, r7
 800e69c:	bd80      	pop	{r7, pc}

0800e69e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800e69e:	b580      	push	{r7, lr}
 800e6a0:	b088      	sub	sp, #32
 800e6a2:	af00      	add	r7, sp, #0
 800e6a4:	6078      	str	r0, [r7, #4]
 800e6a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e6ac:	2303      	movs	r3, #3
 800e6ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e6b0:	2340      	movs	r3, #64	; 0x40
 800e6b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e6b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e6be:	f107 0308 	add.w	r3, r7, #8
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	f7ff fd83 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e6ca:	683a      	ldr	r2, [r7, #0]
 800e6cc:	2103      	movs	r1, #3
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f000 f9bc 	bl	800ea4c <SDMMC_GetCmdResp6>
 800e6d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e6d6:	69fb      	ldr	r3, [r7, #28]
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	3720      	adds	r7, #32
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}

0800e6e0 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b088      	sub	sp, #32
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
 800e6e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e6ee:	230d      	movs	r3, #13
 800e6f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e6f2:	2340      	movs	r3, #64	; 0x40
 800e6f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e6fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e700:	f107 0308 	add.w	r3, r7, #8
 800e704:	4619      	mov	r1, r3
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f7ff fd62 	bl	800e1d0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800e70c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e710:	210d      	movs	r1, #13
 800e712:	6878      	ldr	r0, [r7, #4]
 800e714:	f000 f82e 	bl	800e774 <SDMMC_GetCmdResp1>
 800e718:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e71a:	69fb      	ldr	r3, [r7, #28]
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3720      	adds	r7, #32
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}

0800e724 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800e724:	b490      	push	{r4, r7}
 800e726:	b082      	sub	sp, #8
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e72c:	4b0f      	ldr	r3, [pc, #60]	; (800e76c <SDMMC_GetCmdError+0x48>)
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	4a0f      	ldr	r2, [pc, #60]	; (800e770 <SDMMC_GetCmdError+0x4c>)
 800e732:	fba2 2303 	umull	r2, r3, r2, r3
 800e736:	0a5b      	lsrs	r3, r3, #9
 800e738:	f241 3288 	movw	r2, #5000	; 0x1388
 800e73c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e740:	4623      	mov	r3, r4
 800e742:	1e5c      	subs	r4, r3, #1
 800e744:	2b00      	cmp	r3, #0
 800e746:	d102      	bne.n	800e74e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e748:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e74c:	e009      	b.n	800e762 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e756:	2b00      	cmp	r3, #0
 800e758:	d0f2      	beq.n	800e740 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	22c5      	movs	r2, #197	; 0xc5
 800e75e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800e760:	2300      	movs	r3, #0
}
 800e762:	4618      	mov	r0, r3
 800e764:	3708      	adds	r7, #8
 800e766:	46bd      	mov	sp, r7
 800e768:	bc90      	pop	{r4, r7}
 800e76a:	4770      	bx	lr
 800e76c:	20000000 	.word	0x20000000
 800e770:	10624dd3 	.word	0x10624dd3

0800e774 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e774:	b590      	push	{r4, r7, lr}
 800e776:	b087      	sub	sp, #28
 800e778:	af00      	add	r7, sp, #0
 800e77a:	60f8      	str	r0, [r7, #12]
 800e77c:	460b      	mov	r3, r1
 800e77e:	607a      	str	r2, [r7, #4]
 800e780:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e782:	4b6f      	ldr	r3, [pc, #444]	; (800e940 <SDMMC_GetCmdResp1+0x1cc>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	4a6f      	ldr	r2, [pc, #444]	; (800e944 <SDMMC_GetCmdResp1+0x1d0>)
 800e788:	fba2 2303 	umull	r2, r3, r2, r3
 800e78c:	0a5b      	lsrs	r3, r3, #9
 800e78e:	687a      	ldr	r2, [r7, #4]
 800e790:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e794:	4623      	mov	r3, r4
 800e796:	1e5c      	subs	r4, r3, #1
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d102      	bne.n	800e7a2 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e79c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e7a0:	e0c9      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7a6:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d0f0      	beq.n	800e794 <SDMMC_GetCmdResp1+0x20>
 800e7b2:	697b      	ldr	r3, [r7, #20]
 800e7b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d1eb      	bne.n	800e794 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7c0:	f003 0304 	and.w	r3, r3, #4
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d004      	beq.n	800e7d2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	2204      	movs	r2, #4
 800e7cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e7ce:	2304      	movs	r3, #4
 800e7d0:	e0b1      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7d6:	f003 0301 	and.w	r3, r3, #1
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d004      	beq.n	800e7e8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	2201      	movs	r2, #1
 800e7e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	e0a6      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	22c5      	movs	r2, #197	; 0xc5
 800e7ec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e7ee:	68f8      	ldr	r0, [r7, #12]
 800e7f0:	f7ff fd18 	bl	800e224 <SDIO_GetCommandResponse>
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	461a      	mov	r2, r3
 800e7f8:	7afb      	ldrb	r3, [r7, #11]
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	d001      	beq.n	800e802 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e099      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e802:	2100      	movs	r1, #0
 800e804:	68f8      	ldr	r0, [r7, #12]
 800e806:	f7ff fd1a 	bl	800e23e <SDIO_GetResponse>
 800e80a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e80c:	693a      	ldr	r2, [r7, #16]
 800e80e:	4b4e      	ldr	r3, [pc, #312]	; (800e948 <SDMMC_GetCmdResp1+0x1d4>)
 800e810:	4013      	ands	r3, r2
 800e812:	2b00      	cmp	r3, #0
 800e814:	d101      	bne.n	800e81a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800e816:	2300      	movs	r3, #0
 800e818:	e08d      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e81a:	693b      	ldr	r3, [r7, #16]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	da02      	bge.n	800e826 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e820:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800e824:	e087      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e826:	693b      	ldr	r3, [r7, #16]
 800e828:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d001      	beq.n	800e834 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e830:	2340      	movs	r3, #64	; 0x40
 800e832:	e080      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e834:	693b      	ldr	r3, [r7, #16]
 800e836:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d001      	beq.n	800e842 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e83e:	2380      	movs	r3, #128	; 0x80
 800e840:	e079      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e842:	693b      	ldr	r3, [r7, #16]
 800e844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d002      	beq.n	800e852 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e84c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e850:	e071      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e852:	693b      	ldr	r3, [r7, #16]
 800e854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d002      	beq.n	800e862 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e85c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e860:	e069      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e862:	693b      	ldr	r3, [r7, #16]
 800e864:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d002      	beq.n	800e872 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e86c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e870:	e061      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e872:	693b      	ldr	r3, [r7, #16]
 800e874:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d002      	beq.n	800e882 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e87c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e880:	e059      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e882:	693b      	ldr	r3, [r7, #16]
 800e884:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d002      	beq.n	800e892 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e88c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e890:	e051      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e892:	693b      	ldr	r3, [r7, #16]
 800e894:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d002      	beq.n	800e8a2 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e89c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e8a0:	e049      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e8a2:	693b      	ldr	r3, [r7, #16]
 800e8a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d002      	beq.n	800e8b2 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e8ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e8b0:	e041      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e8b2:	693b      	ldr	r3, [r7, #16]
 800e8b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d002      	beq.n	800e8c2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800e8bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e8c0:	e039      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e8c2:	693b      	ldr	r3, [r7, #16]
 800e8c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d002      	beq.n	800e8d2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e8cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800e8d0:	e031      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d002      	beq.n	800e8e2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e8dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e8e0:	e029      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e8e2:	693b      	ldr	r3, [r7, #16]
 800e8e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d002      	beq.n	800e8f2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e8ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e8f0:	e021      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e8f2:	693b      	ldr	r3, [r7, #16]
 800e8f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d002      	beq.n	800e902 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e8fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800e900:	e019      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d002      	beq.n	800e912 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e90c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e910:	e011      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e912:	693b      	ldr	r3, [r7, #16]
 800e914:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d002      	beq.n	800e922 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e91c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e920:	e009      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e922:	693b      	ldr	r3, [r7, #16]
 800e924:	f003 0308 	and.w	r3, r3, #8
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d002      	beq.n	800e932 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e92c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800e930:	e001      	b.n	800e936 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e932:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e936:	4618      	mov	r0, r3
 800e938:	371c      	adds	r7, #28
 800e93a:	46bd      	mov	sp, r7
 800e93c:	bd90      	pop	{r4, r7, pc}
 800e93e:	bf00      	nop
 800e940:	20000000 	.word	0x20000000
 800e944:	10624dd3 	.word	0x10624dd3
 800e948:	fdffe008 	.word	0xfdffe008

0800e94c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800e94c:	b490      	push	{r4, r7}
 800e94e:	b084      	sub	sp, #16
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e954:	4b1e      	ldr	r3, [pc, #120]	; (800e9d0 <SDMMC_GetCmdResp2+0x84>)
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	4a1e      	ldr	r2, [pc, #120]	; (800e9d4 <SDMMC_GetCmdResp2+0x88>)
 800e95a:	fba2 2303 	umull	r2, r3, r2, r3
 800e95e:	0a5b      	lsrs	r3, r3, #9
 800e960:	f241 3288 	movw	r2, #5000	; 0x1388
 800e964:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e968:	4623      	mov	r3, r4
 800e96a:	1e5c      	subs	r4, r3, #1
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d102      	bne.n	800e976 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e970:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e974:	e026      	b.n	800e9c4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e97a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e982:	2b00      	cmp	r3, #0
 800e984:	d0f0      	beq.n	800e968 <SDMMC_GetCmdResp2+0x1c>
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d1eb      	bne.n	800e968 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e994:	f003 0304 	and.w	r3, r3, #4
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d004      	beq.n	800e9a6 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2204      	movs	r2, #4
 800e9a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e9a2:	2304      	movs	r3, #4
 800e9a4:	e00e      	b.n	800e9c4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9aa:	f003 0301 	and.w	r3, r3, #1
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d004      	beq.n	800e9bc <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2201      	movs	r2, #1
 800e9b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e9b8:	2301      	movs	r3, #1
 800e9ba:	e003      	b.n	800e9c4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	22c5      	movs	r2, #197	; 0xc5
 800e9c0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e9c2:	2300      	movs	r3, #0
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	3710      	adds	r7, #16
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bc90      	pop	{r4, r7}
 800e9cc:	4770      	bx	lr
 800e9ce:	bf00      	nop
 800e9d0:	20000000 	.word	0x20000000
 800e9d4:	10624dd3 	.word	0x10624dd3

0800e9d8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800e9d8:	b490      	push	{r4, r7}
 800e9da:	b084      	sub	sp, #16
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e9e0:	4b18      	ldr	r3, [pc, #96]	; (800ea44 <SDMMC_GetCmdResp3+0x6c>)
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	4a18      	ldr	r2, [pc, #96]	; (800ea48 <SDMMC_GetCmdResp3+0x70>)
 800e9e6:	fba2 2303 	umull	r2, r3, r2, r3
 800e9ea:	0a5b      	lsrs	r3, r3, #9
 800e9ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800e9f0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e9f4:	4623      	mov	r3, r4
 800e9f6:	1e5c      	subs	r4, r3, #1
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d102      	bne.n	800ea02 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e9fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ea00:	e01b      	b.n	800ea3a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea06:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d0f0      	beq.n	800e9f4 <SDMMC_GetCmdResp3+0x1c>
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d1eb      	bne.n	800e9f4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea20:	f003 0304 	and.w	r3, r3, #4
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d004      	beq.n	800ea32 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2204      	movs	r2, #4
 800ea2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ea2e:	2304      	movs	r3, #4
 800ea30:	e003      	b.n	800ea3a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	22c5      	movs	r2, #197	; 0xc5
 800ea36:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ea38:	2300      	movs	r3, #0
}
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	3710      	adds	r7, #16
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bc90      	pop	{r4, r7}
 800ea42:	4770      	bx	lr
 800ea44:	20000000 	.word	0x20000000
 800ea48:	10624dd3 	.word	0x10624dd3

0800ea4c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800ea4c:	b590      	push	{r4, r7, lr}
 800ea4e:	b087      	sub	sp, #28
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	60f8      	str	r0, [r7, #12]
 800ea54:	460b      	mov	r3, r1
 800ea56:	607a      	str	r2, [r7, #4]
 800ea58:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ea5a:	4b34      	ldr	r3, [pc, #208]	; (800eb2c <SDMMC_GetCmdResp6+0xe0>)
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	4a34      	ldr	r2, [pc, #208]	; (800eb30 <SDMMC_GetCmdResp6+0xe4>)
 800ea60:	fba2 2303 	umull	r2, r3, r2, r3
 800ea64:	0a5b      	lsrs	r3, r3, #9
 800ea66:	f241 3288 	movw	r2, #5000	; 0x1388
 800ea6a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ea6e:	4623      	mov	r3, r4
 800ea70:	1e5c      	subs	r4, r3, #1
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d102      	bne.n	800ea7c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ea76:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ea7a:	e052      	b.n	800eb22 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea80:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d0f0      	beq.n	800ea6e <SDMMC_GetCmdResp6+0x22>
 800ea8c:	697b      	ldr	r3, [r7, #20]
 800ea8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d1eb      	bne.n	800ea6e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea9a:	f003 0304 	and.w	r3, r3, #4
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d004      	beq.n	800eaac <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2204      	movs	r2, #4
 800eaa6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eaa8:	2304      	movs	r3, #4
 800eaaa:	e03a      	b.n	800eb22 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eab0:	f003 0301 	and.w	r3, r3, #1
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d004      	beq.n	800eac2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	2201      	movs	r2, #1
 800eabc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800eabe:	2301      	movs	r3, #1
 800eac0:	e02f      	b.n	800eb22 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800eac2:	68f8      	ldr	r0, [r7, #12]
 800eac4:	f7ff fbae 	bl	800e224 <SDIO_GetCommandResponse>
 800eac8:	4603      	mov	r3, r0
 800eaca:	461a      	mov	r2, r3
 800eacc:	7afb      	ldrb	r3, [r7, #11]
 800eace:	4293      	cmp	r3, r2
 800ead0:	d001      	beq.n	800ead6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ead2:	2301      	movs	r3, #1
 800ead4:	e025      	b.n	800eb22 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	22c5      	movs	r2, #197	; 0xc5
 800eada:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800eadc:	2100      	movs	r1, #0
 800eade:	68f8      	ldr	r0, [r7, #12]
 800eae0:	f7ff fbad 	bl	800e23e <SDIO_GetResponse>
 800eae4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800eae6:	693b      	ldr	r3, [r7, #16]
 800eae8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d106      	bne.n	800eafe <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800eaf0:	693b      	ldr	r3, [r7, #16]
 800eaf2:	0c1b      	lsrs	r3, r3, #16
 800eaf4:	b29a      	uxth	r2, r3
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800eafa:	2300      	movs	r3, #0
 800eafc:	e011      	b.n	800eb22 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800eafe:	693b      	ldr	r3, [r7, #16]
 800eb00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d002      	beq.n	800eb0e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800eb08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800eb0c:	e009      	b.n	800eb22 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800eb0e:	693b      	ldr	r3, [r7, #16]
 800eb10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d002      	beq.n	800eb1e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800eb18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eb1c:	e001      	b.n	800eb22 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800eb1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800eb22:	4618      	mov	r0, r3
 800eb24:	371c      	adds	r7, #28
 800eb26:	46bd      	mov	sp, r7
 800eb28:	bd90      	pop	{r4, r7, pc}
 800eb2a:	bf00      	nop
 800eb2c:	20000000 	.word	0x20000000
 800eb30:	10624dd3 	.word	0x10624dd3

0800eb34 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800eb34:	b490      	push	{r4, r7}
 800eb36:	b084      	sub	sp, #16
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800eb3c:	4b21      	ldr	r3, [pc, #132]	; (800ebc4 <SDMMC_GetCmdResp7+0x90>)
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4a21      	ldr	r2, [pc, #132]	; (800ebc8 <SDMMC_GetCmdResp7+0x94>)
 800eb42:	fba2 2303 	umull	r2, r3, r2, r3
 800eb46:	0a5b      	lsrs	r3, r3, #9
 800eb48:	f241 3288 	movw	r2, #5000	; 0x1388
 800eb4c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800eb50:	4623      	mov	r3, r4
 800eb52:	1e5c      	subs	r4, r3, #1
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d102      	bne.n	800eb5e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800eb58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eb5c:	e02c      	b.n	800ebb8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb62:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d0f0      	beq.n	800eb50 <SDMMC_GetCmdResp7+0x1c>
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d1eb      	bne.n	800eb50 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb7c:	f003 0304 	and.w	r3, r3, #4
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d004      	beq.n	800eb8e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2204      	movs	r2, #4
 800eb88:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eb8a:	2304      	movs	r3, #4
 800eb8c:	e014      	b.n	800ebb8 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb92:	f003 0301 	and.w	r3, r3, #1
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d004      	beq.n	800eba4 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800eba0:	2301      	movs	r3, #1
 800eba2:	e009      	b.n	800ebb8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d002      	beq.n	800ebb6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2240      	movs	r2, #64	; 0x40
 800ebb4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ebb6:	2300      	movs	r3, #0
  
}
 800ebb8:	4618      	mov	r0, r3
 800ebba:	3710      	adds	r7, #16
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bc90      	pop	{r4, r7}
 800ebc0:	4770      	bx	lr
 800ebc2:	bf00      	nop
 800ebc4:	20000000 	.word	0x20000000
 800ebc8:	10624dd3 	.word	0x10624dd3

0800ebcc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ebd0:	4904      	ldr	r1, [pc, #16]	; (800ebe4 <MX_FATFS_Init+0x18>)
 800ebd2:	4805      	ldr	r0, [pc, #20]	; (800ebe8 <MX_FATFS_Init+0x1c>)
 800ebd4:	f003 fb9c 	bl	8012310 <FATFS_LinkDriver>
 800ebd8:	4603      	mov	r3, r0
 800ebda:	461a      	mov	r2, r3
 800ebdc:	4b03      	ldr	r3, [pc, #12]	; (800ebec <MX_FATFS_Init+0x20>)
 800ebde:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ebe0:	bf00      	nop
 800ebe2:	bd80      	pop	{r7, pc}
 800ebe4:	20035f60 	.word	0x20035f60
 800ebe8:	08017d4c 	.word	0x08017d4c
 800ebec:	20035f5c 	.word	0x20035f5c

0800ebf0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b082      	sub	sp, #8
 800ebf4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ebfa:	f000 f896 	bl	800ed2a <BSP_SD_IsDetected>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	d001      	beq.n	800ec08 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800ec04:	2301      	movs	r3, #1
 800ec06:	e012      	b.n	800ec2e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800ec08:	480b      	ldr	r0, [pc, #44]	; (800ec38 <BSP_SD_Init+0x48>)
 800ec0a:	f7fb ffa5 	bl	800ab58 <HAL_SD_Init>
 800ec0e:	4603      	mov	r3, r0
 800ec10:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ec12:	79fb      	ldrb	r3, [r7, #7]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d109      	bne.n	800ec2c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800ec18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ec1c:	4806      	ldr	r0, [pc, #24]	; (800ec38 <BSP_SD_Init+0x48>)
 800ec1e:	f7fc fd4f 	bl	800b6c0 <HAL_SD_ConfigWideBusOperation>
 800ec22:	4603      	mov	r3, r0
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d001      	beq.n	800ec2c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ec28:	2301      	movs	r3, #1
 800ec2a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ec2c:	79fb      	ldrb	r3, [r7, #7]
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3708      	adds	r7, #8
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}
 800ec36:	bf00      	nop
 800ec38:	20035d58 	.word	0x20035d58

0800ec3c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b086      	sub	sp, #24
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	60f8      	str	r0, [r7, #12]
 800ec44:	60b9      	str	r1, [r7, #8]
 800ec46:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ec48:	2300      	movs	r3, #0
 800ec4a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	68ba      	ldr	r2, [r7, #8]
 800ec50:	68f9      	ldr	r1, [r7, #12]
 800ec52:	4806      	ldr	r0, [pc, #24]	; (800ec6c <BSP_SD_ReadBlocks_DMA+0x30>)
 800ec54:	f7fc f810 	bl	800ac78 <HAL_SD_ReadBlocks_DMA>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d001      	beq.n	800ec62 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ec5e:	2301      	movs	r3, #1
 800ec60:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ec62:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec64:	4618      	mov	r0, r3
 800ec66:	3718      	adds	r7, #24
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	bd80      	pop	{r7, pc}
 800ec6c:	20035d58 	.word	0x20035d58

0800ec70 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b086      	sub	sp, #24
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	60f8      	str	r0, [r7, #12]
 800ec78:	60b9      	str	r1, [r7, #8]
 800ec7a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	68ba      	ldr	r2, [r7, #8]
 800ec84:	68f9      	ldr	r1, [r7, #12]
 800ec86:	4806      	ldr	r0, [pc, #24]	; (800eca0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800ec88:	f7fc f8de 	bl	800ae48 <HAL_SD_WriteBlocks_DMA>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d001      	beq.n	800ec96 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ec92:	2301      	movs	r3, #1
 800ec94:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ec96:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec98:	4618      	mov	r0, r3
 800ec9a:	3718      	adds	r7, #24
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	bd80      	pop	{r7, pc}
 800eca0:	20035d58 	.word	0x20035d58

0800eca4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800eca8:	4805      	ldr	r0, [pc, #20]	; (800ecc0 <BSP_SD_GetCardState+0x1c>)
 800ecaa:	f7fc fd85 	bl	800b7b8 <HAL_SD_GetCardState>
 800ecae:	4603      	mov	r3, r0
 800ecb0:	2b04      	cmp	r3, #4
 800ecb2:	bf14      	ite	ne
 800ecb4:	2301      	movne	r3, #1
 800ecb6:	2300      	moveq	r3, #0
 800ecb8:	b2db      	uxtb	r3, r3
}
 800ecba:	4618      	mov	r0, r3
 800ecbc:	bd80      	pop	{r7, pc}
 800ecbe:	bf00      	nop
 800ecc0:	20035d58 	.word	0x20035d58

0800ecc4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b082      	sub	sp, #8
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800eccc:	6879      	ldr	r1, [r7, #4]
 800ecce:	4803      	ldr	r0, [pc, #12]	; (800ecdc <BSP_SD_GetCardInfo+0x18>)
 800ecd0:	f7fc fcca 	bl	800b668 <HAL_SD_GetCardInfo>
}
 800ecd4:	bf00      	nop
 800ecd6:	3708      	adds	r7, #8
 800ecd8:	46bd      	mov	sp, r7
 800ecda:	bd80      	pop	{r7, pc}
 800ecdc:	20035d58 	.word	0x20035d58

0800ece0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b082      	sub	sp, #8
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ece8:	f000 f818 	bl	800ed1c <BSP_SD_AbortCallback>
}
 800ecec:	bf00      	nop
 800ecee:	3708      	adds	r7, #8
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}

0800ecf4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b082      	sub	sp, #8
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ecfc:	f000 f9a8 	bl	800f050 <BSP_SD_WriteCpltCallback>
}
 800ed00:	bf00      	nop
 800ed02:	3708      	adds	r7, #8
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}

0800ed08 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b082      	sub	sp, #8
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ed10:	f000 f9aa 	bl	800f068 <BSP_SD_ReadCpltCallback>
}
 800ed14:	bf00      	nop
 800ed16:	3708      	adds	r7, #8
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	bd80      	pop	{r7, pc}

0800ed1c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ed1c:	b480      	push	{r7}
 800ed1e:	af00      	add	r7, sp, #0

}
 800ed20:	bf00      	nop
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr

0800ed2a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ed2a:	b580      	push	{r7, lr}
 800ed2c:	b082      	sub	sp, #8
 800ed2e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ed30:	2301      	movs	r3, #1
 800ed32:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ed34:	f000 f80c 	bl	800ed50 <BSP_PlatformIsDetected>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d101      	bne.n	800ed42 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ed3e:	2300      	movs	r3, #0
 800ed40:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ed42:	79fb      	ldrb	r3, [r7, #7]
 800ed44:	b2db      	uxtb	r3, r3
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3708      	adds	r7, #8
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
	...

0800ed50 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ed50:	b580      	push	{r7, lr}
 800ed52:	b082      	sub	sp, #8
 800ed54:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ed56:	2301      	movs	r3, #1
 800ed58:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ed5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ed5e:	4806      	ldr	r0, [pc, #24]	; (800ed78 <BSP_PlatformIsDetected+0x28>)
 800ed60:	f7fa f866 	bl	8008e30 <HAL_GPIO_ReadPin>
 800ed64:	4603      	mov	r3, r0
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d001      	beq.n	800ed6e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ed6e:	79fb      	ldrb	r3, [r7, #7]
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	3708      	adds	r7, #8
 800ed74:	46bd      	mov	sp, r7
 800ed76:	bd80      	pop	{r7, pc}
 800ed78:	40020000 	.word	0x40020000

0800ed7c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ed7c:	b580      	push	{r7, lr}
 800ed7e:	b084      	sub	sp, #16
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800ed84:	f7f8 fdca 	bl	800791c <HAL_GetTick>
 800ed88:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800ed8a:	e006      	b.n	800ed9a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ed8c:	f7ff ff8a 	bl	800eca4 <BSP_SD_GetCardState>
 800ed90:	4603      	mov	r3, r0
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d101      	bne.n	800ed9a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ed96:	2300      	movs	r3, #0
 800ed98:	e009      	b.n	800edae <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800ed9a:	f7f8 fdbf 	bl	800791c <HAL_GetTick>
 800ed9e:	4602      	mov	r2, r0
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	1ad3      	subs	r3, r2, r3
 800eda4:	687a      	ldr	r2, [r7, #4]
 800eda6:	429a      	cmp	r2, r3
 800eda8:	d8f0      	bhi.n	800ed8c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800edaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800edae:	4618      	mov	r0, r3
 800edb0:	3710      	adds	r7, #16
 800edb2:	46bd      	mov	sp, r7
 800edb4:	bd80      	pop	{r7, pc}
	...

0800edb8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	b082      	sub	sp, #8
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	4603      	mov	r3, r0
 800edc0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800edc2:	4b0b      	ldr	r3, [pc, #44]	; (800edf0 <SD_CheckStatus+0x38>)
 800edc4:	2201      	movs	r2, #1
 800edc6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800edc8:	f7ff ff6c 	bl	800eca4 <BSP_SD_GetCardState>
 800edcc:	4603      	mov	r3, r0
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d107      	bne.n	800ede2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800edd2:	4b07      	ldr	r3, [pc, #28]	; (800edf0 <SD_CheckStatus+0x38>)
 800edd4:	781b      	ldrb	r3, [r3, #0]
 800edd6:	b2db      	uxtb	r3, r3
 800edd8:	f023 0301 	bic.w	r3, r3, #1
 800eddc:	b2da      	uxtb	r2, r3
 800edde:	4b04      	ldr	r3, [pc, #16]	; (800edf0 <SD_CheckStatus+0x38>)
 800ede0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ede2:	4b03      	ldr	r3, [pc, #12]	; (800edf0 <SD_CheckStatus+0x38>)
 800ede4:	781b      	ldrb	r3, [r3, #0]
 800ede6:	b2db      	uxtb	r3, r3
}
 800ede8:	4618      	mov	r0, r3
 800edea:	3708      	adds	r7, #8
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}
 800edf0:	20000009 	.word	0x20000009

0800edf4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b082      	sub	sp, #8
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	4603      	mov	r3, r0
 800edfc:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800edfe:	f7ff fef7 	bl	800ebf0 <BSP_SD_Init>
 800ee02:	4603      	mov	r3, r0
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d107      	bne.n	800ee18 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800ee08:	79fb      	ldrb	r3, [r7, #7]
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f7ff ffd4 	bl	800edb8 <SD_CheckStatus>
 800ee10:	4603      	mov	r3, r0
 800ee12:	461a      	mov	r2, r3
 800ee14:	4b04      	ldr	r3, [pc, #16]	; (800ee28 <SD_initialize+0x34>)
 800ee16:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800ee18:	4b03      	ldr	r3, [pc, #12]	; (800ee28 <SD_initialize+0x34>)
 800ee1a:	781b      	ldrb	r3, [r3, #0]
 800ee1c:	b2db      	uxtb	r3, r3
}
 800ee1e:	4618      	mov	r0, r3
 800ee20:	3708      	adds	r7, #8
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}
 800ee26:	bf00      	nop
 800ee28:	20000009 	.word	0x20000009

0800ee2c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b082      	sub	sp, #8
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	4603      	mov	r3, r0
 800ee34:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ee36:	79fb      	ldrb	r3, [r7, #7]
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f7ff ffbd 	bl	800edb8 <SD_CheckStatus>
 800ee3e:	4603      	mov	r3, r0
}
 800ee40:	4618      	mov	r0, r3
 800ee42:	3708      	adds	r7, #8
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bd80      	pop	{r7, pc}

0800ee48 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b086      	sub	sp, #24
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	60b9      	str	r1, [r7, #8]
 800ee50:	607a      	str	r2, [r7, #4]
 800ee52:	603b      	str	r3, [r7, #0]
 800ee54:	4603      	mov	r3, r0
 800ee56:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ee58:	2301      	movs	r3, #1
 800ee5a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ee5c:	f247 5030 	movw	r0, #30000	; 0x7530
 800ee60:	f7ff ff8c 	bl	800ed7c <SD_CheckStatusWithTimeout>
 800ee64:	4603      	mov	r3, r0
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	da01      	bge.n	800ee6e <SD_read+0x26>
  {
    return res;
 800ee6a:	7dfb      	ldrb	r3, [r7, #23]
 800ee6c:	e03b      	b.n	800eee6 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800ee6e:	683a      	ldr	r2, [r7, #0]
 800ee70:	6879      	ldr	r1, [r7, #4]
 800ee72:	68b8      	ldr	r0, [r7, #8]
 800ee74:	f7ff fee2 	bl	800ec3c <BSP_SD_ReadBlocks_DMA>
 800ee78:	4603      	mov	r3, r0
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d132      	bne.n	800eee4 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800ee7e:	4b1c      	ldr	r3, [pc, #112]	; (800eef0 <SD_read+0xa8>)
 800ee80:	2200      	movs	r2, #0
 800ee82:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800ee84:	f7f8 fd4a 	bl	800791c <HAL_GetTick>
 800ee88:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ee8a:	bf00      	nop
 800ee8c:	4b18      	ldr	r3, [pc, #96]	; (800eef0 <SD_read+0xa8>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d108      	bne.n	800eea6 <SD_read+0x5e>
 800ee94:	f7f8 fd42 	bl	800791c <HAL_GetTick>
 800ee98:	4602      	mov	r2, r0
 800ee9a:	693b      	ldr	r3, [r7, #16]
 800ee9c:	1ad3      	subs	r3, r2, r3
 800ee9e:	f247 522f 	movw	r2, #29999	; 0x752f
 800eea2:	4293      	cmp	r3, r2
 800eea4:	d9f2      	bls.n	800ee8c <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800eea6:	4b12      	ldr	r3, [pc, #72]	; (800eef0 <SD_read+0xa8>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d102      	bne.n	800eeb4 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800eeae:	2301      	movs	r3, #1
 800eeb0:	75fb      	strb	r3, [r7, #23]
 800eeb2:	e017      	b.n	800eee4 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800eeb4:	4b0e      	ldr	r3, [pc, #56]	; (800eef0 <SD_read+0xa8>)
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800eeba:	f7f8 fd2f 	bl	800791c <HAL_GetTick>
 800eebe:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800eec0:	e007      	b.n	800eed2 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800eec2:	f7ff feef 	bl	800eca4 <BSP_SD_GetCardState>
 800eec6:	4603      	mov	r3, r0
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d102      	bne.n	800eed2 <SD_read+0x8a>
          {
            res = RES_OK;
 800eecc:	2300      	movs	r3, #0
 800eece:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800eed0:	e008      	b.n	800eee4 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800eed2:	f7f8 fd23 	bl	800791c <HAL_GetTick>
 800eed6:	4602      	mov	r2, r0
 800eed8:	693b      	ldr	r3, [r7, #16]
 800eeda:	1ad3      	subs	r3, r2, r3
 800eedc:	f247 522f 	movw	r2, #29999	; 0x752f
 800eee0:	4293      	cmp	r3, r2
 800eee2:	d9ee      	bls.n	800eec2 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800eee4:	7dfb      	ldrb	r3, [r7, #23]
}
 800eee6:	4618      	mov	r0, r3
 800eee8:	3718      	adds	r7, #24
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd80      	pop	{r7, pc}
 800eeee:	bf00      	nop
 800eef0:	200335f4 	.word	0x200335f4

0800eef4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b086      	sub	sp, #24
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60b9      	str	r1, [r7, #8]
 800eefc:	607a      	str	r2, [r7, #4]
 800eefe:	603b      	str	r3, [r7, #0]
 800ef00:	4603      	mov	r3, r0
 800ef02:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ef04:	2301      	movs	r3, #1
 800ef06:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ef08:	4b24      	ldr	r3, [pc, #144]	; (800ef9c <SD_write+0xa8>)
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ef0e:	f247 5030 	movw	r0, #30000	; 0x7530
 800ef12:	f7ff ff33 	bl	800ed7c <SD_CheckStatusWithTimeout>
 800ef16:	4603      	mov	r3, r0
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	da01      	bge.n	800ef20 <SD_write+0x2c>
  {
    return res;
 800ef1c:	7dfb      	ldrb	r3, [r7, #23]
 800ef1e:	e038      	b.n	800ef92 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ef20:	683a      	ldr	r2, [r7, #0]
 800ef22:	6879      	ldr	r1, [r7, #4]
 800ef24:	68b8      	ldr	r0, [r7, #8]
 800ef26:	f7ff fea3 	bl	800ec70 <BSP_SD_WriteBlocks_DMA>
 800ef2a:	4603      	mov	r3, r0
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d12f      	bne.n	800ef90 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ef30:	f7f8 fcf4 	bl	800791c <HAL_GetTick>
 800ef34:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ef36:	bf00      	nop
 800ef38:	4b18      	ldr	r3, [pc, #96]	; (800ef9c <SD_write+0xa8>)
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d108      	bne.n	800ef52 <SD_write+0x5e>
 800ef40:	f7f8 fcec 	bl	800791c <HAL_GetTick>
 800ef44:	4602      	mov	r2, r0
 800ef46:	693b      	ldr	r3, [r7, #16]
 800ef48:	1ad3      	subs	r3, r2, r3
 800ef4a:	f247 522f 	movw	r2, #29999	; 0x752f
 800ef4e:	4293      	cmp	r3, r2
 800ef50:	d9f2      	bls.n	800ef38 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800ef52:	4b12      	ldr	r3, [pc, #72]	; (800ef9c <SD_write+0xa8>)
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d102      	bne.n	800ef60 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	75fb      	strb	r3, [r7, #23]
 800ef5e:	e017      	b.n	800ef90 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800ef60:	4b0e      	ldr	r3, [pc, #56]	; (800ef9c <SD_write+0xa8>)
 800ef62:	2200      	movs	r2, #0
 800ef64:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ef66:	f7f8 fcd9 	bl	800791c <HAL_GetTick>
 800ef6a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ef6c:	e007      	b.n	800ef7e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ef6e:	f7ff fe99 	bl	800eca4 <BSP_SD_GetCardState>
 800ef72:	4603      	mov	r3, r0
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d102      	bne.n	800ef7e <SD_write+0x8a>
          {
            res = RES_OK;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	75fb      	strb	r3, [r7, #23]
            break;
 800ef7c:	e008      	b.n	800ef90 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ef7e:	f7f8 fccd 	bl	800791c <HAL_GetTick>
 800ef82:	4602      	mov	r2, r0
 800ef84:	693b      	ldr	r3, [r7, #16]
 800ef86:	1ad3      	subs	r3, r2, r3
 800ef88:	f247 522f 	movw	r2, #29999	; 0x752f
 800ef8c:	4293      	cmp	r3, r2
 800ef8e:	d9ee      	bls.n	800ef6e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800ef90:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef92:	4618      	mov	r0, r3
 800ef94:	3718      	adds	r7, #24
 800ef96:	46bd      	mov	sp, r7
 800ef98:	bd80      	pop	{r7, pc}
 800ef9a:	bf00      	nop
 800ef9c:	200335f0 	.word	0x200335f0

0800efa0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b08c      	sub	sp, #48	; 0x30
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	4603      	mov	r3, r0
 800efa8:	603a      	str	r2, [r7, #0]
 800efaa:	71fb      	strb	r3, [r7, #7]
 800efac:	460b      	mov	r3, r1
 800efae:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800efb0:	2301      	movs	r3, #1
 800efb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800efb6:	4b25      	ldr	r3, [pc, #148]	; (800f04c <SD_ioctl+0xac>)
 800efb8:	781b      	ldrb	r3, [r3, #0]
 800efba:	b2db      	uxtb	r3, r3
 800efbc:	f003 0301 	and.w	r3, r3, #1
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d001      	beq.n	800efc8 <SD_ioctl+0x28>
 800efc4:	2303      	movs	r3, #3
 800efc6:	e03c      	b.n	800f042 <SD_ioctl+0xa2>

  switch (cmd)
 800efc8:	79bb      	ldrb	r3, [r7, #6]
 800efca:	2b03      	cmp	r3, #3
 800efcc:	d834      	bhi.n	800f038 <SD_ioctl+0x98>
 800efce:	a201      	add	r2, pc, #4	; (adr r2, 800efd4 <SD_ioctl+0x34>)
 800efd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efd4:	0800efe5 	.word	0x0800efe5
 800efd8:	0800efed 	.word	0x0800efed
 800efdc:	0800f005 	.word	0x0800f005
 800efe0:	0800f01f 	.word	0x0800f01f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800efe4:	2300      	movs	r3, #0
 800efe6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800efea:	e028      	b.n	800f03e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800efec:	f107 030c 	add.w	r3, r7, #12
 800eff0:	4618      	mov	r0, r3
 800eff2:	f7ff fe67 	bl	800ecc4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800eff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800effc:	2300      	movs	r3, #0
 800effe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f002:	e01c      	b.n	800f03e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f004:	f107 030c 	add.w	r3, r7, #12
 800f008:	4618      	mov	r0, r3
 800f00a:	f7ff fe5b 	bl	800ecc4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f010:	b29a      	uxth	r2, r3
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f016:	2300      	movs	r3, #0
 800f018:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f01c:	e00f      	b.n	800f03e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f01e:	f107 030c 	add.w	r3, r7, #12
 800f022:	4618      	mov	r0, r3
 800f024:	f7ff fe4e 	bl	800ecc4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f02a:	0a5a      	lsrs	r2, r3, #9
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f030:	2300      	movs	r3, #0
 800f032:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f036:	e002      	b.n	800f03e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f038:	2304      	movs	r3, #4
 800f03a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800f03e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f042:	4618      	mov	r0, r3
 800f044:	3730      	adds	r7, #48	; 0x30
 800f046:	46bd      	mov	sp, r7
 800f048:	bd80      	pop	{r7, pc}
 800f04a:	bf00      	nop
 800f04c:	20000009 	.word	0x20000009

0800f050 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800f050:	b480      	push	{r7}
 800f052:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800f054:	4b03      	ldr	r3, [pc, #12]	; (800f064 <BSP_SD_WriteCpltCallback+0x14>)
 800f056:	2201      	movs	r2, #1
 800f058:	601a      	str	r2, [r3, #0]
}
 800f05a:	bf00      	nop
 800f05c:	46bd      	mov	sp, r7
 800f05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f062:	4770      	bx	lr
 800f064:	200335f0 	.word	0x200335f0

0800f068 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f068:	b480      	push	{r7}
 800f06a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800f06c:	4b03      	ldr	r3, [pc, #12]	; (800f07c <BSP_SD_ReadCpltCallback+0x14>)
 800f06e:	2201      	movs	r2, #1
 800f070:	601a      	str	r2, [r3, #0]
}
 800f072:	bf00      	nop
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr
 800f07c:	200335f4 	.word	0x200335f4

0800f080 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f080:	b580      	push	{r7, lr}
 800f082:	b084      	sub	sp, #16
 800f084:	af00      	add	r7, sp, #0
 800f086:	4603      	mov	r3, r0
 800f088:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f08a:	79fb      	ldrb	r3, [r7, #7]
 800f08c:	4a08      	ldr	r2, [pc, #32]	; (800f0b0 <disk_status+0x30>)
 800f08e:	009b      	lsls	r3, r3, #2
 800f090:	4413      	add	r3, r2
 800f092:	685b      	ldr	r3, [r3, #4]
 800f094:	685b      	ldr	r3, [r3, #4]
 800f096:	79fa      	ldrb	r2, [r7, #7]
 800f098:	4905      	ldr	r1, [pc, #20]	; (800f0b0 <disk_status+0x30>)
 800f09a:	440a      	add	r2, r1
 800f09c:	7a12      	ldrb	r2, [r2, #8]
 800f09e:	4610      	mov	r0, r2
 800f0a0:	4798      	blx	r3
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f0a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	3710      	adds	r7, #16
 800f0ac:	46bd      	mov	sp, r7
 800f0ae:	bd80      	pop	{r7, pc}
 800f0b0:	20033620 	.word	0x20033620

0800f0b4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f0b4:	b580      	push	{r7, lr}
 800f0b6:	b084      	sub	sp, #16
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f0c2:	79fb      	ldrb	r3, [r7, #7]
 800f0c4:	4a0d      	ldr	r2, [pc, #52]	; (800f0fc <disk_initialize+0x48>)
 800f0c6:	5cd3      	ldrb	r3, [r2, r3]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d111      	bne.n	800f0f0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f0cc:	79fb      	ldrb	r3, [r7, #7]
 800f0ce:	4a0b      	ldr	r2, [pc, #44]	; (800f0fc <disk_initialize+0x48>)
 800f0d0:	2101      	movs	r1, #1
 800f0d2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f0d4:	79fb      	ldrb	r3, [r7, #7]
 800f0d6:	4a09      	ldr	r2, [pc, #36]	; (800f0fc <disk_initialize+0x48>)
 800f0d8:	009b      	lsls	r3, r3, #2
 800f0da:	4413      	add	r3, r2
 800f0dc:	685b      	ldr	r3, [r3, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	79fa      	ldrb	r2, [r7, #7]
 800f0e2:	4906      	ldr	r1, [pc, #24]	; (800f0fc <disk_initialize+0x48>)
 800f0e4:	440a      	add	r2, r1
 800f0e6:	7a12      	ldrb	r2, [r2, #8]
 800f0e8:	4610      	mov	r0, r2
 800f0ea:	4798      	blx	r3
 800f0ec:	4603      	mov	r3, r0
 800f0ee:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3710      	adds	r7, #16
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}
 800f0fa:	bf00      	nop
 800f0fc:	20033620 	.word	0x20033620

0800f100 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f100:	b590      	push	{r4, r7, lr}
 800f102:	b087      	sub	sp, #28
 800f104:	af00      	add	r7, sp, #0
 800f106:	60b9      	str	r1, [r7, #8]
 800f108:	607a      	str	r2, [r7, #4]
 800f10a:	603b      	str	r3, [r7, #0]
 800f10c:	4603      	mov	r3, r0
 800f10e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f110:	7bfb      	ldrb	r3, [r7, #15]
 800f112:	4a0a      	ldr	r2, [pc, #40]	; (800f13c <disk_read+0x3c>)
 800f114:	009b      	lsls	r3, r3, #2
 800f116:	4413      	add	r3, r2
 800f118:	685b      	ldr	r3, [r3, #4]
 800f11a:	689c      	ldr	r4, [r3, #8]
 800f11c:	7bfb      	ldrb	r3, [r7, #15]
 800f11e:	4a07      	ldr	r2, [pc, #28]	; (800f13c <disk_read+0x3c>)
 800f120:	4413      	add	r3, r2
 800f122:	7a18      	ldrb	r0, [r3, #8]
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	687a      	ldr	r2, [r7, #4]
 800f128:	68b9      	ldr	r1, [r7, #8]
 800f12a:	47a0      	blx	r4
 800f12c:	4603      	mov	r3, r0
 800f12e:	75fb      	strb	r3, [r7, #23]
  return res;
 800f130:	7dfb      	ldrb	r3, [r7, #23]
}
 800f132:	4618      	mov	r0, r3
 800f134:	371c      	adds	r7, #28
 800f136:	46bd      	mov	sp, r7
 800f138:	bd90      	pop	{r4, r7, pc}
 800f13a:	bf00      	nop
 800f13c:	20033620 	.word	0x20033620

0800f140 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f140:	b590      	push	{r4, r7, lr}
 800f142:	b087      	sub	sp, #28
 800f144:	af00      	add	r7, sp, #0
 800f146:	60b9      	str	r1, [r7, #8]
 800f148:	607a      	str	r2, [r7, #4]
 800f14a:	603b      	str	r3, [r7, #0]
 800f14c:	4603      	mov	r3, r0
 800f14e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f150:	7bfb      	ldrb	r3, [r7, #15]
 800f152:	4a0a      	ldr	r2, [pc, #40]	; (800f17c <disk_write+0x3c>)
 800f154:	009b      	lsls	r3, r3, #2
 800f156:	4413      	add	r3, r2
 800f158:	685b      	ldr	r3, [r3, #4]
 800f15a:	68dc      	ldr	r4, [r3, #12]
 800f15c:	7bfb      	ldrb	r3, [r7, #15]
 800f15e:	4a07      	ldr	r2, [pc, #28]	; (800f17c <disk_write+0x3c>)
 800f160:	4413      	add	r3, r2
 800f162:	7a18      	ldrb	r0, [r3, #8]
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	687a      	ldr	r2, [r7, #4]
 800f168:	68b9      	ldr	r1, [r7, #8]
 800f16a:	47a0      	blx	r4
 800f16c:	4603      	mov	r3, r0
 800f16e:	75fb      	strb	r3, [r7, #23]
  return res;
 800f170:	7dfb      	ldrb	r3, [r7, #23]
}
 800f172:	4618      	mov	r0, r3
 800f174:	371c      	adds	r7, #28
 800f176:	46bd      	mov	sp, r7
 800f178:	bd90      	pop	{r4, r7, pc}
 800f17a:	bf00      	nop
 800f17c:	20033620 	.word	0x20033620

0800f180 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b084      	sub	sp, #16
 800f184:	af00      	add	r7, sp, #0
 800f186:	4603      	mov	r3, r0
 800f188:	603a      	str	r2, [r7, #0]
 800f18a:	71fb      	strb	r3, [r7, #7]
 800f18c:	460b      	mov	r3, r1
 800f18e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f190:	79fb      	ldrb	r3, [r7, #7]
 800f192:	4a09      	ldr	r2, [pc, #36]	; (800f1b8 <disk_ioctl+0x38>)
 800f194:	009b      	lsls	r3, r3, #2
 800f196:	4413      	add	r3, r2
 800f198:	685b      	ldr	r3, [r3, #4]
 800f19a:	691b      	ldr	r3, [r3, #16]
 800f19c:	79fa      	ldrb	r2, [r7, #7]
 800f19e:	4906      	ldr	r1, [pc, #24]	; (800f1b8 <disk_ioctl+0x38>)
 800f1a0:	440a      	add	r2, r1
 800f1a2:	7a10      	ldrb	r0, [r2, #8]
 800f1a4:	79b9      	ldrb	r1, [r7, #6]
 800f1a6:	683a      	ldr	r2, [r7, #0]
 800f1a8:	4798      	blx	r3
 800f1aa:	4603      	mov	r3, r0
 800f1ac:	73fb      	strb	r3, [r7, #15]
  return res;
 800f1ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3710      	adds	r7, #16
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	20033620 	.word	0x20033620

0800f1bc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f1bc:	b480      	push	{r7}
 800f1be:	b085      	sub	sp, #20
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	3301      	adds	r3, #1
 800f1c8:	781b      	ldrb	r3, [r3, #0]
 800f1ca:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f1cc:	89fb      	ldrh	r3, [r7, #14]
 800f1ce:	021b      	lsls	r3, r3, #8
 800f1d0:	b21a      	sxth	r2, r3
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	781b      	ldrb	r3, [r3, #0]
 800f1d6:	b21b      	sxth	r3, r3
 800f1d8:	4313      	orrs	r3, r2
 800f1da:	b21b      	sxth	r3, r3
 800f1dc:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f1de:	89fb      	ldrh	r3, [r7, #14]
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	3714      	adds	r7, #20
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ea:	4770      	bx	lr

0800f1ec <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b085      	sub	sp, #20
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	3303      	adds	r3, #3
 800f1f8:	781b      	ldrb	r3, [r3, #0]
 800f1fa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	021b      	lsls	r3, r3, #8
 800f200:	687a      	ldr	r2, [r7, #4]
 800f202:	3202      	adds	r2, #2
 800f204:	7812      	ldrb	r2, [r2, #0]
 800f206:	4313      	orrs	r3, r2
 800f208:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	021b      	lsls	r3, r3, #8
 800f20e:	687a      	ldr	r2, [r7, #4]
 800f210:	3201      	adds	r2, #1
 800f212:	7812      	ldrb	r2, [r2, #0]
 800f214:	4313      	orrs	r3, r2
 800f216:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	021b      	lsls	r3, r3, #8
 800f21c:	687a      	ldr	r2, [r7, #4]
 800f21e:	7812      	ldrb	r2, [r2, #0]
 800f220:	4313      	orrs	r3, r2
 800f222:	60fb      	str	r3, [r7, #12]
	return rv;
 800f224:	68fb      	ldr	r3, [r7, #12]
}
 800f226:	4618      	mov	r0, r3
 800f228:	3714      	adds	r7, #20
 800f22a:	46bd      	mov	sp, r7
 800f22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f230:	4770      	bx	lr

0800f232 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f232:	b480      	push	{r7}
 800f234:	b083      	sub	sp, #12
 800f236:	af00      	add	r7, sp, #0
 800f238:	6078      	str	r0, [r7, #4]
 800f23a:	460b      	mov	r3, r1
 800f23c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	1c5a      	adds	r2, r3, #1
 800f242:	607a      	str	r2, [r7, #4]
 800f244:	887a      	ldrh	r2, [r7, #2]
 800f246:	b2d2      	uxtb	r2, r2
 800f248:	701a      	strb	r2, [r3, #0]
 800f24a:	887b      	ldrh	r3, [r7, #2]
 800f24c:	0a1b      	lsrs	r3, r3, #8
 800f24e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	1c5a      	adds	r2, r3, #1
 800f254:	607a      	str	r2, [r7, #4]
 800f256:	887a      	ldrh	r2, [r7, #2]
 800f258:	b2d2      	uxtb	r2, r2
 800f25a:	701a      	strb	r2, [r3, #0]
}
 800f25c:	bf00      	nop
 800f25e:	370c      	adds	r7, #12
 800f260:	46bd      	mov	sp, r7
 800f262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f266:	4770      	bx	lr

0800f268 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f268:	b480      	push	{r7}
 800f26a:	b083      	sub	sp, #12
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
 800f270:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	1c5a      	adds	r2, r3, #1
 800f276:	607a      	str	r2, [r7, #4]
 800f278:	683a      	ldr	r2, [r7, #0]
 800f27a:	b2d2      	uxtb	r2, r2
 800f27c:	701a      	strb	r2, [r3, #0]
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	0a1b      	lsrs	r3, r3, #8
 800f282:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	1c5a      	adds	r2, r3, #1
 800f288:	607a      	str	r2, [r7, #4]
 800f28a:	683a      	ldr	r2, [r7, #0]
 800f28c:	b2d2      	uxtb	r2, r2
 800f28e:	701a      	strb	r2, [r3, #0]
 800f290:	683b      	ldr	r3, [r7, #0]
 800f292:	0a1b      	lsrs	r3, r3, #8
 800f294:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	1c5a      	adds	r2, r3, #1
 800f29a:	607a      	str	r2, [r7, #4]
 800f29c:	683a      	ldr	r2, [r7, #0]
 800f29e:	b2d2      	uxtb	r2, r2
 800f2a0:	701a      	strb	r2, [r3, #0]
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	0a1b      	lsrs	r3, r3, #8
 800f2a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	1c5a      	adds	r2, r3, #1
 800f2ac:	607a      	str	r2, [r7, #4]
 800f2ae:	683a      	ldr	r2, [r7, #0]
 800f2b0:	b2d2      	uxtb	r2, r2
 800f2b2:	701a      	strb	r2, [r3, #0]
}
 800f2b4:	bf00      	nop
 800f2b6:	370c      	adds	r7, #12
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2be:	4770      	bx	lr

0800f2c0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f2c0:	b480      	push	{r7}
 800f2c2:	b087      	sub	sp, #28
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	60f8      	str	r0, [r7, #12]
 800f2c8:	60b9      	str	r1, [r7, #8]
 800f2ca:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d00d      	beq.n	800f2f6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f2da:	693a      	ldr	r2, [r7, #16]
 800f2dc:	1c53      	adds	r3, r2, #1
 800f2de:	613b      	str	r3, [r7, #16]
 800f2e0:	697b      	ldr	r3, [r7, #20]
 800f2e2:	1c59      	adds	r1, r3, #1
 800f2e4:	6179      	str	r1, [r7, #20]
 800f2e6:	7812      	ldrb	r2, [r2, #0]
 800f2e8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	3b01      	subs	r3, #1
 800f2ee:	607b      	str	r3, [r7, #4]
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d1f1      	bne.n	800f2da <mem_cpy+0x1a>
	}
}
 800f2f6:	bf00      	nop
 800f2f8:	371c      	adds	r7, #28
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f300:	4770      	bx	lr

0800f302 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f302:	b480      	push	{r7}
 800f304:	b087      	sub	sp, #28
 800f306:	af00      	add	r7, sp, #0
 800f308:	60f8      	str	r0, [r7, #12]
 800f30a:	60b9      	str	r1, [r7, #8]
 800f30c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f312:	697b      	ldr	r3, [r7, #20]
 800f314:	1c5a      	adds	r2, r3, #1
 800f316:	617a      	str	r2, [r7, #20]
 800f318:	68ba      	ldr	r2, [r7, #8]
 800f31a:	b2d2      	uxtb	r2, r2
 800f31c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	3b01      	subs	r3, #1
 800f322:	607b      	str	r3, [r7, #4]
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d1f3      	bne.n	800f312 <mem_set+0x10>
}
 800f32a:	bf00      	nop
 800f32c:	371c      	adds	r7, #28
 800f32e:	46bd      	mov	sp, r7
 800f330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f334:	4770      	bx	lr

0800f336 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f336:	b480      	push	{r7}
 800f338:	b089      	sub	sp, #36	; 0x24
 800f33a:	af00      	add	r7, sp, #0
 800f33c:	60f8      	str	r0, [r7, #12]
 800f33e:	60b9      	str	r1, [r7, #8]
 800f340:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	61fb      	str	r3, [r7, #28]
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f34a:	2300      	movs	r3, #0
 800f34c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f34e:	69fb      	ldr	r3, [r7, #28]
 800f350:	1c5a      	adds	r2, r3, #1
 800f352:	61fa      	str	r2, [r7, #28]
 800f354:	781b      	ldrb	r3, [r3, #0]
 800f356:	4619      	mov	r1, r3
 800f358:	69bb      	ldr	r3, [r7, #24]
 800f35a:	1c5a      	adds	r2, r3, #1
 800f35c:	61ba      	str	r2, [r7, #24]
 800f35e:	781b      	ldrb	r3, [r3, #0]
 800f360:	1acb      	subs	r3, r1, r3
 800f362:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	3b01      	subs	r3, #1
 800f368:	607b      	str	r3, [r7, #4]
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d002      	beq.n	800f376 <mem_cmp+0x40>
 800f370:	697b      	ldr	r3, [r7, #20]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d0eb      	beq.n	800f34e <mem_cmp+0x18>

	return r;
 800f376:	697b      	ldr	r3, [r7, #20]
}
 800f378:	4618      	mov	r0, r3
 800f37a:	3724      	adds	r7, #36	; 0x24
 800f37c:	46bd      	mov	sp, r7
 800f37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f382:	4770      	bx	lr

0800f384 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f384:	b480      	push	{r7}
 800f386:	b083      	sub	sp, #12
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]
 800f38c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f38e:	e002      	b.n	800f396 <chk_chr+0x12>
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	3301      	adds	r3, #1
 800f394:	607b      	str	r3, [r7, #4]
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	781b      	ldrb	r3, [r3, #0]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d005      	beq.n	800f3aa <chk_chr+0x26>
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	781b      	ldrb	r3, [r3, #0]
 800f3a2:	461a      	mov	r2, r3
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	4293      	cmp	r3, r2
 800f3a8:	d1f2      	bne.n	800f390 <chk_chr+0xc>
	return *str;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	781b      	ldrb	r3, [r3, #0]
}
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	370c      	adds	r7, #12
 800f3b2:	46bd      	mov	sp, r7
 800f3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b8:	4770      	bx	lr
	...

0800f3bc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f3bc:	b480      	push	{r7}
 800f3be:	b085      	sub	sp, #20
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	6078      	str	r0, [r7, #4]
 800f3c4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	60bb      	str	r3, [r7, #8]
 800f3ca:	68bb      	ldr	r3, [r7, #8]
 800f3cc:	60fb      	str	r3, [r7, #12]
 800f3ce:	e029      	b.n	800f424 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f3d0:	4a27      	ldr	r2, [pc, #156]	; (800f470 <chk_lock+0xb4>)
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	011b      	lsls	r3, r3, #4
 800f3d6:	4413      	add	r3, r2
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d01d      	beq.n	800f41a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f3de:	4a24      	ldr	r2, [pc, #144]	; (800f470 <chk_lock+0xb4>)
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	011b      	lsls	r3, r3, #4
 800f3e4:	4413      	add	r3, r2
 800f3e6:	681a      	ldr	r2, [r3, #0]
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	429a      	cmp	r2, r3
 800f3ee:	d116      	bne.n	800f41e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f3f0:	4a1f      	ldr	r2, [pc, #124]	; (800f470 <chk_lock+0xb4>)
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	011b      	lsls	r3, r3, #4
 800f3f6:	4413      	add	r3, r2
 800f3f8:	3304      	adds	r3, #4
 800f3fa:	681a      	ldr	r2, [r3, #0]
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f400:	429a      	cmp	r2, r3
 800f402:	d10c      	bne.n	800f41e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f404:	4a1a      	ldr	r2, [pc, #104]	; (800f470 <chk_lock+0xb4>)
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	011b      	lsls	r3, r3, #4
 800f40a:	4413      	add	r3, r2
 800f40c:	3308      	adds	r3, #8
 800f40e:	681a      	ldr	r2, [r3, #0]
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f414:	429a      	cmp	r2, r3
 800f416:	d102      	bne.n	800f41e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f418:	e007      	b.n	800f42a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f41a:	2301      	movs	r3, #1
 800f41c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	3301      	adds	r3, #1
 800f422:	60fb      	str	r3, [r7, #12]
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	2b01      	cmp	r3, #1
 800f428:	d9d2      	bls.n	800f3d0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	2b02      	cmp	r3, #2
 800f42e:	d109      	bne.n	800f444 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f430:	68bb      	ldr	r3, [r7, #8]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d102      	bne.n	800f43c <chk_lock+0x80>
 800f436:	683b      	ldr	r3, [r7, #0]
 800f438:	2b02      	cmp	r3, #2
 800f43a:	d101      	bne.n	800f440 <chk_lock+0x84>
 800f43c:	2300      	movs	r3, #0
 800f43e:	e010      	b.n	800f462 <chk_lock+0xa6>
 800f440:	2312      	movs	r3, #18
 800f442:	e00e      	b.n	800f462 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	2b00      	cmp	r3, #0
 800f448:	d108      	bne.n	800f45c <chk_lock+0xa0>
 800f44a:	4a09      	ldr	r2, [pc, #36]	; (800f470 <chk_lock+0xb4>)
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	011b      	lsls	r3, r3, #4
 800f450:	4413      	add	r3, r2
 800f452:	330c      	adds	r3, #12
 800f454:	881b      	ldrh	r3, [r3, #0]
 800f456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f45a:	d101      	bne.n	800f460 <chk_lock+0xa4>
 800f45c:	2310      	movs	r3, #16
 800f45e:	e000      	b.n	800f462 <chk_lock+0xa6>
 800f460:	2300      	movs	r3, #0
}
 800f462:	4618      	mov	r0, r3
 800f464:	3714      	adds	r7, #20
 800f466:	46bd      	mov	sp, r7
 800f468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46c:	4770      	bx	lr
 800f46e:	bf00      	nop
 800f470:	20033600 	.word	0x20033600

0800f474 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f474:	b480      	push	{r7}
 800f476:	b083      	sub	sp, #12
 800f478:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f47a:	2300      	movs	r3, #0
 800f47c:	607b      	str	r3, [r7, #4]
 800f47e:	e002      	b.n	800f486 <enq_lock+0x12>
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	3301      	adds	r3, #1
 800f484:	607b      	str	r3, [r7, #4]
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2b01      	cmp	r3, #1
 800f48a:	d806      	bhi.n	800f49a <enq_lock+0x26>
 800f48c:	4a09      	ldr	r2, [pc, #36]	; (800f4b4 <enq_lock+0x40>)
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	011b      	lsls	r3, r3, #4
 800f492:	4413      	add	r3, r2
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d1f2      	bne.n	800f480 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	2b02      	cmp	r3, #2
 800f49e:	bf14      	ite	ne
 800f4a0:	2301      	movne	r3, #1
 800f4a2:	2300      	moveq	r3, #0
 800f4a4:	b2db      	uxtb	r3, r3
}
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	370c      	adds	r7, #12
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b0:	4770      	bx	lr
 800f4b2:	bf00      	nop
 800f4b4:	20033600 	.word	0x20033600

0800f4b8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f4b8:	b480      	push	{r7}
 800f4ba:	b085      	sub	sp, #20
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
 800f4c0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	60fb      	str	r3, [r7, #12]
 800f4c6:	e01f      	b.n	800f508 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f4c8:	4a41      	ldr	r2, [pc, #260]	; (800f5d0 <inc_lock+0x118>)
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	011b      	lsls	r3, r3, #4
 800f4ce:	4413      	add	r3, r2
 800f4d0:	681a      	ldr	r2, [r3, #0]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	d113      	bne.n	800f502 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f4da:	4a3d      	ldr	r2, [pc, #244]	; (800f5d0 <inc_lock+0x118>)
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	011b      	lsls	r3, r3, #4
 800f4e0:	4413      	add	r3, r2
 800f4e2:	3304      	adds	r3, #4
 800f4e4:	681a      	ldr	r2, [r3, #0]
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f4ea:	429a      	cmp	r2, r3
 800f4ec:	d109      	bne.n	800f502 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f4ee:	4a38      	ldr	r2, [pc, #224]	; (800f5d0 <inc_lock+0x118>)
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	011b      	lsls	r3, r3, #4
 800f4f4:	4413      	add	r3, r2
 800f4f6:	3308      	adds	r3, #8
 800f4f8:	681a      	ldr	r2, [r3, #0]
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f4fe:	429a      	cmp	r2, r3
 800f500:	d006      	beq.n	800f510 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	3301      	adds	r3, #1
 800f506:	60fb      	str	r3, [r7, #12]
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	2b01      	cmp	r3, #1
 800f50c:	d9dc      	bls.n	800f4c8 <inc_lock+0x10>
 800f50e:	e000      	b.n	800f512 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f510:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	2b02      	cmp	r3, #2
 800f516:	d132      	bne.n	800f57e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f518:	2300      	movs	r3, #0
 800f51a:	60fb      	str	r3, [r7, #12]
 800f51c:	e002      	b.n	800f524 <inc_lock+0x6c>
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	3301      	adds	r3, #1
 800f522:	60fb      	str	r3, [r7, #12]
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	2b01      	cmp	r3, #1
 800f528:	d806      	bhi.n	800f538 <inc_lock+0x80>
 800f52a:	4a29      	ldr	r2, [pc, #164]	; (800f5d0 <inc_lock+0x118>)
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	011b      	lsls	r3, r3, #4
 800f530:	4413      	add	r3, r2
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	2b00      	cmp	r3, #0
 800f536:	d1f2      	bne.n	800f51e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	2b02      	cmp	r3, #2
 800f53c:	d101      	bne.n	800f542 <inc_lock+0x8a>
 800f53e:	2300      	movs	r3, #0
 800f540:	e040      	b.n	800f5c4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	681a      	ldr	r2, [r3, #0]
 800f546:	4922      	ldr	r1, [pc, #136]	; (800f5d0 <inc_lock+0x118>)
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	011b      	lsls	r3, r3, #4
 800f54c:	440b      	add	r3, r1
 800f54e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	689a      	ldr	r2, [r3, #8]
 800f554:	491e      	ldr	r1, [pc, #120]	; (800f5d0 <inc_lock+0x118>)
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	011b      	lsls	r3, r3, #4
 800f55a:	440b      	add	r3, r1
 800f55c:	3304      	adds	r3, #4
 800f55e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	695a      	ldr	r2, [r3, #20]
 800f564:	491a      	ldr	r1, [pc, #104]	; (800f5d0 <inc_lock+0x118>)
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	011b      	lsls	r3, r3, #4
 800f56a:	440b      	add	r3, r1
 800f56c:	3308      	adds	r3, #8
 800f56e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f570:	4a17      	ldr	r2, [pc, #92]	; (800f5d0 <inc_lock+0x118>)
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	011b      	lsls	r3, r3, #4
 800f576:	4413      	add	r3, r2
 800f578:	330c      	adds	r3, #12
 800f57a:	2200      	movs	r2, #0
 800f57c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d009      	beq.n	800f598 <inc_lock+0xe0>
 800f584:	4a12      	ldr	r2, [pc, #72]	; (800f5d0 <inc_lock+0x118>)
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	011b      	lsls	r3, r3, #4
 800f58a:	4413      	add	r3, r2
 800f58c:	330c      	adds	r3, #12
 800f58e:	881b      	ldrh	r3, [r3, #0]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d001      	beq.n	800f598 <inc_lock+0xe0>
 800f594:	2300      	movs	r3, #0
 800f596:	e015      	b.n	800f5c4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d108      	bne.n	800f5b0 <inc_lock+0xf8>
 800f59e:	4a0c      	ldr	r2, [pc, #48]	; (800f5d0 <inc_lock+0x118>)
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	011b      	lsls	r3, r3, #4
 800f5a4:	4413      	add	r3, r2
 800f5a6:	330c      	adds	r3, #12
 800f5a8:	881b      	ldrh	r3, [r3, #0]
 800f5aa:	3301      	adds	r3, #1
 800f5ac:	b29a      	uxth	r2, r3
 800f5ae:	e001      	b.n	800f5b4 <inc_lock+0xfc>
 800f5b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f5b4:	4906      	ldr	r1, [pc, #24]	; (800f5d0 <inc_lock+0x118>)
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	011b      	lsls	r3, r3, #4
 800f5ba:	440b      	add	r3, r1
 800f5bc:	330c      	adds	r3, #12
 800f5be:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	3301      	adds	r3, #1
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	3714      	adds	r7, #20
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ce:	4770      	bx	lr
 800f5d0:	20033600 	.word	0x20033600

0800f5d4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f5d4:	b480      	push	{r7}
 800f5d6:	b085      	sub	sp, #20
 800f5d8:	af00      	add	r7, sp, #0
 800f5da:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	3b01      	subs	r3, #1
 800f5e0:	607b      	str	r3, [r7, #4]
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	2b01      	cmp	r3, #1
 800f5e6:	d825      	bhi.n	800f634 <dec_lock+0x60>
		n = Files[i].ctr;
 800f5e8:	4a17      	ldr	r2, [pc, #92]	; (800f648 <dec_lock+0x74>)
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	011b      	lsls	r3, r3, #4
 800f5ee:	4413      	add	r3, r2
 800f5f0:	330c      	adds	r3, #12
 800f5f2:	881b      	ldrh	r3, [r3, #0]
 800f5f4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f5f6:	89fb      	ldrh	r3, [r7, #14]
 800f5f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f5fc:	d101      	bne.n	800f602 <dec_lock+0x2e>
 800f5fe:	2300      	movs	r3, #0
 800f600:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f602:	89fb      	ldrh	r3, [r7, #14]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d002      	beq.n	800f60e <dec_lock+0x3a>
 800f608:	89fb      	ldrh	r3, [r7, #14]
 800f60a:	3b01      	subs	r3, #1
 800f60c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f60e:	4a0e      	ldr	r2, [pc, #56]	; (800f648 <dec_lock+0x74>)
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	011b      	lsls	r3, r3, #4
 800f614:	4413      	add	r3, r2
 800f616:	330c      	adds	r3, #12
 800f618:	89fa      	ldrh	r2, [r7, #14]
 800f61a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f61c:	89fb      	ldrh	r3, [r7, #14]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d105      	bne.n	800f62e <dec_lock+0x5a>
 800f622:	4a09      	ldr	r2, [pc, #36]	; (800f648 <dec_lock+0x74>)
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	011b      	lsls	r3, r3, #4
 800f628:	4413      	add	r3, r2
 800f62a:	2200      	movs	r2, #0
 800f62c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f62e:	2300      	movs	r3, #0
 800f630:	737b      	strb	r3, [r7, #13]
 800f632:	e001      	b.n	800f638 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f634:	2302      	movs	r3, #2
 800f636:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f638:	7b7b      	ldrb	r3, [r7, #13]
}
 800f63a:	4618      	mov	r0, r3
 800f63c:	3714      	adds	r7, #20
 800f63e:	46bd      	mov	sp, r7
 800f640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f644:	4770      	bx	lr
 800f646:	bf00      	nop
 800f648:	20033600 	.word	0x20033600

0800f64c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f64c:	b480      	push	{r7}
 800f64e:	b085      	sub	sp, #20
 800f650:	af00      	add	r7, sp, #0
 800f652:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f654:	2300      	movs	r3, #0
 800f656:	60fb      	str	r3, [r7, #12]
 800f658:	e010      	b.n	800f67c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f65a:	4a0d      	ldr	r2, [pc, #52]	; (800f690 <clear_lock+0x44>)
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	011b      	lsls	r3, r3, #4
 800f660:	4413      	add	r3, r2
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	687a      	ldr	r2, [r7, #4]
 800f666:	429a      	cmp	r2, r3
 800f668:	d105      	bne.n	800f676 <clear_lock+0x2a>
 800f66a:	4a09      	ldr	r2, [pc, #36]	; (800f690 <clear_lock+0x44>)
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	011b      	lsls	r3, r3, #4
 800f670:	4413      	add	r3, r2
 800f672:	2200      	movs	r2, #0
 800f674:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	3301      	adds	r3, #1
 800f67a:	60fb      	str	r3, [r7, #12]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	2b01      	cmp	r3, #1
 800f680:	d9eb      	bls.n	800f65a <clear_lock+0xe>
	}
}
 800f682:	bf00      	nop
 800f684:	3714      	adds	r7, #20
 800f686:	46bd      	mov	sp, r7
 800f688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f68c:	4770      	bx	lr
 800f68e:	bf00      	nop
 800f690:	20033600 	.word	0x20033600

0800f694 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b086      	sub	sp, #24
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f69c:	2300      	movs	r3, #0
 800f69e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	78db      	ldrb	r3, [r3, #3]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d034      	beq.n	800f712 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6ac:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	7858      	ldrb	r0, [r3, #1]
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	697a      	ldr	r2, [r7, #20]
 800f6bc:	f7ff fd40 	bl	800f140 <disk_write>
 800f6c0:	4603      	mov	r3, r0
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d002      	beq.n	800f6cc <sync_window+0x38>
			res = FR_DISK_ERR;
 800f6c6:	2301      	movs	r3, #1
 800f6c8:	73fb      	strb	r3, [r7, #15]
 800f6ca:	e022      	b.n	800f712 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6d6:	697a      	ldr	r2, [r7, #20]
 800f6d8:	1ad2      	subs	r2, r2, r3
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	6a1b      	ldr	r3, [r3, #32]
 800f6de:	429a      	cmp	r2, r3
 800f6e0:	d217      	bcs.n	800f712 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	789b      	ldrb	r3, [r3, #2]
 800f6e6:	613b      	str	r3, [r7, #16]
 800f6e8:	e010      	b.n	800f70c <sync_window+0x78>
					wsect += fs->fsize;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	6a1b      	ldr	r3, [r3, #32]
 800f6ee:	697a      	ldr	r2, [r7, #20]
 800f6f0:	4413      	add	r3, r2
 800f6f2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	7858      	ldrb	r0, [r3, #1]
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f6fe:	2301      	movs	r3, #1
 800f700:	697a      	ldr	r2, [r7, #20]
 800f702:	f7ff fd1d 	bl	800f140 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f706:	693b      	ldr	r3, [r7, #16]
 800f708:	3b01      	subs	r3, #1
 800f70a:	613b      	str	r3, [r7, #16]
 800f70c:	693b      	ldr	r3, [r7, #16]
 800f70e:	2b01      	cmp	r3, #1
 800f710:	d8eb      	bhi.n	800f6ea <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f712:	7bfb      	ldrb	r3, [r7, #15]
}
 800f714:	4618      	mov	r0, r3
 800f716:	3718      	adds	r7, #24
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}

0800f71c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	b084      	sub	sp, #16
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
 800f724:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f726:	2300      	movs	r3, #0
 800f728:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f72e:	683a      	ldr	r2, [r7, #0]
 800f730:	429a      	cmp	r2, r3
 800f732:	d01b      	beq.n	800f76c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f734:	6878      	ldr	r0, [r7, #4]
 800f736:	f7ff ffad 	bl	800f694 <sync_window>
 800f73a:	4603      	mov	r3, r0
 800f73c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f73e:	7bfb      	ldrb	r3, [r7, #15]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d113      	bne.n	800f76c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	7858      	ldrb	r0, [r3, #1]
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f74e:	2301      	movs	r3, #1
 800f750:	683a      	ldr	r2, [r7, #0]
 800f752:	f7ff fcd5 	bl	800f100 <disk_read>
 800f756:	4603      	mov	r3, r0
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d004      	beq.n	800f766 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f75c:	f04f 33ff 	mov.w	r3, #4294967295
 800f760:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f762:	2301      	movs	r3, #1
 800f764:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	683a      	ldr	r2, [r7, #0]
 800f76a:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800f76c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f76e:	4618      	mov	r0, r3
 800f770:	3710      	adds	r7, #16
 800f772:	46bd      	mov	sp, r7
 800f774:	bd80      	pop	{r7, pc}
	...

0800f778 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f778:	b580      	push	{r7, lr}
 800f77a:	b084      	sub	sp, #16
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f780:	6878      	ldr	r0, [r7, #4]
 800f782:	f7ff ff87 	bl	800f694 <sync_window>
 800f786:	4603      	mov	r3, r0
 800f788:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f78a:	7bfb      	ldrb	r3, [r7, #15]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d159      	bne.n	800f844 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	781b      	ldrb	r3, [r3, #0]
 800f794:	2b03      	cmp	r3, #3
 800f796:	d149      	bne.n	800f82c <sync_fs+0xb4>
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	791b      	ldrb	r3, [r3, #4]
 800f79c:	2b01      	cmp	r3, #1
 800f79e:	d145      	bne.n	800f82c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	899b      	ldrh	r3, [r3, #12]
 800f7aa:	461a      	mov	r2, r3
 800f7ac:	2100      	movs	r1, #0
 800f7ae:	f7ff fda8 	bl	800f302 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	3338      	adds	r3, #56	; 0x38
 800f7b6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f7ba:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f7be:	4618      	mov	r0, r3
 800f7c0:	f7ff fd37 	bl	800f232 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	3338      	adds	r3, #56	; 0x38
 800f7c8:	4921      	ldr	r1, [pc, #132]	; (800f850 <sync_fs+0xd8>)
 800f7ca:	4618      	mov	r0, r3
 800f7cc:	f7ff fd4c 	bl	800f268 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	3338      	adds	r3, #56	; 0x38
 800f7d4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f7d8:	491e      	ldr	r1, [pc, #120]	; (800f854 <sync_fs+0xdc>)
 800f7da:	4618      	mov	r0, r3
 800f7dc:	f7ff fd44 	bl	800f268 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	3338      	adds	r3, #56	; 0x38
 800f7e4:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	695b      	ldr	r3, [r3, #20]
 800f7ec:	4619      	mov	r1, r3
 800f7ee:	4610      	mov	r0, r2
 800f7f0:	f7ff fd3a 	bl	800f268 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	3338      	adds	r3, #56	; 0x38
 800f7f8:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	691b      	ldr	r3, [r3, #16]
 800f800:	4619      	mov	r1, r3
 800f802:	4610      	mov	r0, r2
 800f804:	f7ff fd30 	bl	800f268 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f80c:	1c5a      	adds	r2, r3, #1
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	7858      	ldrb	r0, [r3, #1]
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f820:	2301      	movs	r3, #1
 800f822:	f7ff fc8d 	bl	800f140 <disk_write>
			fs->fsi_flag = 0;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	2200      	movs	r2, #0
 800f82a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	785b      	ldrb	r3, [r3, #1]
 800f830:	2200      	movs	r2, #0
 800f832:	2100      	movs	r1, #0
 800f834:	4618      	mov	r0, r3
 800f836:	f7ff fca3 	bl	800f180 <disk_ioctl>
 800f83a:	4603      	mov	r3, r0
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d001      	beq.n	800f844 <sync_fs+0xcc>
 800f840:	2301      	movs	r3, #1
 800f842:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f844:	7bfb      	ldrb	r3, [r7, #15]
}
 800f846:	4618      	mov	r0, r3
 800f848:	3710      	adds	r7, #16
 800f84a:	46bd      	mov	sp, r7
 800f84c:	bd80      	pop	{r7, pc}
 800f84e:	bf00      	nop
 800f850:	41615252 	.word	0x41615252
 800f854:	61417272 	.word	0x61417272

0800f858 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f858:	b480      	push	{r7}
 800f85a:	b083      	sub	sp, #12
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	6078      	str	r0, [r7, #4]
 800f860:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	3b02      	subs	r3, #2
 800f866:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	69db      	ldr	r3, [r3, #28]
 800f86c:	3b02      	subs	r3, #2
 800f86e:	683a      	ldr	r2, [r7, #0]
 800f870:	429a      	cmp	r2, r3
 800f872:	d301      	bcc.n	800f878 <clust2sect+0x20>
 800f874:	2300      	movs	r3, #0
 800f876:	e008      	b.n	800f88a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	895b      	ldrh	r3, [r3, #10]
 800f87c:	461a      	mov	r2, r3
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	fb03 f202 	mul.w	r2, r3, r2
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f888:	4413      	add	r3, r2
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	370c      	adds	r7, #12
 800f88e:	46bd      	mov	sp, r7
 800f890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f894:	4770      	bx	lr

0800f896 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f896:	b580      	push	{r7, lr}
 800f898:	b086      	sub	sp, #24
 800f89a:	af00      	add	r7, sp, #0
 800f89c:	6078      	str	r0, [r7, #4]
 800f89e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	2b01      	cmp	r3, #1
 800f8aa:	d904      	bls.n	800f8b6 <get_fat+0x20>
 800f8ac:	693b      	ldr	r3, [r7, #16]
 800f8ae:	69db      	ldr	r3, [r3, #28]
 800f8b0:	683a      	ldr	r2, [r7, #0]
 800f8b2:	429a      	cmp	r2, r3
 800f8b4:	d302      	bcc.n	800f8bc <get_fat+0x26>
		val = 1;	/* Internal error */
 800f8b6:	2301      	movs	r3, #1
 800f8b8:	617b      	str	r3, [r7, #20]
 800f8ba:	e0b7      	b.n	800fa2c <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f8bc:	f04f 33ff 	mov.w	r3, #4294967295
 800f8c0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f8c2:	693b      	ldr	r3, [r7, #16]
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	2b02      	cmp	r3, #2
 800f8c8:	d05a      	beq.n	800f980 <get_fat+0xea>
 800f8ca:	2b03      	cmp	r3, #3
 800f8cc:	d07d      	beq.n	800f9ca <get_fat+0x134>
 800f8ce:	2b01      	cmp	r3, #1
 800f8d0:	f040 80a2 	bne.w	800fa18 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f8d4:	683b      	ldr	r3, [r7, #0]
 800f8d6:	60fb      	str	r3, [r7, #12]
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	085b      	lsrs	r3, r3, #1
 800f8dc:	68fa      	ldr	r2, [r7, #12]
 800f8de:	4413      	add	r3, r2
 800f8e0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f8e2:	693b      	ldr	r3, [r7, #16]
 800f8e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	899b      	ldrh	r3, [r3, #12]
 800f8ea:	4619      	mov	r1, r3
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	fbb3 f3f1 	udiv	r3, r3, r1
 800f8f2:	4413      	add	r3, r2
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	6938      	ldr	r0, [r7, #16]
 800f8f8:	f7ff ff10 	bl	800f71c <move_window>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	f040 808d 	bne.w	800fa1e <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	1c5a      	adds	r2, r3, #1
 800f908:	60fa      	str	r2, [r7, #12]
 800f90a:	693a      	ldr	r2, [r7, #16]
 800f90c:	8992      	ldrh	r2, [r2, #12]
 800f90e:	fbb3 f1f2 	udiv	r1, r3, r2
 800f912:	fb02 f201 	mul.w	r2, r2, r1
 800f916:	1a9b      	subs	r3, r3, r2
 800f918:	693a      	ldr	r2, [r7, #16]
 800f91a:	4413      	add	r3, r2
 800f91c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f920:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f922:	693b      	ldr	r3, [r7, #16]
 800f924:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f926:	693b      	ldr	r3, [r7, #16]
 800f928:	899b      	ldrh	r3, [r3, #12]
 800f92a:	4619      	mov	r1, r3
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f932:	4413      	add	r3, r2
 800f934:	4619      	mov	r1, r3
 800f936:	6938      	ldr	r0, [r7, #16]
 800f938:	f7ff fef0 	bl	800f71c <move_window>
 800f93c:	4603      	mov	r3, r0
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d16f      	bne.n	800fa22 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f942:	693b      	ldr	r3, [r7, #16]
 800f944:	899b      	ldrh	r3, [r3, #12]
 800f946:	461a      	mov	r2, r3
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	fbb3 f1f2 	udiv	r1, r3, r2
 800f94e:	fb02 f201 	mul.w	r2, r2, r1
 800f952:	1a9b      	subs	r3, r3, r2
 800f954:	693a      	ldr	r2, [r7, #16]
 800f956:	4413      	add	r3, r2
 800f958:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f95c:	021b      	lsls	r3, r3, #8
 800f95e:	461a      	mov	r2, r3
 800f960:	68bb      	ldr	r3, [r7, #8]
 800f962:	4313      	orrs	r3, r2
 800f964:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	f003 0301 	and.w	r3, r3, #1
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d002      	beq.n	800f976 <get_fat+0xe0>
 800f970:	68bb      	ldr	r3, [r7, #8]
 800f972:	091b      	lsrs	r3, r3, #4
 800f974:	e002      	b.n	800f97c <get_fat+0xe6>
 800f976:	68bb      	ldr	r3, [r7, #8]
 800f978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f97c:	617b      	str	r3, [r7, #20]
			break;
 800f97e:	e055      	b.n	800fa2c <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f980:	693b      	ldr	r3, [r7, #16]
 800f982:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f984:	693b      	ldr	r3, [r7, #16]
 800f986:	899b      	ldrh	r3, [r3, #12]
 800f988:	085b      	lsrs	r3, r3, #1
 800f98a:	b29b      	uxth	r3, r3
 800f98c:	4619      	mov	r1, r3
 800f98e:	683b      	ldr	r3, [r7, #0]
 800f990:	fbb3 f3f1 	udiv	r3, r3, r1
 800f994:	4413      	add	r3, r2
 800f996:	4619      	mov	r1, r3
 800f998:	6938      	ldr	r0, [r7, #16]
 800f99a:	f7ff febf 	bl	800f71c <move_window>
 800f99e:	4603      	mov	r3, r0
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d140      	bne.n	800fa26 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f9a4:	693b      	ldr	r3, [r7, #16]
 800f9a6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f9aa:	683b      	ldr	r3, [r7, #0]
 800f9ac:	005b      	lsls	r3, r3, #1
 800f9ae:	693a      	ldr	r2, [r7, #16]
 800f9b0:	8992      	ldrh	r2, [r2, #12]
 800f9b2:	fbb3 f0f2 	udiv	r0, r3, r2
 800f9b6:	fb02 f200 	mul.w	r2, r2, r0
 800f9ba:	1a9b      	subs	r3, r3, r2
 800f9bc:	440b      	add	r3, r1
 800f9be:	4618      	mov	r0, r3
 800f9c0:	f7ff fbfc 	bl	800f1bc <ld_word>
 800f9c4:	4603      	mov	r3, r0
 800f9c6:	617b      	str	r3, [r7, #20]
			break;
 800f9c8:	e030      	b.n	800fa2c <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f9ca:	693b      	ldr	r3, [r7, #16]
 800f9cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f9ce:	693b      	ldr	r3, [r7, #16]
 800f9d0:	899b      	ldrh	r3, [r3, #12]
 800f9d2:	089b      	lsrs	r3, r3, #2
 800f9d4:	b29b      	uxth	r3, r3
 800f9d6:	4619      	mov	r1, r3
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	fbb3 f3f1 	udiv	r3, r3, r1
 800f9de:	4413      	add	r3, r2
 800f9e0:	4619      	mov	r1, r3
 800f9e2:	6938      	ldr	r0, [r7, #16]
 800f9e4:	f7ff fe9a 	bl	800f71c <move_window>
 800f9e8:	4603      	mov	r3, r0
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d11d      	bne.n	800fa2a <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	009b      	lsls	r3, r3, #2
 800f9f8:	693a      	ldr	r2, [r7, #16]
 800f9fa:	8992      	ldrh	r2, [r2, #12]
 800f9fc:	fbb3 f0f2 	udiv	r0, r3, r2
 800fa00:	fb02 f200 	mul.w	r2, r2, r0
 800fa04:	1a9b      	subs	r3, r3, r2
 800fa06:	440b      	add	r3, r1
 800fa08:	4618      	mov	r0, r3
 800fa0a:	f7ff fbef 	bl	800f1ec <ld_dword>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800fa14:	617b      	str	r3, [r7, #20]
			break;
 800fa16:	e009      	b.n	800fa2c <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fa18:	2301      	movs	r3, #1
 800fa1a:	617b      	str	r3, [r7, #20]
 800fa1c:	e006      	b.n	800fa2c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fa1e:	bf00      	nop
 800fa20:	e004      	b.n	800fa2c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fa22:	bf00      	nop
 800fa24:	e002      	b.n	800fa2c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fa26:	bf00      	nop
 800fa28:	e000      	b.n	800fa2c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fa2a:	bf00      	nop
		}
	}

	return val;
 800fa2c:	697b      	ldr	r3, [r7, #20]
}
 800fa2e:	4618      	mov	r0, r3
 800fa30:	3718      	adds	r7, #24
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}

0800fa36 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fa36:	b590      	push	{r4, r7, lr}
 800fa38:	b089      	sub	sp, #36	; 0x24
 800fa3a:	af00      	add	r7, sp, #0
 800fa3c:	60f8      	str	r0, [r7, #12]
 800fa3e:	60b9      	str	r1, [r7, #8]
 800fa40:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800fa42:	2302      	movs	r3, #2
 800fa44:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fa46:	68bb      	ldr	r3, [r7, #8]
 800fa48:	2b01      	cmp	r3, #1
 800fa4a:	f240 8106 	bls.w	800fc5a <put_fat+0x224>
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	69db      	ldr	r3, [r3, #28]
 800fa52:	68ba      	ldr	r2, [r7, #8]
 800fa54:	429a      	cmp	r2, r3
 800fa56:	f080 8100 	bcs.w	800fc5a <put_fat+0x224>
		switch (fs->fs_type) {
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	781b      	ldrb	r3, [r3, #0]
 800fa5e:	2b02      	cmp	r3, #2
 800fa60:	f000 8088 	beq.w	800fb74 <put_fat+0x13e>
 800fa64:	2b03      	cmp	r3, #3
 800fa66:	f000 80b0 	beq.w	800fbca <put_fat+0x194>
 800fa6a:	2b01      	cmp	r3, #1
 800fa6c:	f040 80f5 	bne.w	800fc5a <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800fa70:	68bb      	ldr	r3, [r7, #8]
 800fa72:	61bb      	str	r3, [r7, #24]
 800fa74:	69bb      	ldr	r3, [r7, #24]
 800fa76:	085b      	lsrs	r3, r3, #1
 800fa78:	69ba      	ldr	r2, [r7, #24]
 800fa7a:	4413      	add	r3, r2
 800fa7c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	899b      	ldrh	r3, [r3, #12]
 800fa86:	4619      	mov	r1, r3
 800fa88:	69bb      	ldr	r3, [r7, #24]
 800fa8a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fa8e:	4413      	add	r3, r2
 800fa90:	4619      	mov	r1, r3
 800fa92:	68f8      	ldr	r0, [r7, #12]
 800fa94:	f7ff fe42 	bl	800f71c <move_window>
 800fa98:	4603      	mov	r3, r0
 800fa9a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fa9c:	7ffb      	ldrb	r3, [r7, #31]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	f040 80d4 	bne.w	800fc4c <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800faaa:	69bb      	ldr	r3, [r7, #24]
 800faac:	1c5a      	adds	r2, r3, #1
 800faae:	61ba      	str	r2, [r7, #24]
 800fab0:	68fa      	ldr	r2, [r7, #12]
 800fab2:	8992      	ldrh	r2, [r2, #12]
 800fab4:	fbb3 f0f2 	udiv	r0, r3, r2
 800fab8:	fb02 f200 	mul.w	r2, r2, r0
 800fabc:	1a9b      	subs	r3, r3, r2
 800fabe:	440b      	add	r3, r1
 800fac0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800fac2:	68bb      	ldr	r3, [r7, #8]
 800fac4:	f003 0301 	and.w	r3, r3, #1
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d00d      	beq.n	800fae8 <put_fat+0xb2>
 800facc:	697b      	ldr	r3, [r7, #20]
 800face:	781b      	ldrb	r3, [r3, #0]
 800fad0:	b25b      	sxtb	r3, r3
 800fad2:	f003 030f 	and.w	r3, r3, #15
 800fad6:	b25a      	sxtb	r2, r3
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	b2db      	uxtb	r3, r3
 800fadc:	011b      	lsls	r3, r3, #4
 800fade:	b25b      	sxtb	r3, r3
 800fae0:	4313      	orrs	r3, r2
 800fae2:	b25b      	sxtb	r3, r3
 800fae4:	b2db      	uxtb	r3, r3
 800fae6:	e001      	b.n	800faec <put_fat+0xb6>
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	b2db      	uxtb	r3, r3
 800faec:	697a      	ldr	r2, [r7, #20]
 800faee:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	2201      	movs	r2, #1
 800faf4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	899b      	ldrh	r3, [r3, #12]
 800fafe:	4619      	mov	r1, r3
 800fb00:	69bb      	ldr	r3, [r7, #24]
 800fb02:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb06:	4413      	add	r3, r2
 800fb08:	4619      	mov	r1, r3
 800fb0a:	68f8      	ldr	r0, [r7, #12]
 800fb0c:	f7ff fe06 	bl	800f71c <move_window>
 800fb10:	4603      	mov	r3, r0
 800fb12:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fb14:	7ffb      	ldrb	r3, [r7, #31]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	f040 809a 	bne.w	800fc50 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	899b      	ldrh	r3, [r3, #12]
 800fb26:	461a      	mov	r2, r3
 800fb28:	69bb      	ldr	r3, [r7, #24]
 800fb2a:	fbb3 f0f2 	udiv	r0, r3, r2
 800fb2e:	fb02 f200 	mul.w	r2, r2, r0
 800fb32:	1a9b      	subs	r3, r3, r2
 800fb34:	440b      	add	r3, r1
 800fb36:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fb38:	68bb      	ldr	r3, [r7, #8]
 800fb3a:	f003 0301 	and.w	r3, r3, #1
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d003      	beq.n	800fb4a <put_fat+0x114>
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	091b      	lsrs	r3, r3, #4
 800fb46:	b2db      	uxtb	r3, r3
 800fb48:	e00e      	b.n	800fb68 <put_fat+0x132>
 800fb4a:	697b      	ldr	r3, [r7, #20]
 800fb4c:	781b      	ldrb	r3, [r3, #0]
 800fb4e:	b25b      	sxtb	r3, r3
 800fb50:	f023 030f 	bic.w	r3, r3, #15
 800fb54:	b25a      	sxtb	r2, r3
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	0a1b      	lsrs	r3, r3, #8
 800fb5a:	b25b      	sxtb	r3, r3
 800fb5c:	f003 030f 	and.w	r3, r3, #15
 800fb60:	b25b      	sxtb	r3, r3
 800fb62:	4313      	orrs	r3, r2
 800fb64:	b25b      	sxtb	r3, r3
 800fb66:	b2db      	uxtb	r3, r3
 800fb68:	697a      	ldr	r2, [r7, #20]
 800fb6a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	2201      	movs	r2, #1
 800fb70:	70da      	strb	r2, [r3, #3]
			break;
 800fb72:	e072      	b.n	800fc5a <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	899b      	ldrh	r3, [r3, #12]
 800fb7c:	085b      	lsrs	r3, r3, #1
 800fb7e:	b29b      	uxth	r3, r3
 800fb80:	4619      	mov	r1, r3
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb88:	4413      	add	r3, r2
 800fb8a:	4619      	mov	r1, r3
 800fb8c:	68f8      	ldr	r0, [r7, #12]
 800fb8e:	f7ff fdc5 	bl	800f71c <move_window>
 800fb92:	4603      	mov	r3, r0
 800fb94:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fb96:	7ffb      	ldrb	r3, [r7, #31]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d15b      	bne.n	800fc54 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	005b      	lsls	r3, r3, #1
 800fba6:	68fa      	ldr	r2, [r7, #12]
 800fba8:	8992      	ldrh	r2, [r2, #12]
 800fbaa:	fbb3 f0f2 	udiv	r0, r3, r2
 800fbae:	fb02 f200 	mul.w	r2, r2, r0
 800fbb2:	1a9b      	subs	r3, r3, r2
 800fbb4:	440b      	add	r3, r1
 800fbb6:	687a      	ldr	r2, [r7, #4]
 800fbb8:	b292      	uxth	r2, r2
 800fbba:	4611      	mov	r1, r2
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	f7ff fb38 	bl	800f232 <st_word>
			fs->wflag = 1;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	2201      	movs	r2, #1
 800fbc6:	70da      	strb	r2, [r3, #3]
			break;
 800fbc8:	e047      	b.n	800fc5a <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	899b      	ldrh	r3, [r3, #12]
 800fbd2:	089b      	lsrs	r3, r3, #2
 800fbd4:	b29b      	uxth	r3, r3
 800fbd6:	4619      	mov	r1, r3
 800fbd8:	68bb      	ldr	r3, [r7, #8]
 800fbda:	fbb3 f3f1 	udiv	r3, r3, r1
 800fbde:	4413      	add	r3, r2
 800fbe0:	4619      	mov	r1, r3
 800fbe2:	68f8      	ldr	r0, [r7, #12]
 800fbe4:	f7ff fd9a 	bl	800f71c <move_window>
 800fbe8:	4603      	mov	r3, r0
 800fbea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fbec:	7ffb      	ldrb	r3, [r7, #31]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d132      	bne.n	800fc58 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fbfe:	68bb      	ldr	r3, [r7, #8]
 800fc00:	009b      	lsls	r3, r3, #2
 800fc02:	68fa      	ldr	r2, [r7, #12]
 800fc04:	8992      	ldrh	r2, [r2, #12]
 800fc06:	fbb3 f0f2 	udiv	r0, r3, r2
 800fc0a:	fb02 f200 	mul.w	r2, r2, r0
 800fc0e:	1a9b      	subs	r3, r3, r2
 800fc10:	440b      	add	r3, r1
 800fc12:	4618      	mov	r0, r3
 800fc14:	f7ff faea 	bl	800f1ec <ld_dword>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800fc1e:	4323      	orrs	r3, r4
 800fc20:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	009b      	lsls	r3, r3, #2
 800fc2c:	68fa      	ldr	r2, [r7, #12]
 800fc2e:	8992      	ldrh	r2, [r2, #12]
 800fc30:	fbb3 f0f2 	udiv	r0, r3, r2
 800fc34:	fb02 f200 	mul.w	r2, r2, r0
 800fc38:	1a9b      	subs	r3, r3, r2
 800fc3a:	440b      	add	r3, r1
 800fc3c:	6879      	ldr	r1, [r7, #4]
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f7ff fb12 	bl	800f268 <st_dword>
			fs->wflag = 1;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	2201      	movs	r2, #1
 800fc48:	70da      	strb	r2, [r3, #3]
			break;
 800fc4a:	e006      	b.n	800fc5a <put_fat+0x224>
			if (res != FR_OK) break;
 800fc4c:	bf00      	nop
 800fc4e:	e004      	b.n	800fc5a <put_fat+0x224>
			if (res != FR_OK) break;
 800fc50:	bf00      	nop
 800fc52:	e002      	b.n	800fc5a <put_fat+0x224>
			if (res != FR_OK) break;
 800fc54:	bf00      	nop
 800fc56:	e000      	b.n	800fc5a <put_fat+0x224>
			if (res != FR_OK) break;
 800fc58:	bf00      	nop
		}
	}
	return res;
 800fc5a:	7ffb      	ldrb	r3, [r7, #31]
}
 800fc5c:	4618      	mov	r0, r3
 800fc5e:	3724      	adds	r7, #36	; 0x24
 800fc60:	46bd      	mov	sp, r7
 800fc62:	bd90      	pop	{r4, r7, pc}

0800fc64 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b088      	sub	sp, #32
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	60f8      	str	r0, [r7, #12]
 800fc6c:	60b9      	str	r1, [r7, #8]
 800fc6e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800fc70:	2300      	movs	r3, #0
 800fc72:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800fc7a:	68bb      	ldr	r3, [r7, #8]
 800fc7c:	2b01      	cmp	r3, #1
 800fc7e:	d904      	bls.n	800fc8a <remove_chain+0x26>
 800fc80:	69bb      	ldr	r3, [r7, #24]
 800fc82:	69db      	ldr	r3, [r3, #28]
 800fc84:	68ba      	ldr	r2, [r7, #8]
 800fc86:	429a      	cmp	r2, r3
 800fc88:	d301      	bcc.n	800fc8e <remove_chain+0x2a>
 800fc8a:	2302      	movs	r3, #2
 800fc8c:	e04b      	b.n	800fd26 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d00c      	beq.n	800fcae <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800fc94:	f04f 32ff 	mov.w	r2, #4294967295
 800fc98:	6879      	ldr	r1, [r7, #4]
 800fc9a:	69b8      	ldr	r0, [r7, #24]
 800fc9c:	f7ff fecb 	bl	800fa36 <put_fat>
 800fca0:	4603      	mov	r3, r0
 800fca2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800fca4:	7ffb      	ldrb	r3, [r7, #31]
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d001      	beq.n	800fcae <remove_chain+0x4a>
 800fcaa:	7ffb      	ldrb	r3, [r7, #31]
 800fcac:	e03b      	b.n	800fd26 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800fcae:	68b9      	ldr	r1, [r7, #8]
 800fcb0:	68f8      	ldr	r0, [r7, #12]
 800fcb2:	f7ff fdf0 	bl	800f896 <get_fat>
 800fcb6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800fcb8:	697b      	ldr	r3, [r7, #20]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d031      	beq.n	800fd22 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	2b01      	cmp	r3, #1
 800fcc2:	d101      	bne.n	800fcc8 <remove_chain+0x64>
 800fcc4:	2302      	movs	r3, #2
 800fcc6:	e02e      	b.n	800fd26 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800fcc8:	697b      	ldr	r3, [r7, #20]
 800fcca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcce:	d101      	bne.n	800fcd4 <remove_chain+0x70>
 800fcd0:	2301      	movs	r3, #1
 800fcd2:	e028      	b.n	800fd26 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	68b9      	ldr	r1, [r7, #8]
 800fcd8:	69b8      	ldr	r0, [r7, #24]
 800fcda:	f7ff feac 	bl	800fa36 <put_fat>
 800fcde:	4603      	mov	r3, r0
 800fce0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800fce2:	7ffb      	ldrb	r3, [r7, #31]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d001      	beq.n	800fcec <remove_chain+0x88>
 800fce8:	7ffb      	ldrb	r3, [r7, #31]
 800fcea:	e01c      	b.n	800fd26 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800fcec:	69bb      	ldr	r3, [r7, #24]
 800fcee:	695a      	ldr	r2, [r3, #20]
 800fcf0:	69bb      	ldr	r3, [r7, #24]
 800fcf2:	69db      	ldr	r3, [r3, #28]
 800fcf4:	3b02      	subs	r3, #2
 800fcf6:	429a      	cmp	r2, r3
 800fcf8:	d20b      	bcs.n	800fd12 <remove_chain+0xae>
			fs->free_clst++;
 800fcfa:	69bb      	ldr	r3, [r7, #24]
 800fcfc:	695b      	ldr	r3, [r3, #20]
 800fcfe:	1c5a      	adds	r2, r3, #1
 800fd00:	69bb      	ldr	r3, [r7, #24]
 800fd02:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800fd04:	69bb      	ldr	r3, [r7, #24]
 800fd06:	791b      	ldrb	r3, [r3, #4]
 800fd08:	f043 0301 	orr.w	r3, r3, #1
 800fd0c:	b2da      	uxtb	r2, r3
 800fd0e:	69bb      	ldr	r3, [r7, #24]
 800fd10:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800fd12:	697b      	ldr	r3, [r7, #20]
 800fd14:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800fd16:	69bb      	ldr	r3, [r7, #24]
 800fd18:	69db      	ldr	r3, [r3, #28]
 800fd1a:	68ba      	ldr	r2, [r7, #8]
 800fd1c:	429a      	cmp	r2, r3
 800fd1e:	d3c6      	bcc.n	800fcae <remove_chain+0x4a>
 800fd20:	e000      	b.n	800fd24 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800fd22:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800fd24:	2300      	movs	r3, #0
}
 800fd26:	4618      	mov	r0, r3
 800fd28:	3720      	adds	r7, #32
 800fd2a:	46bd      	mov	sp, r7
 800fd2c:	bd80      	pop	{r7, pc}

0800fd2e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800fd2e:	b580      	push	{r7, lr}
 800fd30:	b088      	sub	sp, #32
 800fd32:	af00      	add	r7, sp, #0
 800fd34:	6078      	str	r0, [r7, #4]
 800fd36:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800fd3e:	683b      	ldr	r3, [r7, #0]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d10d      	bne.n	800fd60 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800fd44:	693b      	ldr	r3, [r7, #16]
 800fd46:	691b      	ldr	r3, [r3, #16]
 800fd48:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800fd4a:	69bb      	ldr	r3, [r7, #24]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d004      	beq.n	800fd5a <create_chain+0x2c>
 800fd50:	693b      	ldr	r3, [r7, #16]
 800fd52:	69db      	ldr	r3, [r3, #28]
 800fd54:	69ba      	ldr	r2, [r7, #24]
 800fd56:	429a      	cmp	r2, r3
 800fd58:	d31b      	bcc.n	800fd92 <create_chain+0x64>
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	61bb      	str	r3, [r7, #24]
 800fd5e:	e018      	b.n	800fd92 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800fd60:	6839      	ldr	r1, [r7, #0]
 800fd62:	6878      	ldr	r0, [r7, #4]
 800fd64:	f7ff fd97 	bl	800f896 <get_fat>
 800fd68:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	2b01      	cmp	r3, #1
 800fd6e:	d801      	bhi.n	800fd74 <create_chain+0x46>
 800fd70:	2301      	movs	r3, #1
 800fd72:	e070      	b.n	800fe56 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd7a:	d101      	bne.n	800fd80 <create_chain+0x52>
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	e06a      	b.n	800fe56 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800fd80:	693b      	ldr	r3, [r7, #16]
 800fd82:	69db      	ldr	r3, [r3, #28]
 800fd84:	68fa      	ldr	r2, [r7, #12]
 800fd86:	429a      	cmp	r2, r3
 800fd88:	d201      	bcs.n	800fd8e <create_chain+0x60>
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	e063      	b.n	800fe56 <create_chain+0x128>
		scl = clst;
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800fd92:	69bb      	ldr	r3, [r7, #24]
 800fd94:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800fd96:	69fb      	ldr	r3, [r7, #28]
 800fd98:	3301      	adds	r3, #1
 800fd9a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800fd9c:	693b      	ldr	r3, [r7, #16]
 800fd9e:	69db      	ldr	r3, [r3, #28]
 800fda0:	69fa      	ldr	r2, [r7, #28]
 800fda2:	429a      	cmp	r2, r3
 800fda4:	d307      	bcc.n	800fdb6 <create_chain+0x88>
				ncl = 2;
 800fda6:	2302      	movs	r3, #2
 800fda8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800fdaa:	69fa      	ldr	r2, [r7, #28]
 800fdac:	69bb      	ldr	r3, [r7, #24]
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	d901      	bls.n	800fdb6 <create_chain+0x88>
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	e04f      	b.n	800fe56 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800fdb6:	69f9      	ldr	r1, [r7, #28]
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f7ff fd6c 	bl	800f896 <get_fat>
 800fdbe:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d00e      	beq.n	800fde4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	2b01      	cmp	r3, #1
 800fdca:	d003      	beq.n	800fdd4 <create_chain+0xa6>
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdd2:	d101      	bne.n	800fdd8 <create_chain+0xaa>
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	e03e      	b.n	800fe56 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800fdd8:	69fa      	ldr	r2, [r7, #28]
 800fdda:	69bb      	ldr	r3, [r7, #24]
 800fddc:	429a      	cmp	r2, r3
 800fdde:	d1da      	bne.n	800fd96 <create_chain+0x68>
 800fde0:	2300      	movs	r3, #0
 800fde2:	e038      	b.n	800fe56 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800fde4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800fde6:	f04f 32ff 	mov.w	r2, #4294967295
 800fdea:	69f9      	ldr	r1, [r7, #28]
 800fdec:	6938      	ldr	r0, [r7, #16]
 800fdee:	f7ff fe22 	bl	800fa36 <put_fat>
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800fdf6:	7dfb      	ldrb	r3, [r7, #23]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d109      	bne.n	800fe10 <create_chain+0xe2>
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d006      	beq.n	800fe10 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800fe02:	69fa      	ldr	r2, [r7, #28]
 800fe04:	6839      	ldr	r1, [r7, #0]
 800fe06:	6938      	ldr	r0, [r7, #16]
 800fe08:	f7ff fe15 	bl	800fa36 <put_fat>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800fe10:	7dfb      	ldrb	r3, [r7, #23]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d116      	bne.n	800fe44 <create_chain+0x116>
		fs->last_clst = ncl;
 800fe16:	693b      	ldr	r3, [r7, #16]
 800fe18:	69fa      	ldr	r2, [r7, #28]
 800fe1a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800fe1c:	693b      	ldr	r3, [r7, #16]
 800fe1e:	695a      	ldr	r2, [r3, #20]
 800fe20:	693b      	ldr	r3, [r7, #16]
 800fe22:	69db      	ldr	r3, [r3, #28]
 800fe24:	3b02      	subs	r3, #2
 800fe26:	429a      	cmp	r2, r3
 800fe28:	d804      	bhi.n	800fe34 <create_chain+0x106>
 800fe2a:	693b      	ldr	r3, [r7, #16]
 800fe2c:	695b      	ldr	r3, [r3, #20]
 800fe2e:	1e5a      	subs	r2, r3, #1
 800fe30:	693b      	ldr	r3, [r7, #16]
 800fe32:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800fe34:	693b      	ldr	r3, [r7, #16]
 800fe36:	791b      	ldrb	r3, [r3, #4]
 800fe38:	f043 0301 	orr.w	r3, r3, #1
 800fe3c:	b2da      	uxtb	r2, r3
 800fe3e:	693b      	ldr	r3, [r7, #16]
 800fe40:	711a      	strb	r2, [r3, #4]
 800fe42:	e007      	b.n	800fe54 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800fe44:	7dfb      	ldrb	r3, [r7, #23]
 800fe46:	2b01      	cmp	r3, #1
 800fe48:	d102      	bne.n	800fe50 <create_chain+0x122>
 800fe4a:	f04f 33ff 	mov.w	r3, #4294967295
 800fe4e:	e000      	b.n	800fe52 <create_chain+0x124>
 800fe50:	2301      	movs	r3, #1
 800fe52:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800fe54:	69fb      	ldr	r3, [r7, #28]
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3720      	adds	r7, #32
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}

0800fe5e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800fe5e:	b480      	push	{r7}
 800fe60:	b087      	sub	sp, #28
 800fe62:	af00      	add	r7, sp, #0
 800fe64:	6078      	str	r0, [r7, #4]
 800fe66:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe72:	3304      	adds	r3, #4
 800fe74:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	899b      	ldrh	r3, [r3, #12]
 800fe7a:	461a      	mov	r2, r3
 800fe7c:	683b      	ldr	r3, [r7, #0]
 800fe7e:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe82:	68fa      	ldr	r2, [r7, #12]
 800fe84:	8952      	ldrh	r2, [r2, #10]
 800fe86:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe8a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fe8c:	693b      	ldr	r3, [r7, #16]
 800fe8e:	1d1a      	adds	r2, r3, #4
 800fe90:	613a      	str	r2, [r7, #16]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800fe96:	68bb      	ldr	r3, [r7, #8]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d101      	bne.n	800fea0 <clmt_clust+0x42>
 800fe9c:	2300      	movs	r3, #0
 800fe9e:	e010      	b.n	800fec2 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800fea0:	697a      	ldr	r2, [r7, #20]
 800fea2:	68bb      	ldr	r3, [r7, #8]
 800fea4:	429a      	cmp	r2, r3
 800fea6:	d307      	bcc.n	800feb8 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800fea8:	697a      	ldr	r2, [r7, #20]
 800feaa:	68bb      	ldr	r3, [r7, #8]
 800feac:	1ad3      	subs	r3, r2, r3
 800feae:	617b      	str	r3, [r7, #20]
 800feb0:	693b      	ldr	r3, [r7, #16]
 800feb2:	3304      	adds	r3, #4
 800feb4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800feb6:	e7e9      	b.n	800fe8c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800feb8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800feba:	693b      	ldr	r3, [r7, #16]
 800febc:	681a      	ldr	r2, [r3, #0]
 800febe:	697b      	ldr	r3, [r7, #20]
 800fec0:	4413      	add	r3, r2
}
 800fec2:	4618      	mov	r0, r3
 800fec4:	371c      	adds	r7, #28
 800fec6:	46bd      	mov	sp, r7
 800fec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fecc:	4770      	bx	lr

0800fece <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800fece:	b580      	push	{r7, lr}
 800fed0:	b086      	sub	sp, #24
 800fed2:	af00      	add	r7, sp, #0
 800fed4:	6078      	str	r0, [r7, #4]
 800fed6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800fede:	683b      	ldr	r3, [r7, #0]
 800fee0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fee4:	d204      	bcs.n	800fef0 <dir_sdi+0x22>
 800fee6:	683b      	ldr	r3, [r7, #0]
 800fee8:	f003 031f 	and.w	r3, r3, #31
 800feec:	2b00      	cmp	r3, #0
 800feee:	d001      	beq.n	800fef4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800fef0:	2302      	movs	r3, #2
 800fef2:	e071      	b.n	800ffd8 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	683a      	ldr	r2, [r7, #0]
 800fef8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	689b      	ldr	r3, [r3, #8]
 800fefe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ff00:	697b      	ldr	r3, [r7, #20]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d106      	bne.n	800ff14 <dir_sdi+0x46>
 800ff06:	693b      	ldr	r3, [r7, #16]
 800ff08:	781b      	ldrb	r3, [r3, #0]
 800ff0a:	2b02      	cmp	r3, #2
 800ff0c:	d902      	bls.n	800ff14 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ff0e:	693b      	ldr	r3, [r7, #16]
 800ff10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff12:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ff14:	697b      	ldr	r3, [r7, #20]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d10c      	bne.n	800ff34 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ff1a:	683b      	ldr	r3, [r7, #0]
 800ff1c:	095b      	lsrs	r3, r3, #5
 800ff1e:	693a      	ldr	r2, [r7, #16]
 800ff20:	8912      	ldrh	r2, [r2, #8]
 800ff22:	4293      	cmp	r3, r2
 800ff24:	d301      	bcc.n	800ff2a <dir_sdi+0x5c>
 800ff26:	2302      	movs	r3, #2
 800ff28:	e056      	b.n	800ffd8 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800ff2a:	693b      	ldr	r3, [r7, #16]
 800ff2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	61da      	str	r2, [r3, #28]
 800ff32:	e02d      	b.n	800ff90 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ff34:	693b      	ldr	r3, [r7, #16]
 800ff36:	895b      	ldrh	r3, [r3, #10]
 800ff38:	461a      	mov	r2, r3
 800ff3a:	693b      	ldr	r3, [r7, #16]
 800ff3c:	899b      	ldrh	r3, [r3, #12]
 800ff3e:	fb03 f302 	mul.w	r3, r3, r2
 800ff42:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ff44:	e019      	b.n	800ff7a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	6979      	ldr	r1, [r7, #20]
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	f7ff fca3 	bl	800f896 <get_fat>
 800ff50:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ff52:	697b      	ldr	r3, [r7, #20]
 800ff54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff58:	d101      	bne.n	800ff5e <dir_sdi+0x90>
 800ff5a:	2301      	movs	r3, #1
 800ff5c:	e03c      	b.n	800ffd8 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ff5e:	697b      	ldr	r3, [r7, #20]
 800ff60:	2b01      	cmp	r3, #1
 800ff62:	d904      	bls.n	800ff6e <dir_sdi+0xa0>
 800ff64:	693b      	ldr	r3, [r7, #16]
 800ff66:	69db      	ldr	r3, [r3, #28]
 800ff68:	697a      	ldr	r2, [r7, #20]
 800ff6a:	429a      	cmp	r2, r3
 800ff6c:	d301      	bcc.n	800ff72 <dir_sdi+0xa4>
 800ff6e:	2302      	movs	r3, #2
 800ff70:	e032      	b.n	800ffd8 <dir_sdi+0x10a>
			ofs -= csz;
 800ff72:	683a      	ldr	r2, [r7, #0]
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	1ad3      	subs	r3, r2, r3
 800ff78:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ff7a:	683a      	ldr	r2, [r7, #0]
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	429a      	cmp	r2, r3
 800ff80:	d2e1      	bcs.n	800ff46 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800ff82:	6979      	ldr	r1, [r7, #20]
 800ff84:	6938      	ldr	r0, [r7, #16]
 800ff86:	f7ff fc67 	bl	800f858 <clust2sect>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	697a      	ldr	r2, [r7, #20]
 800ff94:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	69db      	ldr	r3, [r3, #28]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d101      	bne.n	800ffa2 <dir_sdi+0xd4>
 800ff9e:	2302      	movs	r3, #2
 800ffa0:	e01a      	b.n	800ffd8 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	69da      	ldr	r2, [r3, #28]
 800ffa6:	693b      	ldr	r3, [r7, #16]
 800ffa8:	899b      	ldrh	r3, [r3, #12]
 800ffaa:	4619      	mov	r1, r3
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	fbb3 f3f1 	udiv	r3, r3, r1
 800ffb2:	441a      	add	r2, r3
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ffb8:	693b      	ldr	r3, [r7, #16]
 800ffba:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ffbe:	693b      	ldr	r3, [r7, #16]
 800ffc0:	899b      	ldrh	r3, [r3, #12]
 800ffc2:	461a      	mov	r2, r3
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	fbb3 f0f2 	udiv	r0, r3, r2
 800ffca:	fb02 f200 	mul.w	r2, r2, r0
 800ffce:	1a9b      	subs	r3, r3, r2
 800ffd0:	18ca      	adds	r2, r1, r3
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ffd6:	2300      	movs	r3, #0
}
 800ffd8:	4618      	mov	r0, r3
 800ffda:	3718      	adds	r7, #24
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	bd80      	pop	{r7, pc}

0800ffe0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b086      	sub	sp, #24
 800ffe4:	af00      	add	r7, sp, #0
 800ffe6:	6078      	str	r0, [r7, #4]
 800ffe8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	695b      	ldr	r3, [r3, #20]
 800fff4:	3320      	adds	r3, #32
 800fff6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	69db      	ldr	r3, [r3, #28]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d003      	beq.n	8010008 <dir_next+0x28>
 8010000:	68bb      	ldr	r3, [r7, #8]
 8010002:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010006:	d301      	bcc.n	801000c <dir_next+0x2c>
 8010008:	2304      	movs	r3, #4
 801000a:	e0bb      	b.n	8010184 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	899b      	ldrh	r3, [r3, #12]
 8010010:	461a      	mov	r2, r3
 8010012:	68bb      	ldr	r3, [r7, #8]
 8010014:	fbb3 f1f2 	udiv	r1, r3, r2
 8010018:	fb02 f201 	mul.w	r2, r2, r1
 801001c:	1a9b      	subs	r3, r3, r2
 801001e:	2b00      	cmp	r3, #0
 8010020:	f040 809d 	bne.w	801015e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	69db      	ldr	r3, [r3, #28]
 8010028:	1c5a      	adds	r2, r3, #1
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	699b      	ldr	r3, [r3, #24]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d10b      	bne.n	801004e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8010036:	68bb      	ldr	r3, [r7, #8]
 8010038:	095b      	lsrs	r3, r3, #5
 801003a:	68fa      	ldr	r2, [r7, #12]
 801003c:	8912      	ldrh	r2, [r2, #8]
 801003e:	4293      	cmp	r3, r2
 8010040:	f0c0 808d 	bcc.w	801015e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	2200      	movs	r2, #0
 8010048:	61da      	str	r2, [r3, #28]
 801004a:	2304      	movs	r3, #4
 801004c:	e09a      	b.n	8010184 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	899b      	ldrh	r3, [r3, #12]
 8010052:	461a      	mov	r2, r3
 8010054:	68bb      	ldr	r3, [r7, #8]
 8010056:	fbb3 f3f2 	udiv	r3, r3, r2
 801005a:	68fa      	ldr	r2, [r7, #12]
 801005c:	8952      	ldrh	r2, [r2, #10]
 801005e:	3a01      	subs	r2, #1
 8010060:	4013      	ands	r3, r2
 8010062:	2b00      	cmp	r3, #0
 8010064:	d17b      	bne.n	801015e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010066:	687a      	ldr	r2, [r7, #4]
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	699b      	ldr	r3, [r3, #24]
 801006c:	4619      	mov	r1, r3
 801006e:	4610      	mov	r0, r2
 8010070:	f7ff fc11 	bl	800f896 <get_fat>
 8010074:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010076:	697b      	ldr	r3, [r7, #20]
 8010078:	2b01      	cmp	r3, #1
 801007a:	d801      	bhi.n	8010080 <dir_next+0xa0>
 801007c:	2302      	movs	r3, #2
 801007e:	e081      	b.n	8010184 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8010080:	697b      	ldr	r3, [r7, #20]
 8010082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010086:	d101      	bne.n	801008c <dir_next+0xac>
 8010088:	2301      	movs	r3, #1
 801008a:	e07b      	b.n	8010184 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	69db      	ldr	r3, [r3, #28]
 8010090:	697a      	ldr	r2, [r7, #20]
 8010092:	429a      	cmp	r2, r3
 8010094:	d359      	bcc.n	801014a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8010096:	683b      	ldr	r3, [r7, #0]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d104      	bne.n	80100a6 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	2200      	movs	r2, #0
 80100a0:	61da      	str	r2, [r3, #28]
 80100a2:	2304      	movs	r3, #4
 80100a4:	e06e      	b.n	8010184 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80100a6:	687a      	ldr	r2, [r7, #4]
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	699b      	ldr	r3, [r3, #24]
 80100ac:	4619      	mov	r1, r3
 80100ae:	4610      	mov	r0, r2
 80100b0:	f7ff fe3d 	bl	800fd2e <create_chain>
 80100b4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80100b6:	697b      	ldr	r3, [r7, #20]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d101      	bne.n	80100c0 <dir_next+0xe0>
 80100bc:	2307      	movs	r3, #7
 80100be:	e061      	b.n	8010184 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80100c0:	697b      	ldr	r3, [r7, #20]
 80100c2:	2b01      	cmp	r3, #1
 80100c4:	d101      	bne.n	80100ca <dir_next+0xea>
 80100c6:	2302      	movs	r3, #2
 80100c8:	e05c      	b.n	8010184 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80100ca:	697b      	ldr	r3, [r7, #20]
 80100cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100d0:	d101      	bne.n	80100d6 <dir_next+0xf6>
 80100d2:	2301      	movs	r3, #1
 80100d4:	e056      	b.n	8010184 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80100d6:	68f8      	ldr	r0, [r7, #12]
 80100d8:	f7ff fadc 	bl	800f694 <sync_window>
 80100dc:	4603      	mov	r3, r0
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d001      	beq.n	80100e6 <dir_next+0x106>
 80100e2:	2301      	movs	r3, #1
 80100e4:	e04e      	b.n	8010184 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	899b      	ldrh	r3, [r3, #12]
 80100f0:	461a      	mov	r2, r3
 80100f2:	2100      	movs	r1, #0
 80100f4:	f7ff f905 	bl	800f302 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80100f8:	2300      	movs	r3, #0
 80100fa:	613b      	str	r3, [r7, #16]
 80100fc:	6979      	ldr	r1, [r7, #20]
 80100fe:	68f8      	ldr	r0, [r7, #12]
 8010100:	f7ff fbaa 	bl	800f858 <clust2sect>
 8010104:	4602      	mov	r2, r0
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	635a      	str	r2, [r3, #52]	; 0x34
 801010a:	e012      	b.n	8010132 <dir_next+0x152>
						fs->wflag = 1;
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	2201      	movs	r2, #1
 8010110:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8010112:	68f8      	ldr	r0, [r7, #12]
 8010114:	f7ff fabe 	bl	800f694 <sync_window>
 8010118:	4603      	mov	r3, r0
 801011a:	2b00      	cmp	r3, #0
 801011c:	d001      	beq.n	8010122 <dir_next+0x142>
 801011e:	2301      	movs	r3, #1
 8010120:	e030      	b.n	8010184 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010122:	693b      	ldr	r3, [r7, #16]
 8010124:	3301      	adds	r3, #1
 8010126:	613b      	str	r3, [r7, #16]
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801012c:	1c5a      	adds	r2, r3, #1
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	635a      	str	r2, [r3, #52]	; 0x34
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	895b      	ldrh	r3, [r3, #10]
 8010136:	461a      	mov	r2, r3
 8010138:	693b      	ldr	r3, [r7, #16]
 801013a:	4293      	cmp	r3, r2
 801013c:	d3e6      	bcc.n	801010c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010142:	693b      	ldr	r3, [r7, #16]
 8010144:	1ad2      	subs	r2, r2, r3
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	697a      	ldr	r2, [r7, #20]
 801014e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010150:	6979      	ldr	r1, [r7, #20]
 8010152:	68f8      	ldr	r0, [r7, #12]
 8010154:	f7ff fb80 	bl	800f858 <clust2sect>
 8010158:	4602      	mov	r2, r0
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	68ba      	ldr	r2, [r7, #8]
 8010162:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	899b      	ldrh	r3, [r3, #12]
 801016e:	461a      	mov	r2, r3
 8010170:	68bb      	ldr	r3, [r7, #8]
 8010172:	fbb3 f0f2 	udiv	r0, r3, r2
 8010176:	fb02 f200 	mul.w	r2, r2, r0
 801017a:	1a9b      	subs	r3, r3, r2
 801017c:	18ca      	adds	r2, r1, r3
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010182:	2300      	movs	r3, #0
}
 8010184:	4618      	mov	r0, r3
 8010186:	3718      	adds	r7, #24
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}

0801018c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801018c:	b580      	push	{r7, lr}
 801018e:	b086      	sub	sp, #24
 8010190:	af00      	add	r7, sp, #0
 8010192:	6078      	str	r0, [r7, #4]
 8010194:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801019c:	2100      	movs	r1, #0
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f7ff fe95 	bl	800fece <dir_sdi>
 80101a4:	4603      	mov	r3, r0
 80101a6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80101a8:	7dfb      	ldrb	r3, [r7, #23]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d12b      	bne.n	8010206 <dir_alloc+0x7a>
		n = 0;
 80101ae:	2300      	movs	r3, #0
 80101b0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	69db      	ldr	r3, [r3, #28]
 80101b6:	4619      	mov	r1, r3
 80101b8:	68f8      	ldr	r0, [r7, #12]
 80101ba:	f7ff faaf 	bl	800f71c <move_window>
 80101be:	4603      	mov	r3, r0
 80101c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80101c2:	7dfb      	ldrb	r3, [r7, #23]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d11d      	bne.n	8010204 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6a1b      	ldr	r3, [r3, #32]
 80101cc:	781b      	ldrb	r3, [r3, #0]
 80101ce:	2be5      	cmp	r3, #229	; 0xe5
 80101d0:	d004      	beq.n	80101dc <dir_alloc+0x50>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	6a1b      	ldr	r3, [r3, #32]
 80101d6:	781b      	ldrb	r3, [r3, #0]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d107      	bne.n	80101ec <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80101dc:	693b      	ldr	r3, [r7, #16]
 80101de:	3301      	adds	r3, #1
 80101e0:	613b      	str	r3, [r7, #16]
 80101e2:	693a      	ldr	r2, [r7, #16]
 80101e4:	683b      	ldr	r3, [r7, #0]
 80101e6:	429a      	cmp	r2, r3
 80101e8:	d102      	bne.n	80101f0 <dir_alloc+0x64>
 80101ea:	e00c      	b.n	8010206 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80101ec:	2300      	movs	r3, #0
 80101ee:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80101f0:	2101      	movs	r1, #1
 80101f2:	6878      	ldr	r0, [r7, #4]
 80101f4:	f7ff fef4 	bl	800ffe0 <dir_next>
 80101f8:	4603      	mov	r3, r0
 80101fa:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80101fc:	7dfb      	ldrb	r3, [r7, #23]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d0d7      	beq.n	80101b2 <dir_alloc+0x26>
 8010202:	e000      	b.n	8010206 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8010204:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8010206:	7dfb      	ldrb	r3, [r7, #23]
 8010208:	2b04      	cmp	r3, #4
 801020a:	d101      	bne.n	8010210 <dir_alloc+0x84>
 801020c:	2307      	movs	r3, #7
 801020e:	75fb      	strb	r3, [r7, #23]
	return res;
 8010210:	7dfb      	ldrb	r3, [r7, #23]
}
 8010212:	4618      	mov	r0, r3
 8010214:	3718      	adds	r7, #24
 8010216:	46bd      	mov	sp, r7
 8010218:	bd80      	pop	{r7, pc}

0801021a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801021a:	b580      	push	{r7, lr}
 801021c:	b084      	sub	sp, #16
 801021e:	af00      	add	r7, sp, #0
 8010220:	6078      	str	r0, [r7, #4]
 8010222:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010224:	683b      	ldr	r3, [r7, #0]
 8010226:	331a      	adds	r3, #26
 8010228:	4618      	mov	r0, r3
 801022a:	f7fe ffc7 	bl	800f1bc <ld_word>
 801022e:	4603      	mov	r3, r0
 8010230:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	781b      	ldrb	r3, [r3, #0]
 8010236:	2b03      	cmp	r3, #3
 8010238:	d109      	bne.n	801024e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801023a:	683b      	ldr	r3, [r7, #0]
 801023c:	3314      	adds	r3, #20
 801023e:	4618      	mov	r0, r3
 8010240:	f7fe ffbc 	bl	800f1bc <ld_word>
 8010244:	4603      	mov	r3, r0
 8010246:	041b      	lsls	r3, r3, #16
 8010248:	68fa      	ldr	r2, [r7, #12]
 801024a:	4313      	orrs	r3, r2
 801024c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801024e:	68fb      	ldr	r3, [r7, #12]
}
 8010250:	4618      	mov	r0, r3
 8010252:	3710      	adds	r7, #16
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}

08010258 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010258:	b580      	push	{r7, lr}
 801025a:	b084      	sub	sp, #16
 801025c:	af00      	add	r7, sp, #0
 801025e:	60f8      	str	r0, [r7, #12]
 8010260:	60b9      	str	r1, [r7, #8]
 8010262:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8010264:	68bb      	ldr	r3, [r7, #8]
 8010266:	331a      	adds	r3, #26
 8010268:	687a      	ldr	r2, [r7, #4]
 801026a:	b292      	uxth	r2, r2
 801026c:	4611      	mov	r1, r2
 801026e:	4618      	mov	r0, r3
 8010270:	f7fe ffdf 	bl	800f232 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	781b      	ldrb	r3, [r3, #0]
 8010278:	2b03      	cmp	r3, #3
 801027a:	d109      	bne.n	8010290 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801027c:	68bb      	ldr	r3, [r7, #8]
 801027e:	f103 0214 	add.w	r2, r3, #20
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	0c1b      	lsrs	r3, r3, #16
 8010286:	b29b      	uxth	r3, r3
 8010288:	4619      	mov	r1, r3
 801028a:	4610      	mov	r0, r2
 801028c:	f7fe ffd1 	bl	800f232 <st_word>
	}
}
 8010290:	bf00      	nop
 8010292:	3710      	adds	r7, #16
 8010294:	46bd      	mov	sp, r7
 8010296:	bd80      	pop	{r7, pc}

08010298 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b086      	sub	sp, #24
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
 80102a0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80102a2:	2304      	movs	r3, #4
 80102a4:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80102ac:	e03c      	b.n	8010328 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	69db      	ldr	r3, [r3, #28]
 80102b2:	4619      	mov	r1, r3
 80102b4:	6938      	ldr	r0, [r7, #16]
 80102b6:	f7ff fa31 	bl	800f71c <move_window>
 80102ba:	4603      	mov	r3, r0
 80102bc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80102be:	7dfb      	ldrb	r3, [r7, #23]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d136      	bne.n	8010332 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6a1b      	ldr	r3, [r3, #32]
 80102c8:	781b      	ldrb	r3, [r3, #0]
 80102ca:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80102cc:	7bfb      	ldrb	r3, [r7, #15]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d102      	bne.n	80102d8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80102d2:	2304      	movs	r3, #4
 80102d4:	75fb      	strb	r3, [r7, #23]
 80102d6:	e031      	b.n	801033c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	6a1b      	ldr	r3, [r3, #32]
 80102dc:	330b      	adds	r3, #11
 80102de:	781b      	ldrb	r3, [r3, #0]
 80102e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80102e4:	73bb      	strb	r3, [r7, #14]
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	7bba      	ldrb	r2, [r7, #14]
 80102ea:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80102ec:	7bfb      	ldrb	r3, [r7, #15]
 80102ee:	2be5      	cmp	r3, #229	; 0xe5
 80102f0:	d011      	beq.n	8010316 <dir_read+0x7e>
 80102f2:	7bfb      	ldrb	r3, [r7, #15]
 80102f4:	2b2e      	cmp	r3, #46	; 0x2e
 80102f6:	d00e      	beq.n	8010316 <dir_read+0x7e>
 80102f8:	7bbb      	ldrb	r3, [r7, #14]
 80102fa:	2b0f      	cmp	r3, #15
 80102fc:	d00b      	beq.n	8010316 <dir_read+0x7e>
 80102fe:	7bbb      	ldrb	r3, [r7, #14]
 8010300:	f023 0320 	bic.w	r3, r3, #32
 8010304:	2b08      	cmp	r3, #8
 8010306:	bf0c      	ite	eq
 8010308:	2301      	moveq	r3, #1
 801030a:	2300      	movne	r3, #0
 801030c:	b2db      	uxtb	r3, r3
 801030e:	461a      	mov	r2, r3
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	4293      	cmp	r3, r2
 8010314:	d00f      	beq.n	8010336 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8010316:	2100      	movs	r1, #0
 8010318:	6878      	ldr	r0, [r7, #4]
 801031a:	f7ff fe61 	bl	800ffe0 <dir_next>
 801031e:	4603      	mov	r3, r0
 8010320:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010322:	7dfb      	ldrb	r3, [r7, #23]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d108      	bne.n	801033a <dir_read+0xa2>
	while (dp->sect) {
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	69db      	ldr	r3, [r3, #28]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d1be      	bne.n	80102ae <dir_read+0x16>
 8010330:	e004      	b.n	801033c <dir_read+0xa4>
		if (res != FR_OK) break;
 8010332:	bf00      	nop
 8010334:	e002      	b.n	801033c <dir_read+0xa4>
				break;
 8010336:	bf00      	nop
 8010338:	e000      	b.n	801033c <dir_read+0xa4>
		if (res != FR_OK) break;
 801033a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 801033c:	7dfb      	ldrb	r3, [r7, #23]
 801033e:	2b00      	cmp	r3, #0
 8010340:	d002      	beq.n	8010348 <dir_read+0xb0>
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	2200      	movs	r2, #0
 8010346:	61da      	str	r2, [r3, #28]
	return res;
 8010348:	7dfb      	ldrb	r3, [r7, #23]
}
 801034a:	4618      	mov	r0, r3
 801034c:	3718      	adds	r7, #24
 801034e:	46bd      	mov	sp, r7
 8010350:	bd80      	pop	{r7, pc}

08010352 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010352:	b580      	push	{r7, lr}
 8010354:	b086      	sub	sp, #24
 8010356:	af00      	add	r7, sp, #0
 8010358:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010360:	2100      	movs	r1, #0
 8010362:	6878      	ldr	r0, [r7, #4]
 8010364:	f7ff fdb3 	bl	800fece <dir_sdi>
 8010368:	4603      	mov	r3, r0
 801036a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801036c:	7dfb      	ldrb	r3, [r7, #23]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d001      	beq.n	8010376 <dir_find+0x24>
 8010372:	7dfb      	ldrb	r3, [r7, #23]
 8010374:	e03e      	b.n	80103f4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	69db      	ldr	r3, [r3, #28]
 801037a:	4619      	mov	r1, r3
 801037c:	6938      	ldr	r0, [r7, #16]
 801037e:	f7ff f9cd 	bl	800f71c <move_window>
 8010382:	4603      	mov	r3, r0
 8010384:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010386:	7dfb      	ldrb	r3, [r7, #23]
 8010388:	2b00      	cmp	r3, #0
 801038a:	d12f      	bne.n	80103ec <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	6a1b      	ldr	r3, [r3, #32]
 8010390:	781b      	ldrb	r3, [r3, #0]
 8010392:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010394:	7bfb      	ldrb	r3, [r7, #15]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d102      	bne.n	80103a0 <dir_find+0x4e>
 801039a:	2304      	movs	r3, #4
 801039c:	75fb      	strb	r3, [r7, #23]
 801039e:	e028      	b.n	80103f2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	6a1b      	ldr	r3, [r3, #32]
 80103a4:	330b      	adds	r3, #11
 80103a6:	781b      	ldrb	r3, [r3, #0]
 80103a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80103ac:	b2da      	uxtb	r2, r3
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6a1b      	ldr	r3, [r3, #32]
 80103b6:	330b      	adds	r3, #11
 80103b8:	781b      	ldrb	r3, [r3, #0]
 80103ba:	f003 0308 	and.w	r3, r3, #8
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d10a      	bne.n	80103d8 <dir_find+0x86>
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	6a18      	ldr	r0, [r3, #32]
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	3324      	adds	r3, #36	; 0x24
 80103ca:	220b      	movs	r2, #11
 80103cc:	4619      	mov	r1, r3
 80103ce:	f7fe ffb2 	bl	800f336 <mem_cmp>
 80103d2:	4603      	mov	r3, r0
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d00b      	beq.n	80103f0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80103d8:	2100      	movs	r1, #0
 80103da:	6878      	ldr	r0, [r7, #4]
 80103dc:	f7ff fe00 	bl	800ffe0 <dir_next>
 80103e0:	4603      	mov	r3, r0
 80103e2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80103e4:	7dfb      	ldrb	r3, [r7, #23]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d0c5      	beq.n	8010376 <dir_find+0x24>
 80103ea:	e002      	b.n	80103f2 <dir_find+0xa0>
		if (res != FR_OK) break;
 80103ec:	bf00      	nop
 80103ee:	e000      	b.n	80103f2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80103f0:	bf00      	nop

	return res;
 80103f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80103f4:	4618      	mov	r0, r3
 80103f6:	3718      	adds	r7, #24
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}

080103fc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b084      	sub	sp, #16
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801040a:	2101      	movs	r1, #1
 801040c:	6878      	ldr	r0, [r7, #4]
 801040e:	f7ff febd 	bl	801018c <dir_alloc>
 8010412:	4603      	mov	r3, r0
 8010414:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010416:	7bfb      	ldrb	r3, [r7, #15]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d11c      	bne.n	8010456 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	69db      	ldr	r3, [r3, #28]
 8010420:	4619      	mov	r1, r3
 8010422:	68b8      	ldr	r0, [r7, #8]
 8010424:	f7ff f97a 	bl	800f71c <move_window>
 8010428:	4603      	mov	r3, r0
 801042a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801042c:	7bfb      	ldrb	r3, [r7, #15]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d111      	bne.n	8010456 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	6a1b      	ldr	r3, [r3, #32]
 8010436:	2220      	movs	r2, #32
 8010438:	2100      	movs	r1, #0
 801043a:	4618      	mov	r0, r3
 801043c:	f7fe ff61 	bl	800f302 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	6a18      	ldr	r0, [r3, #32]
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	3324      	adds	r3, #36	; 0x24
 8010448:	220b      	movs	r2, #11
 801044a:	4619      	mov	r1, r3
 801044c:	f7fe ff38 	bl	800f2c0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	2201      	movs	r2, #1
 8010454:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010456:	7bfb      	ldrb	r3, [r7, #15]
}
 8010458:	4618      	mov	r0, r3
 801045a:	3710      	adds	r7, #16
 801045c:	46bd      	mov	sp, r7
 801045e:	bd80      	pop	{r7, pc}

08010460 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8010460:	b580      	push	{r7, lr}
 8010462:	b084      	sub	sp, #16
 8010464:	af00      	add	r7, sp, #0
 8010466:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	69db      	ldr	r3, [r3, #28]
 8010472:	4619      	mov	r1, r3
 8010474:	68f8      	ldr	r0, [r7, #12]
 8010476:	f7ff f951 	bl	800f71c <move_window>
 801047a:	4603      	mov	r3, r0
 801047c:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 801047e:	7afb      	ldrb	r3, [r7, #11]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d106      	bne.n	8010492 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	6a1b      	ldr	r3, [r3, #32]
 8010488:	22e5      	movs	r2, #229	; 0xe5
 801048a:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	2201      	movs	r2, #1
 8010490:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8010492:	7afb      	ldrb	r3, [r7, #11]
}
 8010494:	4618      	mov	r0, r3
 8010496:	3710      	adds	r7, #16
 8010498:	46bd      	mov	sp, r7
 801049a:	bd80      	pop	{r7, pc}

0801049c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801049c:	b580      	push	{r7, lr}
 801049e:	b088      	sub	sp, #32
 80104a0:	af00      	add	r7, sp, #0
 80104a2:	6078      	str	r0, [r7, #4]
 80104a4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80104a6:	683b      	ldr	r3, [r7, #0]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	60fb      	str	r3, [r7, #12]
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	3324      	adds	r3, #36	; 0x24
 80104b0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80104b2:	220b      	movs	r2, #11
 80104b4:	2120      	movs	r1, #32
 80104b6:	68b8      	ldr	r0, [r7, #8]
 80104b8:	f7fe ff23 	bl	800f302 <mem_set>
	si = i = 0; ni = 8;
 80104bc:	2300      	movs	r3, #0
 80104be:	613b      	str	r3, [r7, #16]
 80104c0:	693b      	ldr	r3, [r7, #16]
 80104c2:	617b      	str	r3, [r7, #20]
 80104c4:	2308      	movs	r3, #8
 80104c6:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 80104c8:	68fa      	ldr	r2, [r7, #12]
 80104ca:	697b      	ldr	r3, [r7, #20]
 80104cc:	4413      	add	r3, r2
 80104ce:	781b      	ldrb	r3, [r3, #0]
 80104d0:	2b2e      	cmp	r3, #46	; 0x2e
 80104d2:	d12f      	bne.n	8010534 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 80104d4:	697b      	ldr	r3, [r7, #20]
 80104d6:	1c5a      	adds	r2, r3, #1
 80104d8:	617a      	str	r2, [r7, #20]
 80104da:	68fa      	ldr	r2, [r7, #12]
 80104dc:	4413      	add	r3, r2
 80104de:	781b      	ldrb	r3, [r3, #0]
 80104e0:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 80104e2:	7ffb      	ldrb	r3, [r7, #31]
 80104e4:	2b2e      	cmp	r3, #46	; 0x2e
 80104e6:	d10a      	bne.n	80104fe <create_name+0x62>
 80104e8:	697b      	ldr	r3, [r7, #20]
 80104ea:	2b02      	cmp	r3, #2
 80104ec:	d807      	bhi.n	80104fe <create_name+0x62>
			sfn[i++] = c;
 80104ee:	693b      	ldr	r3, [r7, #16]
 80104f0:	1c5a      	adds	r2, r3, #1
 80104f2:	613a      	str	r2, [r7, #16]
 80104f4:	68ba      	ldr	r2, [r7, #8]
 80104f6:	4413      	add	r3, r2
 80104f8:	7ffa      	ldrb	r2, [r7, #31]
 80104fa:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 80104fc:	e7ea      	b.n	80104d4 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 80104fe:	7ffb      	ldrb	r3, [r7, #31]
 8010500:	2b2f      	cmp	r3, #47	; 0x2f
 8010502:	d007      	beq.n	8010514 <create_name+0x78>
 8010504:	7ffb      	ldrb	r3, [r7, #31]
 8010506:	2b5c      	cmp	r3, #92	; 0x5c
 8010508:	d004      	beq.n	8010514 <create_name+0x78>
 801050a:	7ffb      	ldrb	r3, [r7, #31]
 801050c:	2b20      	cmp	r3, #32
 801050e:	d901      	bls.n	8010514 <create_name+0x78>
 8010510:	2306      	movs	r3, #6
 8010512:	e084      	b.n	801061e <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 8010514:	68fa      	ldr	r2, [r7, #12]
 8010516:	697b      	ldr	r3, [r7, #20]
 8010518:	441a      	add	r2, r3
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 801051e:	7ffb      	ldrb	r3, [r7, #31]
 8010520:	2b20      	cmp	r3, #32
 8010522:	d801      	bhi.n	8010528 <create_name+0x8c>
 8010524:	2224      	movs	r2, #36	; 0x24
 8010526:	e000      	b.n	801052a <create_name+0x8e>
 8010528:	2220      	movs	r2, #32
 801052a:	68bb      	ldr	r3, [r7, #8]
 801052c:	330b      	adds	r3, #11
 801052e:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8010530:	2300      	movs	r3, #0
 8010532:	e074      	b.n	801061e <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010534:	697b      	ldr	r3, [r7, #20]
 8010536:	1c5a      	adds	r2, r3, #1
 8010538:	617a      	str	r2, [r7, #20]
 801053a:	68fa      	ldr	r2, [r7, #12]
 801053c:	4413      	add	r3, r2
 801053e:	781b      	ldrb	r3, [r3, #0]
 8010540:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010542:	7ffb      	ldrb	r3, [r7, #31]
 8010544:	2b20      	cmp	r3, #32
 8010546:	d94e      	bls.n	80105e6 <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8010548:	7ffb      	ldrb	r3, [r7, #31]
 801054a:	2b2f      	cmp	r3, #47	; 0x2f
 801054c:	d006      	beq.n	801055c <create_name+0xc0>
 801054e:	7ffb      	ldrb	r3, [r7, #31]
 8010550:	2b5c      	cmp	r3, #92	; 0x5c
 8010552:	d110      	bne.n	8010576 <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8010554:	e002      	b.n	801055c <create_name+0xc0>
 8010556:	697b      	ldr	r3, [r7, #20]
 8010558:	3301      	adds	r3, #1
 801055a:	617b      	str	r3, [r7, #20]
 801055c:	68fa      	ldr	r2, [r7, #12]
 801055e:	697b      	ldr	r3, [r7, #20]
 8010560:	4413      	add	r3, r2
 8010562:	781b      	ldrb	r3, [r3, #0]
 8010564:	2b2f      	cmp	r3, #47	; 0x2f
 8010566:	d0f6      	beq.n	8010556 <create_name+0xba>
 8010568:	68fa      	ldr	r2, [r7, #12]
 801056a:	697b      	ldr	r3, [r7, #20]
 801056c:	4413      	add	r3, r2
 801056e:	781b      	ldrb	r3, [r3, #0]
 8010570:	2b5c      	cmp	r3, #92	; 0x5c
 8010572:	d0f0      	beq.n	8010556 <create_name+0xba>
			break;
 8010574:	e038      	b.n	80105e8 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8010576:	7ffb      	ldrb	r3, [r7, #31]
 8010578:	2b2e      	cmp	r3, #46	; 0x2e
 801057a:	d003      	beq.n	8010584 <create_name+0xe8>
 801057c:	693a      	ldr	r2, [r7, #16]
 801057e:	69bb      	ldr	r3, [r7, #24]
 8010580:	429a      	cmp	r2, r3
 8010582:	d30c      	bcc.n	801059e <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8010584:	69bb      	ldr	r3, [r7, #24]
 8010586:	2b0b      	cmp	r3, #11
 8010588:	d002      	beq.n	8010590 <create_name+0xf4>
 801058a:	7ffb      	ldrb	r3, [r7, #31]
 801058c:	2b2e      	cmp	r3, #46	; 0x2e
 801058e:	d001      	beq.n	8010594 <create_name+0xf8>
 8010590:	2306      	movs	r3, #6
 8010592:	e044      	b.n	801061e <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8010594:	2308      	movs	r3, #8
 8010596:	613b      	str	r3, [r7, #16]
 8010598:	230b      	movs	r3, #11
 801059a:	61bb      	str	r3, [r7, #24]
			continue;
 801059c:	e022      	b.n	80105e4 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 801059e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	da04      	bge.n	80105b0 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80105a6:	7ffb      	ldrb	r3, [r7, #31]
 80105a8:	3b80      	subs	r3, #128	; 0x80
 80105aa:	4a1f      	ldr	r2, [pc, #124]	; (8010628 <create_name+0x18c>)
 80105ac:	5cd3      	ldrb	r3, [r2, r3]
 80105ae:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80105b0:	7ffb      	ldrb	r3, [r7, #31]
 80105b2:	4619      	mov	r1, r3
 80105b4:	481d      	ldr	r0, [pc, #116]	; (801062c <create_name+0x190>)
 80105b6:	f7fe fee5 	bl	800f384 <chk_chr>
 80105ba:	4603      	mov	r3, r0
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d001      	beq.n	80105c4 <create_name+0x128>
 80105c0:	2306      	movs	r3, #6
 80105c2:	e02c      	b.n	801061e <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80105c4:	7ffb      	ldrb	r3, [r7, #31]
 80105c6:	2b60      	cmp	r3, #96	; 0x60
 80105c8:	d905      	bls.n	80105d6 <create_name+0x13a>
 80105ca:	7ffb      	ldrb	r3, [r7, #31]
 80105cc:	2b7a      	cmp	r3, #122	; 0x7a
 80105ce:	d802      	bhi.n	80105d6 <create_name+0x13a>
 80105d0:	7ffb      	ldrb	r3, [r7, #31]
 80105d2:	3b20      	subs	r3, #32
 80105d4:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80105d6:	693b      	ldr	r3, [r7, #16]
 80105d8:	1c5a      	adds	r2, r3, #1
 80105da:	613a      	str	r2, [r7, #16]
 80105dc:	68ba      	ldr	r2, [r7, #8]
 80105de:	4413      	add	r3, r2
 80105e0:	7ffa      	ldrb	r2, [r7, #31]
 80105e2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80105e4:	e7a6      	b.n	8010534 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80105e6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80105e8:	68fa      	ldr	r2, [r7, #12]
 80105ea:	697b      	ldr	r3, [r7, #20]
 80105ec:	441a      	add	r2, r3
 80105ee:	683b      	ldr	r3, [r7, #0]
 80105f0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d101      	bne.n	80105fc <create_name+0x160>
 80105f8:	2306      	movs	r3, #6
 80105fa:	e010      	b.n	801061e <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80105fc:	68bb      	ldr	r3, [r7, #8]
 80105fe:	781b      	ldrb	r3, [r3, #0]
 8010600:	2be5      	cmp	r3, #229	; 0xe5
 8010602:	d102      	bne.n	801060a <create_name+0x16e>
 8010604:	68bb      	ldr	r3, [r7, #8]
 8010606:	2205      	movs	r2, #5
 8010608:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801060a:	7ffb      	ldrb	r3, [r7, #31]
 801060c:	2b20      	cmp	r3, #32
 801060e:	d801      	bhi.n	8010614 <create_name+0x178>
 8010610:	2204      	movs	r2, #4
 8010612:	e000      	b.n	8010616 <create_name+0x17a>
 8010614:	2200      	movs	r2, #0
 8010616:	68bb      	ldr	r3, [r7, #8]
 8010618:	330b      	adds	r3, #11
 801061a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 801061c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801061e:	4618      	mov	r0, r3
 8010620:	3720      	adds	r7, #32
 8010622:	46bd      	mov	sp, r7
 8010624:	bd80      	pop	{r7, pc}
 8010626:	bf00      	nop
 8010628:	08017d60 	.word	0x08017d60
 801062c:	08017d10 	.word	0x08017d10

08010630 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010630:	b580      	push	{r7, lr}
 8010632:	b086      	sub	sp, #24
 8010634:	af00      	add	r7, sp, #0
 8010636:	6078      	str	r0, [r7, #4]
 8010638:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801063e:	693b      	ldr	r3, [r7, #16]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	2b2f      	cmp	r3, #47	; 0x2f
 801064a:	d00b      	beq.n	8010664 <follow_path+0x34>
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	781b      	ldrb	r3, [r3, #0]
 8010650:	2b5c      	cmp	r3, #92	; 0x5c
 8010652:	d007      	beq.n	8010664 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	699a      	ldr	r2, [r3, #24]
 8010658:	693b      	ldr	r3, [r7, #16]
 801065a:	609a      	str	r2, [r3, #8]
 801065c:	e00d      	b.n	801067a <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801065e:	683b      	ldr	r3, [r7, #0]
 8010660:	3301      	adds	r3, #1
 8010662:	603b      	str	r3, [r7, #0]
 8010664:	683b      	ldr	r3, [r7, #0]
 8010666:	781b      	ldrb	r3, [r3, #0]
 8010668:	2b2f      	cmp	r3, #47	; 0x2f
 801066a:	d0f8      	beq.n	801065e <follow_path+0x2e>
 801066c:	683b      	ldr	r3, [r7, #0]
 801066e:	781b      	ldrb	r3, [r3, #0]
 8010670:	2b5c      	cmp	r3, #92	; 0x5c
 8010672:	d0f4      	beq.n	801065e <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8010674:	693b      	ldr	r3, [r7, #16]
 8010676:	2200      	movs	r2, #0
 8010678:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801067a:	683b      	ldr	r3, [r7, #0]
 801067c:	781b      	ldrb	r3, [r3, #0]
 801067e:	2b1f      	cmp	r3, #31
 8010680:	d80a      	bhi.n	8010698 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2280      	movs	r2, #128	; 0x80
 8010686:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801068a:	2100      	movs	r1, #0
 801068c:	6878      	ldr	r0, [r7, #4]
 801068e:	f7ff fc1e 	bl	800fece <dir_sdi>
 8010692:	4603      	mov	r3, r0
 8010694:	75fb      	strb	r3, [r7, #23]
 8010696:	e05b      	b.n	8010750 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010698:	463b      	mov	r3, r7
 801069a:	4619      	mov	r1, r3
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f7ff fefd 	bl	801049c <create_name>
 80106a2:	4603      	mov	r3, r0
 80106a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80106a6:	7dfb      	ldrb	r3, [r7, #23]
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d14c      	bne.n	8010746 <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 80106ac:	6878      	ldr	r0, [r7, #4]
 80106ae:	f7ff fe50 	bl	8010352 <dir_find>
 80106b2:	4603      	mov	r3, r0
 80106b4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80106bc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80106be:	7dfb      	ldrb	r3, [r7, #23]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d01b      	beq.n	80106fc <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80106c4:	7dfb      	ldrb	r3, [r7, #23]
 80106c6:	2b04      	cmp	r3, #4
 80106c8:	d13f      	bne.n	801074a <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 80106ca:	7afb      	ldrb	r3, [r7, #11]
 80106cc:	f003 0320 	and.w	r3, r3, #32
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d00b      	beq.n	80106ec <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80106d4:	7afb      	ldrb	r3, [r7, #11]
 80106d6:	f003 0304 	and.w	r3, r3, #4
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d031      	beq.n	8010742 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2280      	movs	r2, #128	; 0x80
 80106e2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 80106e6:	2300      	movs	r3, #0
 80106e8:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 80106ea:	e02e      	b.n	801074a <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80106ec:	7afb      	ldrb	r3, [r7, #11]
 80106ee:	f003 0304 	and.w	r3, r3, #4
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d129      	bne.n	801074a <follow_path+0x11a>
 80106f6:	2305      	movs	r3, #5
 80106f8:	75fb      	strb	r3, [r7, #23]
				break;
 80106fa:	e026      	b.n	801074a <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80106fc:	7afb      	ldrb	r3, [r7, #11]
 80106fe:	f003 0304 	and.w	r3, r3, #4
 8010702:	2b00      	cmp	r3, #0
 8010704:	d123      	bne.n	801074e <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	799b      	ldrb	r3, [r3, #6]
 801070a:	f003 0310 	and.w	r3, r3, #16
 801070e:	2b00      	cmp	r3, #0
 8010710:	d102      	bne.n	8010718 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 8010712:	2305      	movs	r3, #5
 8010714:	75fb      	strb	r3, [r7, #23]
 8010716:	e01b      	b.n	8010750 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	695b      	ldr	r3, [r3, #20]
 8010722:	68fa      	ldr	r2, [r7, #12]
 8010724:	8992      	ldrh	r2, [r2, #12]
 8010726:	fbb3 f0f2 	udiv	r0, r3, r2
 801072a:	fb02 f200 	mul.w	r2, r2, r0
 801072e:	1a9b      	subs	r3, r3, r2
 8010730:	440b      	add	r3, r1
 8010732:	4619      	mov	r1, r3
 8010734:	68f8      	ldr	r0, [r7, #12]
 8010736:	f7ff fd70 	bl	801021a <ld_clust>
 801073a:	4602      	mov	r2, r0
 801073c:	693b      	ldr	r3, [r7, #16]
 801073e:	609a      	str	r2, [r3, #8]
 8010740:	e7aa      	b.n	8010698 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8010742:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010744:	e7a8      	b.n	8010698 <follow_path+0x68>
			if (res != FR_OK) break;
 8010746:	bf00      	nop
 8010748:	e002      	b.n	8010750 <follow_path+0x120>
				break;
 801074a:	bf00      	nop
 801074c:	e000      	b.n	8010750 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801074e:	bf00      	nop
			}
		}
	}

	return res;
 8010750:	7dfb      	ldrb	r3, [r7, #23]
}
 8010752:	4618      	mov	r0, r3
 8010754:	3718      	adds	r7, #24
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}

0801075a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801075a:	b480      	push	{r7}
 801075c:	b087      	sub	sp, #28
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010762:	f04f 33ff 	mov.w	r3, #4294967295
 8010766:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d031      	beq.n	80107d4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	617b      	str	r3, [r7, #20]
 8010776:	e002      	b.n	801077e <get_ldnumber+0x24>
 8010778:	697b      	ldr	r3, [r7, #20]
 801077a:	3301      	adds	r3, #1
 801077c:	617b      	str	r3, [r7, #20]
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	781b      	ldrb	r3, [r3, #0]
 8010782:	2b20      	cmp	r3, #32
 8010784:	d903      	bls.n	801078e <get_ldnumber+0x34>
 8010786:	697b      	ldr	r3, [r7, #20]
 8010788:	781b      	ldrb	r3, [r3, #0]
 801078a:	2b3a      	cmp	r3, #58	; 0x3a
 801078c:	d1f4      	bne.n	8010778 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801078e:	697b      	ldr	r3, [r7, #20]
 8010790:	781b      	ldrb	r3, [r3, #0]
 8010792:	2b3a      	cmp	r3, #58	; 0x3a
 8010794:	d11c      	bne.n	80107d0 <get_ldnumber+0x76>
			tp = *path;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	1c5a      	adds	r2, r3, #1
 80107a0:	60fa      	str	r2, [r7, #12]
 80107a2:	781b      	ldrb	r3, [r3, #0]
 80107a4:	3b30      	subs	r3, #48	; 0x30
 80107a6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80107a8:	68bb      	ldr	r3, [r7, #8]
 80107aa:	2b09      	cmp	r3, #9
 80107ac:	d80e      	bhi.n	80107cc <get_ldnumber+0x72>
 80107ae:	68fa      	ldr	r2, [r7, #12]
 80107b0:	697b      	ldr	r3, [r7, #20]
 80107b2:	429a      	cmp	r2, r3
 80107b4:	d10a      	bne.n	80107cc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d107      	bne.n	80107cc <get_ldnumber+0x72>
					vol = (int)i;
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	3301      	adds	r3, #1
 80107c4:	617b      	str	r3, [r7, #20]
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	697a      	ldr	r2, [r7, #20]
 80107ca:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80107cc:	693b      	ldr	r3, [r7, #16]
 80107ce:	e002      	b.n	80107d6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80107d0:	2300      	movs	r3, #0
 80107d2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80107d4:	693b      	ldr	r3, [r7, #16]
}
 80107d6:	4618      	mov	r0, r3
 80107d8:	371c      	adds	r7, #28
 80107da:	46bd      	mov	sp, r7
 80107dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e0:	4770      	bx	lr
	...

080107e4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80107e4:	b580      	push	{r7, lr}
 80107e6:	b082      	sub	sp, #8
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
 80107ec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2200      	movs	r2, #0
 80107f2:	70da      	strb	r2, [r3, #3]
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	f04f 32ff 	mov.w	r2, #4294967295
 80107fa:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80107fc:	6839      	ldr	r1, [r7, #0]
 80107fe:	6878      	ldr	r0, [r7, #4]
 8010800:	f7fe ff8c 	bl	800f71c <move_window>
 8010804:	4603      	mov	r3, r0
 8010806:	2b00      	cmp	r3, #0
 8010808:	d001      	beq.n	801080e <check_fs+0x2a>
 801080a:	2304      	movs	r3, #4
 801080c:	e038      	b.n	8010880 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	3338      	adds	r3, #56	; 0x38
 8010812:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010816:	4618      	mov	r0, r3
 8010818:	f7fe fcd0 	bl	800f1bc <ld_word>
 801081c:	4603      	mov	r3, r0
 801081e:	461a      	mov	r2, r3
 8010820:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010824:	429a      	cmp	r2, r3
 8010826:	d001      	beq.n	801082c <check_fs+0x48>
 8010828:	2303      	movs	r3, #3
 801082a:	e029      	b.n	8010880 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010832:	2be9      	cmp	r3, #233	; 0xe9
 8010834:	d009      	beq.n	801084a <check_fs+0x66>
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801083c:	2beb      	cmp	r3, #235	; 0xeb
 801083e:	d11e      	bne.n	801087e <check_fs+0x9a>
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010846:	2b90      	cmp	r3, #144	; 0x90
 8010848:	d119      	bne.n	801087e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	3338      	adds	r3, #56	; 0x38
 801084e:	3336      	adds	r3, #54	; 0x36
 8010850:	4618      	mov	r0, r3
 8010852:	f7fe fccb 	bl	800f1ec <ld_dword>
 8010856:	4603      	mov	r3, r0
 8010858:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801085c:	4a0a      	ldr	r2, [pc, #40]	; (8010888 <check_fs+0xa4>)
 801085e:	4293      	cmp	r3, r2
 8010860:	d101      	bne.n	8010866 <check_fs+0x82>
 8010862:	2300      	movs	r3, #0
 8010864:	e00c      	b.n	8010880 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	3338      	adds	r3, #56	; 0x38
 801086a:	3352      	adds	r3, #82	; 0x52
 801086c:	4618      	mov	r0, r3
 801086e:	f7fe fcbd 	bl	800f1ec <ld_dword>
 8010872:	4602      	mov	r2, r0
 8010874:	4b05      	ldr	r3, [pc, #20]	; (801088c <check_fs+0xa8>)
 8010876:	429a      	cmp	r2, r3
 8010878:	d101      	bne.n	801087e <check_fs+0x9a>
 801087a:	2300      	movs	r3, #0
 801087c:	e000      	b.n	8010880 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801087e:	2302      	movs	r3, #2
}
 8010880:	4618      	mov	r0, r3
 8010882:	3708      	adds	r7, #8
 8010884:	46bd      	mov	sp, r7
 8010886:	bd80      	pop	{r7, pc}
 8010888:	00544146 	.word	0x00544146
 801088c:	33544146 	.word	0x33544146

08010890 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010890:	b580      	push	{r7, lr}
 8010892:	b096      	sub	sp, #88	; 0x58
 8010894:	af00      	add	r7, sp, #0
 8010896:	60f8      	str	r0, [r7, #12]
 8010898:	60b9      	str	r1, [r7, #8]
 801089a:	4613      	mov	r3, r2
 801089c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801089e:	68bb      	ldr	r3, [r7, #8]
 80108a0:	2200      	movs	r2, #0
 80108a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80108a4:	68f8      	ldr	r0, [r7, #12]
 80108a6:	f7ff ff58 	bl	801075a <get_ldnumber>
 80108aa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80108ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	da01      	bge.n	80108b6 <find_volume+0x26>
 80108b2:	230b      	movs	r3, #11
 80108b4:	e268      	b.n	8010d88 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80108b6:	4ab0      	ldr	r2, [pc, #704]	; (8010b78 <find_volume+0x2e8>)
 80108b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80108ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80108be:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80108c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d101      	bne.n	80108ca <find_volume+0x3a>
 80108c6:	230c      	movs	r3, #12
 80108c8:	e25e      	b.n	8010d88 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80108ca:	68bb      	ldr	r3, [r7, #8]
 80108cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108ce:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80108d0:	79fb      	ldrb	r3, [r7, #7]
 80108d2:	f023 0301 	bic.w	r3, r3, #1
 80108d6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80108d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108da:	781b      	ldrb	r3, [r3, #0]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d01a      	beq.n	8010916 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80108e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108e2:	785b      	ldrb	r3, [r3, #1]
 80108e4:	4618      	mov	r0, r3
 80108e6:	f7fe fbcb 	bl	800f080 <disk_status>
 80108ea:	4603      	mov	r3, r0
 80108ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80108f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80108f4:	f003 0301 	and.w	r3, r3, #1
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d10c      	bne.n	8010916 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80108fc:	79fb      	ldrb	r3, [r7, #7]
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d007      	beq.n	8010912 <find_volume+0x82>
 8010902:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010906:	f003 0304 	and.w	r3, r3, #4
 801090a:	2b00      	cmp	r3, #0
 801090c:	d001      	beq.n	8010912 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801090e:	230a      	movs	r3, #10
 8010910:	e23a      	b.n	8010d88 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8010912:	2300      	movs	r3, #0
 8010914:	e238      	b.n	8010d88 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8010916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010918:	2200      	movs	r2, #0
 801091a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801091c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801091e:	b2da      	uxtb	r2, r3
 8010920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010922:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010926:	785b      	ldrb	r3, [r3, #1]
 8010928:	4618      	mov	r0, r3
 801092a:	f7fe fbc3 	bl	800f0b4 <disk_initialize>
 801092e:	4603      	mov	r3, r0
 8010930:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010934:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010938:	f003 0301 	and.w	r3, r3, #1
 801093c:	2b00      	cmp	r3, #0
 801093e:	d001      	beq.n	8010944 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010940:	2303      	movs	r3, #3
 8010942:	e221      	b.n	8010d88 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8010944:	79fb      	ldrb	r3, [r7, #7]
 8010946:	2b00      	cmp	r3, #0
 8010948:	d007      	beq.n	801095a <find_volume+0xca>
 801094a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801094e:	f003 0304 	and.w	r3, r3, #4
 8010952:	2b00      	cmp	r3, #0
 8010954:	d001      	beq.n	801095a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8010956:	230a      	movs	r3, #10
 8010958:	e216      	b.n	8010d88 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 801095a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801095c:	7858      	ldrb	r0, [r3, #1]
 801095e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010960:	330c      	adds	r3, #12
 8010962:	461a      	mov	r2, r3
 8010964:	2102      	movs	r1, #2
 8010966:	f7fe fc0b 	bl	800f180 <disk_ioctl>
 801096a:	4603      	mov	r3, r0
 801096c:	2b00      	cmp	r3, #0
 801096e:	d001      	beq.n	8010974 <find_volume+0xe4>
 8010970:	2301      	movs	r3, #1
 8010972:	e209      	b.n	8010d88 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8010974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010976:	899b      	ldrh	r3, [r3, #12]
 8010978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801097c:	d80d      	bhi.n	801099a <find_volume+0x10a>
 801097e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010980:	899b      	ldrh	r3, [r3, #12]
 8010982:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010986:	d308      	bcc.n	801099a <find_volume+0x10a>
 8010988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801098a:	899b      	ldrh	r3, [r3, #12]
 801098c:	461a      	mov	r2, r3
 801098e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010990:	899b      	ldrh	r3, [r3, #12]
 8010992:	3b01      	subs	r3, #1
 8010994:	4013      	ands	r3, r2
 8010996:	2b00      	cmp	r3, #0
 8010998:	d001      	beq.n	801099e <find_volume+0x10e>
 801099a:	2301      	movs	r3, #1
 801099c:	e1f4      	b.n	8010d88 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801099e:	2300      	movs	r3, #0
 80109a0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80109a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80109a4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80109a6:	f7ff ff1d 	bl	80107e4 <check_fs>
 80109aa:	4603      	mov	r3, r0
 80109ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80109b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80109b4:	2b02      	cmp	r3, #2
 80109b6:	d14b      	bne.n	8010a50 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80109b8:	2300      	movs	r3, #0
 80109ba:	643b      	str	r3, [r7, #64]	; 0x40
 80109bc:	e01f      	b.n	80109fe <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80109be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109c0:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80109c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109c6:	011b      	lsls	r3, r3, #4
 80109c8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80109cc:	4413      	add	r3, r2
 80109ce:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80109d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109d2:	3304      	adds	r3, #4
 80109d4:	781b      	ldrb	r3, [r3, #0]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d006      	beq.n	80109e8 <find_volume+0x158>
 80109da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109dc:	3308      	adds	r3, #8
 80109de:	4618      	mov	r0, r3
 80109e0:	f7fe fc04 	bl	800f1ec <ld_dword>
 80109e4:	4602      	mov	r2, r0
 80109e6:	e000      	b.n	80109ea <find_volume+0x15a>
 80109e8:	2200      	movs	r2, #0
 80109ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109ec:	009b      	lsls	r3, r3, #2
 80109ee:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80109f2:	440b      	add	r3, r1
 80109f4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80109f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109fa:	3301      	adds	r3, #1
 80109fc:	643b      	str	r3, [r7, #64]	; 0x40
 80109fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a00:	2b03      	cmp	r3, #3
 8010a02:	d9dc      	bls.n	80109be <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010a04:	2300      	movs	r3, #0
 8010a06:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010a08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d002      	beq.n	8010a14 <find_volume+0x184>
 8010a0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a10:	3b01      	subs	r3, #1
 8010a12:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010a14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a16:	009b      	lsls	r3, r3, #2
 8010a18:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010a1c:	4413      	add	r3, r2
 8010a1e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010a22:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010a24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d005      	beq.n	8010a36 <find_volume+0x1a6>
 8010a2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010a2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010a2e:	f7ff fed9 	bl	80107e4 <check_fs>
 8010a32:	4603      	mov	r3, r0
 8010a34:	e000      	b.n	8010a38 <find_volume+0x1a8>
 8010a36:	2303      	movs	r3, #3
 8010a38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010a3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010a40:	2b01      	cmp	r3, #1
 8010a42:	d905      	bls.n	8010a50 <find_volume+0x1c0>
 8010a44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a46:	3301      	adds	r3, #1
 8010a48:	643b      	str	r3, [r7, #64]	; 0x40
 8010a4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a4c:	2b03      	cmp	r3, #3
 8010a4e:	d9e1      	bls.n	8010a14 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010a50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010a54:	2b04      	cmp	r3, #4
 8010a56:	d101      	bne.n	8010a5c <find_volume+0x1cc>
 8010a58:	2301      	movs	r3, #1
 8010a5a:	e195      	b.n	8010d88 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010a5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010a60:	2b01      	cmp	r3, #1
 8010a62:	d901      	bls.n	8010a68 <find_volume+0x1d8>
 8010a64:	230d      	movs	r3, #13
 8010a66:	e18f      	b.n	8010d88 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a6a:	3338      	adds	r3, #56	; 0x38
 8010a6c:	330b      	adds	r3, #11
 8010a6e:	4618      	mov	r0, r3
 8010a70:	f7fe fba4 	bl	800f1bc <ld_word>
 8010a74:	4603      	mov	r3, r0
 8010a76:	461a      	mov	r2, r3
 8010a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a7a:	899b      	ldrh	r3, [r3, #12]
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	d001      	beq.n	8010a84 <find_volume+0x1f4>
 8010a80:	230d      	movs	r3, #13
 8010a82:	e181      	b.n	8010d88 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a86:	3338      	adds	r3, #56	; 0x38
 8010a88:	3316      	adds	r3, #22
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f7fe fb96 	bl	800f1bc <ld_word>
 8010a90:	4603      	mov	r3, r0
 8010a92:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010a94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d106      	bne.n	8010aa8 <find_volume+0x218>
 8010a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a9c:	3338      	adds	r3, #56	; 0x38
 8010a9e:	3324      	adds	r3, #36	; 0x24
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	f7fe fba3 	bl	800f1ec <ld_dword>
 8010aa6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aaa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010aac:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ab0:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ab6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aba:	789b      	ldrb	r3, [r3, #2]
 8010abc:	2b01      	cmp	r3, #1
 8010abe:	d005      	beq.n	8010acc <find_volume+0x23c>
 8010ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ac2:	789b      	ldrb	r3, [r3, #2]
 8010ac4:	2b02      	cmp	r3, #2
 8010ac6:	d001      	beq.n	8010acc <find_volume+0x23c>
 8010ac8:	230d      	movs	r3, #13
 8010aca:	e15d      	b.n	8010d88 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ace:	789b      	ldrb	r3, [r3, #2]
 8010ad0:	461a      	mov	r2, r3
 8010ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010ad4:	fb02 f303 	mul.w	r3, r2, r3
 8010ad8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010adc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010ae0:	b29a      	uxth	r2, r3
 8010ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ae4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ae8:	895b      	ldrh	r3, [r3, #10]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d008      	beq.n	8010b00 <find_volume+0x270>
 8010aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010af0:	895b      	ldrh	r3, [r3, #10]
 8010af2:	461a      	mov	r2, r3
 8010af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010af6:	895b      	ldrh	r3, [r3, #10]
 8010af8:	3b01      	subs	r3, #1
 8010afa:	4013      	ands	r3, r2
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d001      	beq.n	8010b04 <find_volume+0x274>
 8010b00:	230d      	movs	r3, #13
 8010b02:	e141      	b.n	8010d88 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b06:	3338      	adds	r3, #56	; 0x38
 8010b08:	3311      	adds	r3, #17
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	f7fe fb56 	bl	800f1bc <ld_word>
 8010b10:	4603      	mov	r3, r0
 8010b12:	461a      	mov	r2, r3
 8010b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b16:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b1a:	891b      	ldrh	r3, [r3, #8]
 8010b1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010b1e:	8992      	ldrh	r2, [r2, #12]
 8010b20:	0952      	lsrs	r2, r2, #5
 8010b22:	b292      	uxth	r2, r2
 8010b24:	fbb3 f1f2 	udiv	r1, r3, r2
 8010b28:	fb02 f201 	mul.w	r2, r2, r1
 8010b2c:	1a9b      	subs	r3, r3, r2
 8010b2e:	b29b      	uxth	r3, r3
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d001      	beq.n	8010b38 <find_volume+0x2a8>
 8010b34:	230d      	movs	r3, #13
 8010b36:	e127      	b.n	8010d88 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b3a:	3338      	adds	r3, #56	; 0x38
 8010b3c:	3313      	adds	r3, #19
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7fe fb3c 	bl	800f1bc <ld_word>
 8010b44:	4603      	mov	r3, r0
 8010b46:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010b48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d106      	bne.n	8010b5c <find_volume+0x2cc>
 8010b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b50:	3338      	adds	r3, #56	; 0x38
 8010b52:	3320      	adds	r3, #32
 8010b54:	4618      	mov	r0, r3
 8010b56:	f7fe fb49 	bl	800f1ec <ld_dword>
 8010b5a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b5e:	3338      	adds	r3, #56	; 0x38
 8010b60:	330e      	adds	r3, #14
 8010b62:	4618      	mov	r0, r3
 8010b64:	f7fe fb2a 	bl	800f1bc <ld_word>
 8010b68:	4603      	mov	r3, r0
 8010b6a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010b6c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d104      	bne.n	8010b7c <find_volume+0x2ec>
 8010b72:	230d      	movs	r3, #13
 8010b74:	e108      	b.n	8010d88 <find_volume+0x4f8>
 8010b76:	bf00      	nop
 8010b78:	200335f8 	.word	0x200335f8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010b7c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b80:	4413      	add	r3, r2
 8010b82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010b84:	8911      	ldrh	r1, [r2, #8]
 8010b86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010b88:	8992      	ldrh	r2, [r2, #12]
 8010b8a:	0952      	lsrs	r2, r2, #5
 8010b8c:	b292      	uxth	r2, r2
 8010b8e:	fbb1 f2f2 	udiv	r2, r1, r2
 8010b92:	b292      	uxth	r2, r2
 8010b94:	4413      	add	r3, r2
 8010b96:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010b98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b9c:	429a      	cmp	r2, r3
 8010b9e:	d201      	bcs.n	8010ba4 <find_volume+0x314>
 8010ba0:	230d      	movs	r3, #13
 8010ba2:	e0f1      	b.n	8010d88 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010ba4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ba8:	1ad3      	subs	r3, r2, r3
 8010baa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010bac:	8952      	ldrh	r2, [r2, #10]
 8010bae:	fbb3 f3f2 	udiv	r3, r3, r2
 8010bb2:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d101      	bne.n	8010bbe <find_volume+0x32e>
 8010bba:	230d      	movs	r3, #13
 8010bbc:	e0e4      	b.n	8010d88 <find_volume+0x4f8>
		fmt = FS_FAT32;
 8010bbe:	2303      	movs	r3, #3
 8010bc0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bc6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010bca:	4293      	cmp	r3, r2
 8010bcc:	d802      	bhi.n	8010bd4 <find_volume+0x344>
 8010bce:	2302      	movs	r3, #2
 8010bd0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bd6:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010bda:	4293      	cmp	r3, r2
 8010bdc:	d802      	bhi.n	8010be4 <find_volume+0x354>
 8010bde:	2301      	movs	r3, #1
 8010be0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010be6:	1c9a      	adds	r2, r3, #2
 8010be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bea:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8010bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010bf0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010bf2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010bf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010bf6:	441a      	add	r2, r3
 8010bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bfa:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8010bfc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c00:	441a      	add	r2, r3
 8010c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c04:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8010c06:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c0a:	2b03      	cmp	r3, #3
 8010c0c:	d11e      	bne.n	8010c4c <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c10:	3338      	adds	r3, #56	; 0x38
 8010c12:	332a      	adds	r3, #42	; 0x2a
 8010c14:	4618      	mov	r0, r3
 8010c16:	f7fe fad1 	bl	800f1bc <ld_word>
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d001      	beq.n	8010c24 <find_volume+0x394>
 8010c20:	230d      	movs	r3, #13
 8010c22:	e0b1      	b.n	8010d88 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c26:	891b      	ldrh	r3, [r3, #8]
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d001      	beq.n	8010c30 <find_volume+0x3a0>
 8010c2c:	230d      	movs	r3, #13
 8010c2e:	e0ab      	b.n	8010d88 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c32:	3338      	adds	r3, #56	; 0x38
 8010c34:	332c      	adds	r3, #44	; 0x2c
 8010c36:	4618      	mov	r0, r3
 8010c38:	f7fe fad8 	bl	800f1ec <ld_dword>
 8010c3c:	4602      	mov	r2, r0
 8010c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c40:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c44:	69db      	ldr	r3, [r3, #28]
 8010c46:	009b      	lsls	r3, r3, #2
 8010c48:	647b      	str	r3, [r7, #68]	; 0x44
 8010c4a:	e01f      	b.n	8010c8c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c4e:	891b      	ldrh	r3, [r3, #8]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d101      	bne.n	8010c58 <find_volume+0x3c8>
 8010c54:	230d      	movs	r3, #13
 8010c56:	e097      	b.n	8010d88 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c5e:	441a      	add	r2, r3
 8010c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c62:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010c64:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c68:	2b02      	cmp	r3, #2
 8010c6a:	d103      	bne.n	8010c74 <find_volume+0x3e4>
 8010c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c6e:	69db      	ldr	r3, [r3, #28]
 8010c70:	005b      	lsls	r3, r3, #1
 8010c72:	e00a      	b.n	8010c8a <find_volume+0x3fa>
 8010c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c76:	69da      	ldr	r2, [r3, #28]
 8010c78:	4613      	mov	r3, r2
 8010c7a:	005b      	lsls	r3, r3, #1
 8010c7c:	4413      	add	r3, r2
 8010c7e:	085a      	lsrs	r2, r3, #1
 8010c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c82:	69db      	ldr	r3, [r3, #28]
 8010c84:	f003 0301 	and.w	r3, r3, #1
 8010c88:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010c8a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c8e:	6a1a      	ldr	r2, [r3, #32]
 8010c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c92:	899b      	ldrh	r3, [r3, #12]
 8010c94:	4619      	mov	r1, r3
 8010c96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c98:	440b      	add	r3, r1
 8010c9a:	3b01      	subs	r3, #1
 8010c9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010c9e:	8989      	ldrh	r1, [r1, #12]
 8010ca0:	fbb3 f3f1 	udiv	r3, r3, r1
 8010ca4:	429a      	cmp	r2, r3
 8010ca6:	d201      	bcs.n	8010cac <find_volume+0x41c>
 8010ca8:	230d      	movs	r3, #13
 8010caa:	e06d      	b.n	8010d88 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cae:	f04f 32ff 	mov.w	r2, #4294967295
 8010cb2:	615a      	str	r2, [r3, #20]
 8010cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cb6:	695a      	ldr	r2, [r3, #20]
 8010cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cba:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cbe:	2280      	movs	r2, #128	; 0x80
 8010cc0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010cc2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010cc6:	2b03      	cmp	r3, #3
 8010cc8:	d149      	bne.n	8010d5e <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ccc:	3338      	adds	r3, #56	; 0x38
 8010cce:	3330      	adds	r3, #48	; 0x30
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	f7fe fa73 	bl	800f1bc <ld_word>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	2b01      	cmp	r3, #1
 8010cda:	d140      	bne.n	8010d5e <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010cdc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010cde:	3301      	adds	r3, #1
 8010ce0:	4619      	mov	r1, r3
 8010ce2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010ce4:	f7fe fd1a 	bl	800f71c <move_window>
 8010ce8:	4603      	mov	r3, r0
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d137      	bne.n	8010d5e <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8010cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf6:	3338      	adds	r3, #56	; 0x38
 8010cf8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f7fe fa5d 	bl	800f1bc <ld_word>
 8010d02:	4603      	mov	r3, r0
 8010d04:	461a      	mov	r2, r3
 8010d06:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010d0a:	429a      	cmp	r2, r3
 8010d0c:	d127      	bne.n	8010d5e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d10:	3338      	adds	r3, #56	; 0x38
 8010d12:	4618      	mov	r0, r3
 8010d14:	f7fe fa6a 	bl	800f1ec <ld_dword>
 8010d18:	4602      	mov	r2, r0
 8010d1a:	4b1d      	ldr	r3, [pc, #116]	; (8010d90 <find_volume+0x500>)
 8010d1c:	429a      	cmp	r2, r3
 8010d1e:	d11e      	bne.n	8010d5e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d22:	3338      	adds	r3, #56	; 0x38
 8010d24:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010d28:	4618      	mov	r0, r3
 8010d2a:	f7fe fa5f 	bl	800f1ec <ld_dword>
 8010d2e:	4602      	mov	r2, r0
 8010d30:	4b18      	ldr	r3, [pc, #96]	; (8010d94 <find_volume+0x504>)
 8010d32:	429a      	cmp	r2, r3
 8010d34:	d113      	bne.n	8010d5e <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d38:	3338      	adds	r3, #56	; 0x38
 8010d3a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010d3e:	4618      	mov	r0, r3
 8010d40:	f7fe fa54 	bl	800f1ec <ld_dword>
 8010d44:	4602      	mov	r2, r0
 8010d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d48:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d4c:	3338      	adds	r3, #56	; 0x38
 8010d4e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010d52:	4618      	mov	r0, r3
 8010d54:	f7fe fa4a 	bl	800f1ec <ld_dword>
 8010d58:	4602      	mov	r2, r0
 8010d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d5c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d60:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010d64:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010d66:	4b0c      	ldr	r3, [pc, #48]	; (8010d98 <find_volume+0x508>)
 8010d68:	881b      	ldrh	r3, [r3, #0]
 8010d6a:	3301      	adds	r3, #1
 8010d6c:	b29a      	uxth	r2, r3
 8010d6e:	4b0a      	ldr	r3, [pc, #40]	; (8010d98 <find_volume+0x508>)
 8010d70:	801a      	strh	r2, [r3, #0]
 8010d72:	4b09      	ldr	r3, [pc, #36]	; (8010d98 <find_volume+0x508>)
 8010d74:	881a      	ldrh	r2, [r3, #0]
 8010d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d78:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8010d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d7c:	2200      	movs	r2, #0
 8010d7e:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010d80:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010d82:	f7fe fc63 	bl	800f64c <clear_lock>
#endif
	return FR_OK;
 8010d86:	2300      	movs	r3, #0
}
 8010d88:	4618      	mov	r0, r3
 8010d8a:	3758      	adds	r7, #88	; 0x58
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}
 8010d90:	41615252 	.word	0x41615252
 8010d94:	61417272 	.word	0x61417272
 8010d98:	200335fc 	.word	0x200335fc

08010d9c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010d9c:	b580      	push	{r7, lr}
 8010d9e:	b084      	sub	sp, #16
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	6078      	str	r0, [r7, #4]
 8010da4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010da6:	2309      	movs	r3, #9
 8010da8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d01c      	beq.n	8010dea <validate+0x4e>
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d018      	beq.n	8010dea <validate+0x4e>
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	781b      	ldrb	r3, [r3, #0]
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d013      	beq.n	8010dea <validate+0x4e>
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	889a      	ldrh	r2, [r3, #4]
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	88db      	ldrh	r3, [r3, #6]
 8010dcc:	429a      	cmp	r2, r3
 8010dce:	d10c      	bne.n	8010dea <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	785b      	ldrb	r3, [r3, #1]
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f7fe f952 	bl	800f080 <disk_status>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	f003 0301 	and.w	r3, r3, #1
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d101      	bne.n	8010dea <validate+0x4e>
			res = FR_OK;
 8010de6:	2300      	movs	r3, #0
 8010de8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010dea:	7bfb      	ldrb	r3, [r7, #15]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d102      	bne.n	8010df6 <validate+0x5a>
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	e000      	b.n	8010df8 <validate+0x5c>
 8010df6:	2300      	movs	r3, #0
 8010df8:	683a      	ldr	r2, [r7, #0]
 8010dfa:	6013      	str	r3, [r2, #0]
	return res;
 8010dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3710      	adds	r7, #16
 8010e02:	46bd      	mov	sp, r7
 8010e04:	bd80      	pop	{r7, pc}
	...

08010e08 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010e08:	b580      	push	{r7, lr}
 8010e0a:	b088      	sub	sp, #32
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	60f8      	str	r0, [r7, #12]
 8010e10:	60b9      	str	r1, [r7, #8]
 8010e12:	4613      	mov	r3, r2
 8010e14:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010e16:	68bb      	ldr	r3, [r7, #8]
 8010e18:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010e1a:	f107 0310 	add.w	r3, r7, #16
 8010e1e:	4618      	mov	r0, r3
 8010e20:	f7ff fc9b 	bl	801075a <get_ldnumber>
 8010e24:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010e26:	69fb      	ldr	r3, [r7, #28]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	da01      	bge.n	8010e30 <f_mount+0x28>
 8010e2c:	230b      	movs	r3, #11
 8010e2e:	e02b      	b.n	8010e88 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010e30:	4a17      	ldr	r2, [pc, #92]	; (8010e90 <f_mount+0x88>)
 8010e32:	69fb      	ldr	r3, [r7, #28]
 8010e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e38:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010e3a:	69bb      	ldr	r3, [r7, #24]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d005      	beq.n	8010e4c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010e40:	69b8      	ldr	r0, [r7, #24]
 8010e42:	f7fe fc03 	bl	800f64c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010e46:	69bb      	ldr	r3, [r7, #24]
 8010e48:	2200      	movs	r2, #0
 8010e4a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d002      	beq.n	8010e58 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8010e52:	68fb      	ldr	r3, [r7, #12]
 8010e54:	2200      	movs	r2, #0
 8010e56:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010e58:	68fa      	ldr	r2, [r7, #12]
 8010e5a:	490d      	ldr	r1, [pc, #52]	; (8010e90 <f_mount+0x88>)
 8010e5c:	69fb      	ldr	r3, [r7, #28]
 8010e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d002      	beq.n	8010e6e <f_mount+0x66>
 8010e68:	79fb      	ldrb	r3, [r7, #7]
 8010e6a:	2b01      	cmp	r3, #1
 8010e6c:	d001      	beq.n	8010e72 <f_mount+0x6a>
 8010e6e:	2300      	movs	r3, #0
 8010e70:	e00a      	b.n	8010e88 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010e72:	f107 010c 	add.w	r1, r7, #12
 8010e76:	f107 0308 	add.w	r3, r7, #8
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7ff fd07 	bl	8010890 <find_volume>
 8010e82:	4603      	mov	r3, r0
 8010e84:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010e86:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e88:	4618      	mov	r0, r3
 8010e8a:	3720      	adds	r7, #32
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}
 8010e90:	200335f8 	.word	0x200335f8

08010e94 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010e94:	b580      	push	{r7, lr}
 8010e96:	b098      	sub	sp, #96	; 0x60
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	60f8      	str	r0, [r7, #12]
 8010e9c:	60b9      	str	r1, [r7, #8]
 8010e9e:	4613      	mov	r3, r2
 8010ea0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010ea2:	68fb      	ldr	r3, [r7, #12]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d101      	bne.n	8010eac <f_open+0x18>
 8010ea8:	2309      	movs	r3, #9
 8010eaa:	e1ba      	b.n	8011222 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010eac:	79fb      	ldrb	r3, [r7, #7]
 8010eae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010eb2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010eb4:	79fa      	ldrb	r2, [r7, #7]
 8010eb6:	f107 0110 	add.w	r1, r7, #16
 8010eba:	f107 0308 	add.w	r3, r7, #8
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	f7ff fce6 	bl	8010890 <find_volume>
 8010ec4:	4603      	mov	r3, r0
 8010ec6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8010eca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	f040 819e 	bne.w	8011210 <f_open+0x37c>
		dj.obj.fs = fs;
 8010ed4:	693b      	ldr	r3, [r7, #16]
 8010ed6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010ed8:	68ba      	ldr	r2, [r7, #8]
 8010eda:	f107 0314 	add.w	r3, r7, #20
 8010ede:	4611      	mov	r1, r2
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f7ff fba5 	bl	8010630 <follow_path>
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010eec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d11a      	bne.n	8010f2a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010ef4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010ef8:	b25b      	sxtb	r3, r3
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	da03      	bge.n	8010f06 <f_open+0x72>
				res = FR_INVALID_NAME;
 8010efe:	2306      	movs	r3, #6
 8010f00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010f04:	e011      	b.n	8010f2a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010f06:	79fb      	ldrb	r3, [r7, #7]
 8010f08:	f023 0301 	bic.w	r3, r3, #1
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	bf14      	ite	ne
 8010f10:	2301      	movne	r3, #1
 8010f12:	2300      	moveq	r3, #0
 8010f14:	b2db      	uxtb	r3, r3
 8010f16:	461a      	mov	r2, r3
 8010f18:	f107 0314 	add.w	r3, r7, #20
 8010f1c:	4611      	mov	r1, r2
 8010f1e:	4618      	mov	r0, r3
 8010f20:	f7fe fa4c 	bl	800f3bc <chk_lock>
 8010f24:	4603      	mov	r3, r0
 8010f26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010f2a:	79fb      	ldrb	r3, [r7, #7]
 8010f2c:	f003 031c 	and.w	r3, r3, #28
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d07e      	beq.n	8011032 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8010f34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d017      	beq.n	8010f6c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010f3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f40:	2b04      	cmp	r3, #4
 8010f42:	d10e      	bne.n	8010f62 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010f44:	f7fe fa96 	bl	800f474 <enq_lock>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d006      	beq.n	8010f5c <f_open+0xc8>
 8010f4e:	f107 0314 	add.w	r3, r7, #20
 8010f52:	4618      	mov	r0, r3
 8010f54:	f7ff fa52 	bl	80103fc <dir_register>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	e000      	b.n	8010f5e <f_open+0xca>
 8010f5c:	2312      	movs	r3, #18
 8010f5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010f62:	79fb      	ldrb	r3, [r7, #7]
 8010f64:	f043 0308 	orr.w	r3, r3, #8
 8010f68:	71fb      	strb	r3, [r7, #7]
 8010f6a:	e010      	b.n	8010f8e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010f6c:	7ebb      	ldrb	r3, [r7, #26]
 8010f6e:	f003 0311 	and.w	r3, r3, #17
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d003      	beq.n	8010f7e <f_open+0xea>
					res = FR_DENIED;
 8010f76:	2307      	movs	r3, #7
 8010f78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010f7c:	e007      	b.n	8010f8e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010f7e:	79fb      	ldrb	r3, [r7, #7]
 8010f80:	f003 0304 	and.w	r3, r3, #4
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d002      	beq.n	8010f8e <f_open+0xfa>
 8010f88:	2308      	movs	r3, #8
 8010f8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010f8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d167      	bne.n	8011066 <f_open+0x1d2>
 8010f96:	79fb      	ldrb	r3, [r7, #7]
 8010f98:	f003 0308 	and.w	r3, r3, #8
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d062      	beq.n	8011066 <f_open+0x1d2>
				dw = GET_FATTIME();
 8010fa0:	4ba2      	ldr	r3, [pc, #648]	; (801122c <f_open+0x398>)
 8010fa2:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010fa6:	330e      	adds	r3, #14
 8010fa8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010faa:	4618      	mov	r0, r3
 8010fac:	f7fe f95c 	bl	800f268 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010fb2:	3316      	adds	r3, #22
 8010fb4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	f7fe f956 	bl	800f268 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010fbe:	330b      	adds	r3, #11
 8010fc0:	2220      	movs	r2, #32
 8010fc2:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010fc4:	693b      	ldr	r3, [r7, #16]
 8010fc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010fc8:	4611      	mov	r1, r2
 8010fca:	4618      	mov	r0, r3
 8010fcc:	f7ff f925 	bl	801021a <ld_clust>
 8010fd0:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010fd2:	693b      	ldr	r3, [r7, #16]
 8010fd4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010fd6:	2200      	movs	r2, #0
 8010fd8:	4618      	mov	r0, r3
 8010fda:	f7ff f93d 	bl	8010258 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010fe0:	331c      	adds	r3, #28
 8010fe2:	2100      	movs	r1, #0
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	f7fe f93f 	bl	800f268 <st_dword>
					fs->wflag = 1;
 8010fea:	693b      	ldr	r3, [r7, #16]
 8010fec:	2201      	movs	r2, #1
 8010fee:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d037      	beq.n	8011066 <f_open+0x1d2>
						dw = fs->winsect;
 8010ff6:	693b      	ldr	r3, [r7, #16]
 8010ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ffa:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010ffc:	f107 0314 	add.w	r3, r7, #20
 8011000:	2200      	movs	r2, #0
 8011002:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8011004:	4618      	mov	r0, r3
 8011006:	f7fe fe2d 	bl	800fc64 <remove_chain>
 801100a:	4603      	mov	r3, r0
 801100c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8011010:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011014:	2b00      	cmp	r3, #0
 8011016:	d126      	bne.n	8011066 <f_open+0x1d2>
							res = move_window(fs, dw);
 8011018:	693b      	ldr	r3, [r7, #16]
 801101a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801101c:	4618      	mov	r0, r3
 801101e:	f7fe fb7d 	bl	800f71c <move_window>
 8011022:	4603      	mov	r3, r0
 8011024:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8011028:	693b      	ldr	r3, [r7, #16]
 801102a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801102c:	3a01      	subs	r2, #1
 801102e:	611a      	str	r2, [r3, #16]
 8011030:	e019      	b.n	8011066 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8011032:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011036:	2b00      	cmp	r3, #0
 8011038:	d115      	bne.n	8011066 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801103a:	7ebb      	ldrb	r3, [r7, #26]
 801103c:	f003 0310 	and.w	r3, r3, #16
 8011040:	2b00      	cmp	r3, #0
 8011042:	d003      	beq.n	801104c <f_open+0x1b8>
					res = FR_NO_FILE;
 8011044:	2304      	movs	r3, #4
 8011046:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801104a:	e00c      	b.n	8011066 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801104c:	79fb      	ldrb	r3, [r7, #7]
 801104e:	f003 0302 	and.w	r3, r3, #2
 8011052:	2b00      	cmp	r3, #0
 8011054:	d007      	beq.n	8011066 <f_open+0x1d2>
 8011056:	7ebb      	ldrb	r3, [r7, #26]
 8011058:	f003 0301 	and.w	r3, r3, #1
 801105c:	2b00      	cmp	r3, #0
 801105e:	d002      	beq.n	8011066 <f_open+0x1d2>
						res = FR_DENIED;
 8011060:	2307      	movs	r3, #7
 8011062:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8011066:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801106a:	2b00      	cmp	r3, #0
 801106c:	d128      	bne.n	80110c0 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801106e:	79fb      	ldrb	r3, [r7, #7]
 8011070:	f003 0308 	and.w	r3, r3, #8
 8011074:	2b00      	cmp	r3, #0
 8011076:	d003      	beq.n	8011080 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8011078:	79fb      	ldrb	r3, [r7, #7]
 801107a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801107e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8011088:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801108e:	79fb      	ldrb	r3, [r7, #7]
 8011090:	f023 0301 	bic.w	r3, r3, #1
 8011094:	2b00      	cmp	r3, #0
 8011096:	bf14      	ite	ne
 8011098:	2301      	movne	r3, #1
 801109a:	2300      	moveq	r3, #0
 801109c:	b2db      	uxtb	r3, r3
 801109e:	461a      	mov	r2, r3
 80110a0:	f107 0314 	add.w	r3, r7, #20
 80110a4:	4611      	mov	r1, r2
 80110a6:	4618      	mov	r0, r3
 80110a8:	f7fe fa06 	bl	800f4b8 <inc_lock>
 80110ac:	4602      	mov	r2, r0
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	691b      	ldr	r3, [r3, #16]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d102      	bne.n	80110c0 <f_open+0x22c>
 80110ba:	2302      	movs	r3, #2
 80110bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80110c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	f040 80a3 	bne.w	8011210 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80110ca:	693b      	ldr	r3, [r7, #16]
 80110cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80110ce:	4611      	mov	r1, r2
 80110d0:	4618      	mov	r0, r3
 80110d2:	f7ff f8a2 	bl	801021a <ld_clust>
 80110d6:	4602      	mov	r2, r0
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80110dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80110de:	331c      	adds	r3, #28
 80110e0:	4618      	mov	r0, r3
 80110e2:	f7fe f883 	bl	800f1ec <ld_dword>
 80110e6:	4602      	mov	r2, r0
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	2200      	movs	r2, #0
 80110f0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80110f2:	693a      	ldr	r2, [r7, #16]
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80110f8:	693b      	ldr	r3, [r7, #16]
 80110fa:	88da      	ldrh	r2, [r3, #6]
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	79fa      	ldrb	r2, [r7, #7]
 8011104:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	2200      	movs	r2, #0
 801110a:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	2200      	movs	r2, #0
 8011110:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	2200      	movs	r2, #0
 8011116:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	3330      	adds	r3, #48	; 0x30
 801111c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011120:	2100      	movs	r1, #0
 8011122:	4618      	mov	r0, r3
 8011124:	f7fe f8ed 	bl	800f302 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011128:	79fb      	ldrb	r3, [r7, #7]
 801112a:	f003 0320 	and.w	r3, r3, #32
 801112e:	2b00      	cmp	r3, #0
 8011130:	d06e      	beq.n	8011210 <f_open+0x37c>
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	68db      	ldr	r3, [r3, #12]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d06a      	beq.n	8011210 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	68da      	ldr	r2, [r3, #12]
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011142:	693b      	ldr	r3, [r7, #16]
 8011144:	895b      	ldrh	r3, [r3, #10]
 8011146:	461a      	mov	r2, r3
 8011148:	693b      	ldr	r3, [r7, #16]
 801114a:	899b      	ldrh	r3, [r3, #12]
 801114c:	fb03 f302 	mul.w	r3, r3, r2
 8011150:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	689b      	ldr	r3, [r3, #8]
 8011156:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	68db      	ldr	r3, [r3, #12]
 801115c:	657b      	str	r3, [r7, #84]	; 0x54
 801115e:	e016      	b.n	801118e <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011164:	4618      	mov	r0, r3
 8011166:	f7fe fb96 	bl	800f896 <get_fat>
 801116a:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801116c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801116e:	2b01      	cmp	r3, #1
 8011170:	d802      	bhi.n	8011178 <f_open+0x2e4>
 8011172:	2302      	movs	r3, #2
 8011174:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011178:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801117a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801117e:	d102      	bne.n	8011186 <f_open+0x2f2>
 8011180:	2301      	movs	r3, #1
 8011182:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011186:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011188:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801118a:	1ad3      	subs	r3, r2, r3
 801118c:	657b      	str	r3, [r7, #84]	; 0x54
 801118e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011192:	2b00      	cmp	r3, #0
 8011194:	d103      	bne.n	801119e <f_open+0x30a>
 8011196:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801119a:	429a      	cmp	r2, r3
 801119c:	d8e0      	bhi.n	8011160 <f_open+0x2cc>
				}
				fp->clust = clst;
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80111a2:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80111a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d131      	bne.n	8011210 <f_open+0x37c>
 80111ac:	693b      	ldr	r3, [r7, #16]
 80111ae:	899b      	ldrh	r3, [r3, #12]
 80111b0:	461a      	mov	r2, r3
 80111b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80111b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80111b8:	fb02 f201 	mul.w	r2, r2, r1
 80111bc:	1a9b      	subs	r3, r3, r2
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d026      	beq.n	8011210 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80111c2:	693b      	ldr	r3, [r7, #16]
 80111c4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80111c6:	4618      	mov	r0, r3
 80111c8:	f7fe fb46 	bl	800f858 <clust2sect>
 80111cc:	6478      	str	r0, [r7, #68]	; 0x44
 80111ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d103      	bne.n	80111dc <f_open+0x348>
						res = FR_INT_ERR;
 80111d4:	2302      	movs	r3, #2
 80111d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80111da:	e019      	b.n	8011210 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80111dc:	693b      	ldr	r3, [r7, #16]
 80111de:	899b      	ldrh	r3, [r3, #12]
 80111e0:	461a      	mov	r2, r3
 80111e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80111e4:	fbb3 f2f2 	udiv	r2, r3, r2
 80111e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80111ea:	441a      	add	r2, r3
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80111f0:	693b      	ldr	r3, [r7, #16]
 80111f2:	7858      	ldrb	r0, [r3, #1]
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	6a1a      	ldr	r2, [r3, #32]
 80111fe:	2301      	movs	r3, #1
 8011200:	f7fd ff7e 	bl	800f100 <disk_read>
 8011204:	4603      	mov	r3, r0
 8011206:	2b00      	cmp	r3, #0
 8011208:	d002      	beq.n	8011210 <f_open+0x37c>
 801120a:	2301      	movs	r3, #1
 801120c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011210:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011214:	2b00      	cmp	r3, #0
 8011216:	d002      	beq.n	801121e <f_open+0x38a>
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	2200      	movs	r2, #0
 801121c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801121e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8011222:	4618      	mov	r0, r3
 8011224:	3760      	adds	r7, #96	; 0x60
 8011226:	46bd      	mov	sp, r7
 8011228:	bd80      	pop	{r7, pc}
 801122a:	bf00      	nop
 801122c:	274a0000 	.word	0x274a0000

08011230 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8011230:	b580      	push	{r7, lr}
 8011232:	b08e      	sub	sp, #56	; 0x38
 8011234:	af00      	add	r7, sp, #0
 8011236:	60f8      	str	r0, [r7, #12]
 8011238:	60b9      	str	r1, [r7, #8]
 801123a:	607a      	str	r2, [r7, #4]
 801123c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801123e:	68bb      	ldr	r3, [r7, #8]
 8011240:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8011242:	683b      	ldr	r3, [r7, #0]
 8011244:	2200      	movs	r2, #0
 8011246:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	f107 0214 	add.w	r2, r7, #20
 801124e:	4611      	mov	r1, r2
 8011250:	4618      	mov	r0, r3
 8011252:	f7ff fda3 	bl	8010d9c <validate>
 8011256:	4603      	mov	r3, r0
 8011258:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801125c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011260:	2b00      	cmp	r3, #0
 8011262:	d107      	bne.n	8011274 <f_read+0x44>
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	7d5b      	ldrb	r3, [r3, #21]
 8011268:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 801126c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011270:	2b00      	cmp	r3, #0
 8011272:	d002      	beq.n	801127a <f_read+0x4a>
 8011274:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011278:	e135      	b.n	80114e6 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	7d1b      	ldrb	r3, [r3, #20]
 801127e:	f003 0301 	and.w	r3, r3, #1
 8011282:	2b00      	cmp	r3, #0
 8011284:	d101      	bne.n	801128a <f_read+0x5a>
 8011286:	2307      	movs	r3, #7
 8011288:	e12d      	b.n	80114e6 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	68da      	ldr	r2, [r3, #12]
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	699b      	ldr	r3, [r3, #24]
 8011292:	1ad3      	subs	r3, r2, r3
 8011294:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8011296:	687a      	ldr	r2, [r7, #4]
 8011298:	6a3b      	ldr	r3, [r7, #32]
 801129a:	429a      	cmp	r2, r3
 801129c:	f240 811e 	bls.w	80114dc <f_read+0x2ac>
 80112a0:	6a3b      	ldr	r3, [r7, #32]
 80112a2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80112a4:	e11a      	b.n	80114dc <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	699b      	ldr	r3, [r3, #24]
 80112aa:	697a      	ldr	r2, [r7, #20]
 80112ac:	8992      	ldrh	r2, [r2, #12]
 80112ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80112b2:	fb02 f201 	mul.w	r2, r2, r1
 80112b6:	1a9b      	subs	r3, r3, r2
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	f040 80d5 	bne.w	8011468 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	699b      	ldr	r3, [r3, #24]
 80112c2:	697a      	ldr	r2, [r7, #20]
 80112c4:	8992      	ldrh	r2, [r2, #12]
 80112c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80112ca:	697a      	ldr	r2, [r7, #20]
 80112cc:	8952      	ldrh	r2, [r2, #10]
 80112ce:	3a01      	subs	r2, #1
 80112d0:	4013      	ands	r3, r2
 80112d2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80112d4:	69fb      	ldr	r3, [r7, #28]
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d12f      	bne.n	801133a <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	699b      	ldr	r3, [r3, #24]
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d103      	bne.n	80112ea <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	689b      	ldr	r3, [r3, #8]
 80112e6:	633b      	str	r3, [r7, #48]	; 0x30
 80112e8:	e013      	b.n	8011312 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d007      	beq.n	8011302 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	699b      	ldr	r3, [r3, #24]
 80112f6:	4619      	mov	r1, r3
 80112f8:	68f8      	ldr	r0, [r7, #12]
 80112fa:	f7fe fdb0 	bl	800fe5e <clmt_clust>
 80112fe:	6338      	str	r0, [r7, #48]	; 0x30
 8011300:	e007      	b.n	8011312 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8011302:	68fa      	ldr	r2, [r7, #12]
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	69db      	ldr	r3, [r3, #28]
 8011308:	4619      	mov	r1, r3
 801130a:	4610      	mov	r0, r2
 801130c:	f7fe fac3 	bl	800f896 <get_fat>
 8011310:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8011312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011314:	2b01      	cmp	r3, #1
 8011316:	d804      	bhi.n	8011322 <f_read+0xf2>
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	2202      	movs	r2, #2
 801131c:	755a      	strb	r2, [r3, #21]
 801131e:	2302      	movs	r3, #2
 8011320:	e0e1      	b.n	80114e6 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011328:	d104      	bne.n	8011334 <f_read+0x104>
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	2201      	movs	r2, #1
 801132e:	755a      	strb	r2, [r3, #21]
 8011330:	2301      	movs	r3, #1
 8011332:	e0d8      	b.n	80114e6 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011338:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801133a:	697a      	ldr	r2, [r7, #20]
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	69db      	ldr	r3, [r3, #28]
 8011340:	4619      	mov	r1, r3
 8011342:	4610      	mov	r0, r2
 8011344:	f7fe fa88 	bl	800f858 <clust2sect>
 8011348:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801134a:	69bb      	ldr	r3, [r7, #24]
 801134c:	2b00      	cmp	r3, #0
 801134e:	d104      	bne.n	801135a <f_read+0x12a>
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	2202      	movs	r2, #2
 8011354:	755a      	strb	r2, [r3, #21]
 8011356:	2302      	movs	r3, #2
 8011358:	e0c5      	b.n	80114e6 <f_read+0x2b6>
			sect += csect;
 801135a:	69ba      	ldr	r2, [r7, #24]
 801135c:	69fb      	ldr	r3, [r7, #28]
 801135e:	4413      	add	r3, r2
 8011360:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8011362:	697b      	ldr	r3, [r7, #20]
 8011364:	899b      	ldrh	r3, [r3, #12]
 8011366:	461a      	mov	r2, r3
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	fbb3 f3f2 	udiv	r3, r3, r2
 801136e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8011370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011372:	2b00      	cmp	r3, #0
 8011374:	d041      	beq.n	80113fa <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011376:	69fa      	ldr	r2, [r7, #28]
 8011378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801137a:	4413      	add	r3, r2
 801137c:	697a      	ldr	r2, [r7, #20]
 801137e:	8952      	ldrh	r2, [r2, #10]
 8011380:	4293      	cmp	r3, r2
 8011382:	d905      	bls.n	8011390 <f_read+0x160>
					cc = fs->csize - csect;
 8011384:	697b      	ldr	r3, [r7, #20]
 8011386:	895b      	ldrh	r3, [r3, #10]
 8011388:	461a      	mov	r2, r3
 801138a:	69fb      	ldr	r3, [r7, #28]
 801138c:	1ad3      	subs	r3, r2, r3
 801138e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011390:	697b      	ldr	r3, [r7, #20]
 8011392:	7858      	ldrb	r0, [r3, #1]
 8011394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011396:	69ba      	ldr	r2, [r7, #24]
 8011398:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801139a:	f7fd feb1 	bl	800f100 <disk_read>
 801139e:	4603      	mov	r3, r0
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d004      	beq.n	80113ae <f_read+0x17e>
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	2201      	movs	r2, #1
 80113a8:	755a      	strb	r2, [r3, #21]
 80113aa:	2301      	movs	r3, #1
 80113ac:	e09b      	b.n	80114e6 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	7d1b      	ldrb	r3, [r3, #20]
 80113b2:	b25b      	sxtb	r3, r3
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	da18      	bge.n	80113ea <f_read+0x1ba>
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	6a1a      	ldr	r2, [r3, #32]
 80113bc:	69bb      	ldr	r3, [r7, #24]
 80113be:	1ad3      	subs	r3, r2, r3
 80113c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80113c2:	429a      	cmp	r2, r3
 80113c4:	d911      	bls.n	80113ea <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	6a1a      	ldr	r2, [r3, #32]
 80113ca:	69bb      	ldr	r3, [r7, #24]
 80113cc:	1ad3      	subs	r3, r2, r3
 80113ce:	697a      	ldr	r2, [r7, #20]
 80113d0:	8992      	ldrh	r2, [r2, #12]
 80113d2:	fb02 f303 	mul.w	r3, r2, r3
 80113d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80113d8:	18d0      	adds	r0, r2, r3
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80113e0:	697b      	ldr	r3, [r7, #20]
 80113e2:	899b      	ldrh	r3, [r3, #12]
 80113e4:	461a      	mov	r2, r3
 80113e6:	f7fd ff6b 	bl	800f2c0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	899b      	ldrh	r3, [r3, #12]
 80113ee:	461a      	mov	r2, r3
 80113f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113f2:	fb02 f303 	mul.w	r3, r2, r3
 80113f6:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80113f8:	e05c      	b.n	80114b4 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	6a1b      	ldr	r3, [r3, #32]
 80113fe:	69ba      	ldr	r2, [r7, #24]
 8011400:	429a      	cmp	r2, r3
 8011402:	d02e      	beq.n	8011462 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	7d1b      	ldrb	r3, [r3, #20]
 8011408:	b25b      	sxtb	r3, r3
 801140a:	2b00      	cmp	r3, #0
 801140c:	da18      	bge.n	8011440 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801140e:	697b      	ldr	r3, [r7, #20]
 8011410:	7858      	ldrb	r0, [r3, #1]
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	6a1a      	ldr	r2, [r3, #32]
 801141c:	2301      	movs	r3, #1
 801141e:	f7fd fe8f 	bl	800f140 <disk_write>
 8011422:	4603      	mov	r3, r0
 8011424:	2b00      	cmp	r3, #0
 8011426:	d004      	beq.n	8011432 <f_read+0x202>
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	2201      	movs	r2, #1
 801142c:	755a      	strb	r2, [r3, #21]
 801142e:	2301      	movs	r3, #1
 8011430:	e059      	b.n	80114e6 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	7d1b      	ldrb	r3, [r3, #20]
 8011436:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801143a:	b2da      	uxtb	r2, r3
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011440:	697b      	ldr	r3, [r7, #20]
 8011442:	7858      	ldrb	r0, [r3, #1]
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801144a:	2301      	movs	r3, #1
 801144c:	69ba      	ldr	r2, [r7, #24]
 801144e:	f7fd fe57 	bl	800f100 <disk_read>
 8011452:	4603      	mov	r3, r0
 8011454:	2b00      	cmp	r3, #0
 8011456:	d004      	beq.n	8011462 <f_read+0x232>
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	2201      	movs	r2, #1
 801145c:	755a      	strb	r2, [r3, #21]
 801145e:	2301      	movs	r3, #1
 8011460:	e041      	b.n	80114e6 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	69ba      	ldr	r2, [r7, #24]
 8011466:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011468:	697b      	ldr	r3, [r7, #20]
 801146a:	899b      	ldrh	r3, [r3, #12]
 801146c:	4618      	mov	r0, r3
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	699b      	ldr	r3, [r3, #24]
 8011472:	697a      	ldr	r2, [r7, #20]
 8011474:	8992      	ldrh	r2, [r2, #12]
 8011476:	fbb3 f1f2 	udiv	r1, r3, r2
 801147a:	fb02 f201 	mul.w	r2, r2, r1
 801147e:	1a9b      	subs	r3, r3, r2
 8011480:	1ac3      	subs	r3, r0, r3
 8011482:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8011484:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	429a      	cmp	r2, r3
 801148a:	d901      	bls.n	8011490 <f_read+0x260>
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	699b      	ldr	r3, [r3, #24]
 801149a:	697a      	ldr	r2, [r7, #20]
 801149c:	8992      	ldrh	r2, [r2, #12]
 801149e:	fbb3 f0f2 	udiv	r0, r3, r2
 80114a2:	fb02 f200 	mul.w	r2, r2, r0
 80114a6:	1a9b      	subs	r3, r3, r2
 80114a8:	440b      	add	r3, r1
 80114aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80114ac:	4619      	mov	r1, r3
 80114ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80114b0:	f7fd ff06 	bl	800f2c0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80114b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80114b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114b8:	4413      	add	r3, r2
 80114ba:	627b      	str	r3, [r7, #36]	; 0x24
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	699a      	ldr	r2, [r3, #24]
 80114c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114c2:	441a      	add	r2, r3
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	619a      	str	r2, [r3, #24]
 80114c8:	683b      	ldr	r3, [r7, #0]
 80114ca:	681a      	ldr	r2, [r3, #0]
 80114cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114ce:	441a      	add	r2, r3
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	601a      	str	r2, [r3, #0]
 80114d4:	687a      	ldr	r2, [r7, #4]
 80114d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114d8:	1ad3      	subs	r3, r2, r3
 80114da:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	f47f aee1 	bne.w	80112a6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80114e4:	2300      	movs	r3, #0
}
 80114e6:	4618      	mov	r0, r3
 80114e8:	3738      	adds	r7, #56	; 0x38
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}

080114ee <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80114ee:	b580      	push	{r7, lr}
 80114f0:	b08c      	sub	sp, #48	; 0x30
 80114f2:	af00      	add	r7, sp, #0
 80114f4:	60f8      	str	r0, [r7, #12]
 80114f6:	60b9      	str	r1, [r7, #8]
 80114f8:	607a      	str	r2, [r7, #4]
 80114fa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80114fc:	68bb      	ldr	r3, [r7, #8]
 80114fe:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	2200      	movs	r2, #0
 8011504:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	f107 0210 	add.w	r2, r7, #16
 801150c:	4611      	mov	r1, r2
 801150e:	4618      	mov	r0, r3
 8011510:	f7ff fc44 	bl	8010d9c <validate>
 8011514:	4603      	mov	r3, r0
 8011516:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801151a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801151e:	2b00      	cmp	r3, #0
 8011520:	d107      	bne.n	8011532 <f_write+0x44>
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	7d5b      	ldrb	r3, [r3, #21]
 8011526:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801152a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801152e:	2b00      	cmp	r3, #0
 8011530:	d002      	beq.n	8011538 <f_write+0x4a>
 8011532:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011536:	e16a      	b.n	801180e <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	7d1b      	ldrb	r3, [r3, #20]
 801153c:	f003 0302 	and.w	r3, r3, #2
 8011540:	2b00      	cmp	r3, #0
 8011542:	d101      	bne.n	8011548 <f_write+0x5a>
 8011544:	2307      	movs	r3, #7
 8011546:	e162      	b.n	801180e <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	699a      	ldr	r2, [r3, #24]
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	441a      	add	r2, r3
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	699b      	ldr	r3, [r3, #24]
 8011554:	429a      	cmp	r2, r3
 8011556:	f080 814c 	bcs.w	80117f2 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	699b      	ldr	r3, [r3, #24]
 801155e:	43db      	mvns	r3, r3
 8011560:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8011562:	e146      	b.n	80117f2 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	699b      	ldr	r3, [r3, #24]
 8011568:	693a      	ldr	r2, [r7, #16]
 801156a:	8992      	ldrh	r2, [r2, #12]
 801156c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011570:	fb02 f201 	mul.w	r2, r2, r1
 8011574:	1a9b      	subs	r3, r3, r2
 8011576:	2b00      	cmp	r3, #0
 8011578:	f040 80f1 	bne.w	801175e <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	699b      	ldr	r3, [r3, #24]
 8011580:	693a      	ldr	r2, [r7, #16]
 8011582:	8992      	ldrh	r2, [r2, #12]
 8011584:	fbb3 f3f2 	udiv	r3, r3, r2
 8011588:	693a      	ldr	r2, [r7, #16]
 801158a:	8952      	ldrh	r2, [r2, #10]
 801158c:	3a01      	subs	r2, #1
 801158e:	4013      	ands	r3, r2
 8011590:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8011592:	69bb      	ldr	r3, [r7, #24]
 8011594:	2b00      	cmp	r3, #0
 8011596:	d143      	bne.n	8011620 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	699b      	ldr	r3, [r3, #24]
 801159c:	2b00      	cmp	r3, #0
 801159e:	d10c      	bne.n	80115ba <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	689b      	ldr	r3, [r3, #8]
 80115a4:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80115a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d11a      	bne.n	80115e2 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	2100      	movs	r1, #0
 80115b0:	4618      	mov	r0, r3
 80115b2:	f7fe fbbc 	bl	800fd2e <create_chain>
 80115b6:	62b8      	str	r0, [r7, #40]	; 0x28
 80115b8:	e013      	b.n	80115e2 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d007      	beq.n	80115d2 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	699b      	ldr	r3, [r3, #24]
 80115c6:	4619      	mov	r1, r3
 80115c8:	68f8      	ldr	r0, [r7, #12]
 80115ca:	f7fe fc48 	bl	800fe5e <clmt_clust>
 80115ce:	62b8      	str	r0, [r7, #40]	; 0x28
 80115d0:	e007      	b.n	80115e2 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80115d2:	68fa      	ldr	r2, [r7, #12]
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	69db      	ldr	r3, [r3, #28]
 80115d8:	4619      	mov	r1, r3
 80115da:	4610      	mov	r0, r2
 80115dc:	f7fe fba7 	bl	800fd2e <create_chain>
 80115e0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80115e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	f000 8109 	beq.w	80117fc <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80115ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115ec:	2b01      	cmp	r3, #1
 80115ee:	d104      	bne.n	80115fa <f_write+0x10c>
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	2202      	movs	r2, #2
 80115f4:	755a      	strb	r2, [r3, #21]
 80115f6:	2302      	movs	r3, #2
 80115f8:	e109      	b.n	801180e <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80115fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011600:	d104      	bne.n	801160c <f_write+0x11e>
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	2201      	movs	r2, #1
 8011606:	755a      	strb	r2, [r3, #21]
 8011608:	2301      	movs	r3, #1
 801160a:	e100      	b.n	801180e <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011610:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	689b      	ldr	r3, [r3, #8]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d102      	bne.n	8011620 <f_write+0x132>
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801161e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	7d1b      	ldrb	r3, [r3, #20]
 8011624:	b25b      	sxtb	r3, r3
 8011626:	2b00      	cmp	r3, #0
 8011628:	da18      	bge.n	801165c <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801162a:	693b      	ldr	r3, [r7, #16]
 801162c:	7858      	ldrb	r0, [r3, #1]
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	6a1a      	ldr	r2, [r3, #32]
 8011638:	2301      	movs	r3, #1
 801163a:	f7fd fd81 	bl	800f140 <disk_write>
 801163e:	4603      	mov	r3, r0
 8011640:	2b00      	cmp	r3, #0
 8011642:	d004      	beq.n	801164e <f_write+0x160>
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	2201      	movs	r2, #1
 8011648:	755a      	strb	r2, [r3, #21]
 801164a:	2301      	movs	r3, #1
 801164c:	e0df      	b.n	801180e <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	7d1b      	ldrb	r3, [r3, #20]
 8011652:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011656:	b2da      	uxtb	r2, r3
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801165c:	693a      	ldr	r2, [r7, #16]
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	69db      	ldr	r3, [r3, #28]
 8011662:	4619      	mov	r1, r3
 8011664:	4610      	mov	r0, r2
 8011666:	f7fe f8f7 	bl	800f858 <clust2sect>
 801166a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801166c:	697b      	ldr	r3, [r7, #20]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d104      	bne.n	801167c <f_write+0x18e>
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	2202      	movs	r2, #2
 8011676:	755a      	strb	r2, [r3, #21]
 8011678:	2302      	movs	r3, #2
 801167a:	e0c8      	b.n	801180e <f_write+0x320>
			sect += csect;
 801167c:	697a      	ldr	r2, [r7, #20]
 801167e:	69bb      	ldr	r3, [r7, #24]
 8011680:	4413      	add	r3, r2
 8011682:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8011684:	693b      	ldr	r3, [r7, #16]
 8011686:	899b      	ldrh	r3, [r3, #12]
 8011688:	461a      	mov	r2, r3
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011690:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011692:	6a3b      	ldr	r3, [r7, #32]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d043      	beq.n	8011720 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011698:	69ba      	ldr	r2, [r7, #24]
 801169a:	6a3b      	ldr	r3, [r7, #32]
 801169c:	4413      	add	r3, r2
 801169e:	693a      	ldr	r2, [r7, #16]
 80116a0:	8952      	ldrh	r2, [r2, #10]
 80116a2:	4293      	cmp	r3, r2
 80116a4:	d905      	bls.n	80116b2 <f_write+0x1c4>
					cc = fs->csize - csect;
 80116a6:	693b      	ldr	r3, [r7, #16]
 80116a8:	895b      	ldrh	r3, [r3, #10]
 80116aa:	461a      	mov	r2, r3
 80116ac:	69bb      	ldr	r3, [r7, #24]
 80116ae:	1ad3      	subs	r3, r2, r3
 80116b0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80116b2:	693b      	ldr	r3, [r7, #16]
 80116b4:	7858      	ldrb	r0, [r3, #1]
 80116b6:	6a3b      	ldr	r3, [r7, #32]
 80116b8:	697a      	ldr	r2, [r7, #20]
 80116ba:	69f9      	ldr	r1, [r7, #28]
 80116bc:	f7fd fd40 	bl	800f140 <disk_write>
 80116c0:	4603      	mov	r3, r0
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d004      	beq.n	80116d0 <f_write+0x1e2>
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	2201      	movs	r2, #1
 80116ca:	755a      	strb	r2, [r3, #21]
 80116cc:	2301      	movs	r3, #1
 80116ce:	e09e      	b.n	801180e <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	6a1a      	ldr	r2, [r3, #32]
 80116d4:	697b      	ldr	r3, [r7, #20]
 80116d6:	1ad3      	subs	r3, r2, r3
 80116d8:	6a3a      	ldr	r2, [r7, #32]
 80116da:	429a      	cmp	r2, r3
 80116dc:	d918      	bls.n	8011710 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	6a1a      	ldr	r2, [r3, #32]
 80116e8:	697b      	ldr	r3, [r7, #20]
 80116ea:	1ad3      	subs	r3, r2, r3
 80116ec:	693a      	ldr	r2, [r7, #16]
 80116ee:	8992      	ldrh	r2, [r2, #12]
 80116f0:	fb02 f303 	mul.w	r3, r2, r3
 80116f4:	69fa      	ldr	r2, [r7, #28]
 80116f6:	18d1      	adds	r1, r2, r3
 80116f8:	693b      	ldr	r3, [r7, #16]
 80116fa:	899b      	ldrh	r3, [r3, #12]
 80116fc:	461a      	mov	r2, r3
 80116fe:	f7fd fddf 	bl	800f2c0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	7d1b      	ldrb	r3, [r3, #20]
 8011706:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801170a:	b2da      	uxtb	r2, r3
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8011710:	693b      	ldr	r3, [r7, #16]
 8011712:	899b      	ldrh	r3, [r3, #12]
 8011714:	461a      	mov	r2, r3
 8011716:	6a3b      	ldr	r3, [r7, #32]
 8011718:	fb02 f303 	mul.w	r3, r2, r3
 801171c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801171e:	e04b      	b.n	80117b8 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	6a1b      	ldr	r3, [r3, #32]
 8011724:	697a      	ldr	r2, [r7, #20]
 8011726:	429a      	cmp	r2, r3
 8011728:	d016      	beq.n	8011758 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	699a      	ldr	r2, [r3, #24]
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011732:	429a      	cmp	r2, r3
 8011734:	d210      	bcs.n	8011758 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8011736:	693b      	ldr	r3, [r7, #16]
 8011738:	7858      	ldrb	r0, [r3, #1]
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011740:	2301      	movs	r3, #1
 8011742:	697a      	ldr	r2, [r7, #20]
 8011744:	f7fd fcdc 	bl	800f100 <disk_read>
 8011748:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801174a:	2b00      	cmp	r3, #0
 801174c:	d004      	beq.n	8011758 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 801174e:	68fb      	ldr	r3, [r7, #12]
 8011750:	2201      	movs	r2, #1
 8011752:	755a      	strb	r2, [r3, #21]
 8011754:	2301      	movs	r3, #1
 8011756:	e05a      	b.n	801180e <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	697a      	ldr	r2, [r7, #20]
 801175c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801175e:	693b      	ldr	r3, [r7, #16]
 8011760:	899b      	ldrh	r3, [r3, #12]
 8011762:	4618      	mov	r0, r3
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	699b      	ldr	r3, [r3, #24]
 8011768:	693a      	ldr	r2, [r7, #16]
 801176a:	8992      	ldrh	r2, [r2, #12]
 801176c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011770:	fb02 f201 	mul.w	r2, r2, r1
 8011774:	1a9b      	subs	r3, r3, r2
 8011776:	1ac3      	subs	r3, r0, r3
 8011778:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801177a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	429a      	cmp	r2, r3
 8011780:	d901      	bls.n	8011786 <f_write+0x298>
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	699b      	ldr	r3, [r3, #24]
 8011790:	693a      	ldr	r2, [r7, #16]
 8011792:	8992      	ldrh	r2, [r2, #12]
 8011794:	fbb3 f0f2 	udiv	r0, r3, r2
 8011798:	fb02 f200 	mul.w	r2, r2, r0
 801179c:	1a9b      	subs	r3, r3, r2
 801179e:	440b      	add	r3, r1
 80117a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80117a2:	69f9      	ldr	r1, [r7, #28]
 80117a4:	4618      	mov	r0, r3
 80117a6:	f7fd fd8b 	bl	800f2c0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	7d1b      	ldrb	r3, [r3, #20]
 80117ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80117b2:	b2da      	uxtb	r2, r3
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80117b8:	69fa      	ldr	r2, [r7, #28]
 80117ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117bc:	4413      	add	r3, r2
 80117be:	61fb      	str	r3, [r7, #28]
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	699a      	ldr	r2, [r3, #24]
 80117c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117c6:	441a      	add	r2, r3
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	619a      	str	r2, [r3, #24]
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	68da      	ldr	r2, [r3, #12]
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	699b      	ldr	r3, [r3, #24]
 80117d4:	429a      	cmp	r2, r3
 80117d6:	bf38      	it	cc
 80117d8:	461a      	movcc	r2, r3
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	60da      	str	r2, [r3, #12]
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	681a      	ldr	r2, [r3, #0]
 80117e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117e4:	441a      	add	r2, r3
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	601a      	str	r2, [r3, #0]
 80117ea:	687a      	ldr	r2, [r7, #4]
 80117ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117ee:	1ad3      	subs	r3, r2, r3
 80117f0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	f47f aeb5 	bne.w	8011564 <f_write+0x76>
 80117fa:	e000      	b.n	80117fe <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80117fc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	7d1b      	ldrb	r3, [r3, #20]
 8011802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011806:	b2da      	uxtb	r2, r3
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801180c:	2300      	movs	r3, #0
}
 801180e:	4618      	mov	r0, r3
 8011810:	3730      	adds	r7, #48	; 0x30
 8011812:	46bd      	mov	sp, r7
 8011814:	bd80      	pop	{r7, pc}
	...

08011818 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b086      	sub	sp, #24
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	f107 0208 	add.w	r2, r7, #8
 8011826:	4611      	mov	r1, r2
 8011828:	4618      	mov	r0, r3
 801182a:	f7ff fab7 	bl	8010d9c <validate>
 801182e:	4603      	mov	r3, r0
 8011830:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011832:	7dfb      	ldrb	r3, [r7, #23]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d167      	bne.n	8011908 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	7d1b      	ldrb	r3, [r3, #20]
 801183c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011840:	2b00      	cmp	r3, #0
 8011842:	d061      	beq.n	8011908 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	7d1b      	ldrb	r3, [r3, #20]
 8011848:	b25b      	sxtb	r3, r3
 801184a:	2b00      	cmp	r3, #0
 801184c:	da15      	bge.n	801187a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801184e:	68bb      	ldr	r3, [r7, #8]
 8011850:	7858      	ldrb	r0, [r3, #1]
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	6a1a      	ldr	r2, [r3, #32]
 801185c:	2301      	movs	r3, #1
 801185e:	f7fd fc6f 	bl	800f140 <disk_write>
 8011862:	4603      	mov	r3, r0
 8011864:	2b00      	cmp	r3, #0
 8011866:	d001      	beq.n	801186c <f_sync+0x54>
 8011868:	2301      	movs	r3, #1
 801186a:	e04e      	b.n	801190a <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	7d1b      	ldrb	r3, [r3, #20]
 8011870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011874:	b2da      	uxtb	r2, r3
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801187a:	4b26      	ldr	r3, [pc, #152]	; (8011914 <f_sync+0xfc>)
 801187c:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801187e:	68ba      	ldr	r2, [r7, #8]
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011884:	4619      	mov	r1, r3
 8011886:	4610      	mov	r0, r2
 8011888:	f7fd ff48 	bl	800f71c <move_window>
 801188c:	4603      	mov	r3, r0
 801188e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011890:	7dfb      	ldrb	r3, [r7, #23]
 8011892:	2b00      	cmp	r3, #0
 8011894:	d138      	bne.n	8011908 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801189a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	330b      	adds	r3, #11
 80118a0:	781a      	ldrb	r2, [r3, #0]
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	330b      	adds	r3, #11
 80118a6:	f042 0220 	orr.w	r2, r2, #32
 80118aa:	b2d2      	uxtb	r2, r2
 80118ac:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	6818      	ldr	r0, [r3, #0]
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	689b      	ldr	r3, [r3, #8]
 80118b6:	461a      	mov	r2, r3
 80118b8:	68f9      	ldr	r1, [r7, #12]
 80118ba:	f7fe fccd 	bl	8010258 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f103 021c 	add.w	r2, r3, #28
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	68db      	ldr	r3, [r3, #12]
 80118c8:	4619      	mov	r1, r3
 80118ca:	4610      	mov	r0, r2
 80118cc:	f7fd fccc 	bl	800f268 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	3316      	adds	r3, #22
 80118d4:	6939      	ldr	r1, [r7, #16]
 80118d6:	4618      	mov	r0, r3
 80118d8:	f7fd fcc6 	bl	800f268 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	3312      	adds	r3, #18
 80118e0:	2100      	movs	r1, #0
 80118e2:	4618      	mov	r0, r3
 80118e4:	f7fd fca5 	bl	800f232 <st_word>
					fs->wflag = 1;
 80118e8:	68bb      	ldr	r3, [r7, #8]
 80118ea:	2201      	movs	r2, #1
 80118ec:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80118ee:	68bb      	ldr	r3, [r7, #8]
 80118f0:	4618      	mov	r0, r3
 80118f2:	f7fd ff41 	bl	800f778 <sync_fs>
 80118f6:	4603      	mov	r3, r0
 80118f8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	7d1b      	ldrb	r3, [r3, #20]
 80118fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011902:	b2da      	uxtb	r2, r3
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011908:	7dfb      	ldrb	r3, [r7, #23]
}
 801190a:	4618      	mov	r0, r3
 801190c:	3718      	adds	r7, #24
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop
 8011914:	274a0000 	.word	0x274a0000

08011918 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b084      	sub	sp, #16
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011920:	6878      	ldr	r0, [r7, #4]
 8011922:	f7ff ff79 	bl	8011818 <f_sync>
 8011926:	4603      	mov	r3, r0
 8011928:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801192a:	7bfb      	ldrb	r3, [r7, #15]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d118      	bne.n	8011962 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f107 0208 	add.w	r2, r7, #8
 8011936:	4611      	mov	r1, r2
 8011938:	4618      	mov	r0, r3
 801193a:	f7ff fa2f 	bl	8010d9c <validate>
 801193e:	4603      	mov	r3, r0
 8011940:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011942:	7bfb      	ldrb	r3, [r7, #15]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d10c      	bne.n	8011962 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	691b      	ldr	r3, [r3, #16]
 801194c:	4618      	mov	r0, r3
 801194e:	f7fd fe41 	bl	800f5d4 <dec_lock>
 8011952:	4603      	mov	r3, r0
 8011954:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011956:	7bfb      	ldrb	r3, [r7, #15]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d102      	bne.n	8011962 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	2200      	movs	r2, #0
 8011960:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8011962:	7bfb      	ldrb	r3, [r7, #15]
}
 8011964:	4618      	mov	r0, r3
 8011966:	3710      	adds	r7, #16
 8011968:	46bd      	mov	sp, r7
 801196a:	bd80      	pop	{r7, pc}

0801196c <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 801196c:	b590      	push	{r4, r7, lr}
 801196e:	b091      	sub	sp, #68	; 0x44
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8011974:	f107 0108 	add.w	r1, r7, #8
 8011978:	1d3b      	adds	r3, r7, #4
 801197a:	2200      	movs	r2, #0
 801197c:	4618      	mov	r0, r3
 801197e:	f7fe ff87 	bl	8010890 <find_volume>
 8011982:	4603      	mov	r3, r0
 8011984:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8011988:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801198c:	2b00      	cmp	r3, #0
 801198e:	d131      	bne.n	80119f4 <f_chdir+0x88>
		dj.obj.fs = fs;
 8011990:	68bb      	ldr	r3, [r7, #8]
 8011992:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8011994:	687a      	ldr	r2, [r7, #4]
 8011996:	f107 030c 	add.w	r3, r7, #12
 801199a:	4611      	mov	r1, r2
 801199c:	4618      	mov	r0, r3
 801199e:	f7fe fe47 	bl	8010630 <follow_path>
 80119a2:	4603      	mov	r3, r0
 80119a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 80119a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d11a      	bne.n	80119e6 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80119b0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80119b4:	b25b      	sxtb	r3, r3
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	da03      	bge.n	80119c2 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 80119ba:	68bb      	ldr	r3, [r7, #8]
 80119bc:	697a      	ldr	r2, [r7, #20]
 80119be:	619a      	str	r2, [r3, #24]
 80119c0:	e011      	b.n	80119e6 <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 80119c2:	7cbb      	ldrb	r3, [r7, #18]
 80119c4:	f003 0310 	and.w	r3, r3, #16
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d009      	beq.n	80119e0 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 80119cc:	68bb      	ldr	r3, [r7, #8]
 80119ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119d0:	68bc      	ldr	r4, [r7, #8]
 80119d2:	4611      	mov	r1, r2
 80119d4:	4618      	mov	r0, r3
 80119d6:	f7fe fc20 	bl	801021a <ld_clust>
 80119da:	4603      	mov	r3, r0
 80119dc:	61a3      	str	r3, [r4, #24]
 80119de:	e002      	b.n	80119e6 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 80119e0:	2305      	movs	r3, #5
 80119e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80119e6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80119ea:	2b04      	cmp	r3, #4
 80119ec:	d102      	bne.n	80119f4 <f_chdir+0x88>
 80119ee:	2305      	movs	r3, #5
 80119f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 80119f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80119f8:	4618      	mov	r0, r3
 80119fa:	3744      	adds	r7, #68	; 0x44
 80119fc:	46bd      	mov	sp, r7
 80119fe:	bd90      	pop	{r4, r7, pc}

08011a00 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b090      	sub	sp, #64	; 0x40
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	6078      	str	r0, [r7, #4]
 8011a08:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	f107 0208 	add.w	r2, r7, #8
 8011a10:	4611      	mov	r1, r2
 8011a12:	4618      	mov	r0, r3
 8011a14:	f7ff f9c2 	bl	8010d9c <validate>
 8011a18:	4603      	mov	r3, r0
 8011a1a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011a1e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d103      	bne.n	8011a2e <f_lseek+0x2e>
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	7d5b      	ldrb	r3, [r3, #21]
 8011a2a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011a2e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d002      	beq.n	8011a3c <f_lseek+0x3c>
 8011a36:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011a3a:	e201      	b.n	8011e40 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	f000 80d9 	beq.w	8011bf8 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8011a46:	683b      	ldr	r3, [r7, #0]
 8011a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a4c:	d15a      	bne.n	8011b04 <f_lseek+0x104>
			tbl = fp->cltbl;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a52:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8011a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a56:	1d1a      	adds	r2, r3, #4
 8011a58:	627a      	str	r2, [r7, #36]	; 0x24
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	617b      	str	r3, [r7, #20]
 8011a5e:	2302      	movs	r3, #2
 8011a60:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	689b      	ldr	r3, [r3, #8]
 8011a66:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8011a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d03a      	beq.n	8011ae4 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a70:	613b      	str	r3, [r7, #16]
 8011a72:	2300      	movs	r3, #0
 8011a74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a78:	3302      	adds	r3, #2
 8011a7a:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a7e:	60fb      	str	r3, [r7, #12]
 8011a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a82:	3301      	adds	r3, #1
 8011a84:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	f7fd ff03 	bl	800f896 <get_fat>
 8011a90:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a94:	2b01      	cmp	r3, #1
 8011a96:	d804      	bhi.n	8011aa2 <f_lseek+0xa2>
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	2202      	movs	r2, #2
 8011a9c:	755a      	strb	r2, [r3, #21]
 8011a9e:	2302      	movs	r3, #2
 8011aa0:	e1ce      	b.n	8011e40 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011aa8:	d104      	bne.n	8011ab4 <f_lseek+0xb4>
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	2201      	movs	r2, #1
 8011aae:	755a      	strb	r2, [r3, #21]
 8011ab0:	2301      	movs	r3, #1
 8011ab2:	e1c5      	b.n	8011e40 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	3301      	adds	r3, #1
 8011ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011aba:	429a      	cmp	r2, r3
 8011abc:	d0de      	beq.n	8011a7c <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011abe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011ac0:	697b      	ldr	r3, [r7, #20]
 8011ac2:	429a      	cmp	r2, r3
 8011ac4:	d809      	bhi.n	8011ada <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8011ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ac8:	1d1a      	adds	r2, r3, #4
 8011aca:	627a      	str	r2, [r7, #36]	; 0x24
 8011acc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ace:	601a      	str	r2, [r3, #0]
 8011ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ad2:	1d1a      	adds	r2, r3, #4
 8011ad4:	627a      	str	r2, [r7, #36]	; 0x24
 8011ad6:	693a      	ldr	r2, [r7, #16]
 8011ad8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011ada:	68bb      	ldr	r3, [r7, #8]
 8011adc:	69db      	ldr	r3, [r3, #28]
 8011ade:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011ae0:	429a      	cmp	r2, r3
 8011ae2:	d3c4      	bcc.n	8011a6e <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011aea:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011aec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011aee:	697b      	ldr	r3, [r7, #20]
 8011af0:	429a      	cmp	r2, r3
 8011af2:	d803      	bhi.n	8011afc <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8011af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011af6:	2200      	movs	r2, #0
 8011af8:	601a      	str	r2, [r3, #0]
 8011afa:	e19f      	b.n	8011e3c <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011afc:	2311      	movs	r3, #17
 8011afe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011b02:	e19b      	b.n	8011e3c <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	68db      	ldr	r3, [r3, #12]
 8011b08:	683a      	ldr	r2, [r7, #0]
 8011b0a:	429a      	cmp	r2, r3
 8011b0c:	d902      	bls.n	8011b14 <f_lseek+0x114>
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	68db      	ldr	r3, [r3, #12]
 8011b12:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	683a      	ldr	r2, [r7, #0]
 8011b18:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011b1a:	683b      	ldr	r3, [r7, #0]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	f000 818d 	beq.w	8011e3c <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011b22:	683b      	ldr	r3, [r7, #0]
 8011b24:	3b01      	subs	r3, #1
 8011b26:	4619      	mov	r1, r3
 8011b28:	6878      	ldr	r0, [r7, #4]
 8011b2a:	f7fe f998 	bl	800fe5e <clmt_clust>
 8011b2e:	4602      	mov	r2, r0
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011b34:	68ba      	ldr	r2, [r7, #8]
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	69db      	ldr	r3, [r3, #28]
 8011b3a:	4619      	mov	r1, r3
 8011b3c:	4610      	mov	r0, r2
 8011b3e:	f7fd fe8b 	bl	800f858 <clust2sect>
 8011b42:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011b44:	69bb      	ldr	r3, [r7, #24]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d104      	bne.n	8011b54 <f_lseek+0x154>
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	2202      	movs	r2, #2
 8011b4e:	755a      	strb	r2, [r3, #21]
 8011b50:	2302      	movs	r3, #2
 8011b52:	e175      	b.n	8011e40 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8011b54:	683b      	ldr	r3, [r7, #0]
 8011b56:	3b01      	subs	r3, #1
 8011b58:	68ba      	ldr	r2, [r7, #8]
 8011b5a:	8992      	ldrh	r2, [r2, #12]
 8011b5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011b60:	68ba      	ldr	r2, [r7, #8]
 8011b62:	8952      	ldrh	r2, [r2, #10]
 8011b64:	3a01      	subs	r2, #1
 8011b66:	4013      	ands	r3, r2
 8011b68:	69ba      	ldr	r2, [r7, #24]
 8011b6a:	4413      	add	r3, r2
 8011b6c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	699b      	ldr	r3, [r3, #24]
 8011b72:	68ba      	ldr	r2, [r7, #8]
 8011b74:	8992      	ldrh	r2, [r2, #12]
 8011b76:	fbb3 f1f2 	udiv	r1, r3, r2
 8011b7a:	fb02 f201 	mul.w	r2, r2, r1
 8011b7e:	1a9b      	subs	r3, r3, r2
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	f000 815b 	beq.w	8011e3c <f_lseek+0x43c>
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	6a1b      	ldr	r3, [r3, #32]
 8011b8a:	69ba      	ldr	r2, [r7, #24]
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	f000 8155 	beq.w	8011e3c <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	7d1b      	ldrb	r3, [r3, #20]
 8011b96:	b25b      	sxtb	r3, r3
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	da18      	bge.n	8011bce <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011b9c:	68bb      	ldr	r3, [r7, #8]
 8011b9e:	7858      	ldrb	r0, [r3, #1]
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	6a1a      	ldr	r2, [r3, #32]
 8011baa:	2301      	movs	r3, #1
 8011bac:	f7fd fac8 	bl	800f140 <disk_write>
 8011bb0:	4603      	mov	r3, r0
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d004      	beq.n	8011bc0 <f_lseek+0x1c0>
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	2201      	movs	r2, #1
 8011bba:	755a      	strb	r2, [r3, #21]
 8011bbc:	2301      	movs	r3, #1
 8011bbe:	e13f      	b.n	8011e40 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	7d1b      	ldrb	r3, [r3, #20]
 8011bc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011bc8:	b2da      	uxtb	r2, r3
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011bce:	68bb      	ldr	r3, [r7, #8]
 8011bd0:	7858      	ldrb	r0, [r3, #1]
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011bd8:	2301      	movs	r3, #1
 8011bda:	69ba      	ldr	r2, [r7, #24]
 8011bdc:	f7fd fa90 	bl	800f100 <disk_read>
 8011be0:	4603      	mov	r3, r0
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d004      	beq.n	8011bf0 <f_lseek+0x1f0>
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	2201      	movs	r2, #1
 8011bea:	755a      	strb	r2, [r3, #21]
 8011bec:	2301      	movs	r3, #1
 8011bee:	e127      	b.n	8011e40 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	69ba      	ldr	r2, [r7, #24]
 8011bf4:	621a      	str	r2, [r3, #32]
 8011bf6:	e121      	b.n	8011e3c <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	68db      	ldr	r3, [r3, #12]
 8011bfc:	683a      	ldr	r2, [r7, #0]
 8011bfe:	429a      	cmp	r2, r3
 8011c00:	d908      	bls.n	8011c14 <f_lseek+0x214>
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	7d1b      	ldrb	r3, [r3, #20]
 8011c06:	f003 0302 	and.w	r3, r3, #2
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d102      	bne.n	8011c14 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	68db      	ldr	r3, [r3, #12]
 8011c12:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	699b      	ldr	r3, [r3, #24]
 8011c18:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	637b      	str	r3, [r7, #52]	; 0x34
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011c22:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011c24:	683b      	ldr	r3, [r7, #0]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	f000 80b5 	beq.w	8011d96 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011c2c:	68bb      	ldr	r3, [r7, #8]
 8011c2e:	895b      	ldrh	r3, [r3, #10]
 8011c30:	461a      	mov	r2, r3
 8011c32:	68bb      	ldr	r3, [r7, #8]
 8011c34:	899b      	ldrh	r3, [r3, #12]
 8011c36:	fb03 f302 	mul.w	r3, r3, r2
 8011c3a:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011c3c:	6a3b      	ldr	r3, [r7, #32]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d01b      	beq.n	8011c7a <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011c42:	683b      	ldr	r3, [r7, #0]
 8011c44:	1e5a      	subs	r2, r3, #1
 8011c46:	69fb      	ldr	r3, [r7, #28]
 8011c48:	fbb2 f2f3 	udiv	r2, r2, r3
 8011c4c:	6a3b      	ldr	r3, [r7, #32]
 8011c4e:	1e59      	subs	r1, r3, #1
 8011c50:	69fb      	ldr	r3, [r7, #28]
 8011c52:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011c56:	429a      	cmp	r2, r3
 8011c58:	d30f      	bcc.n	8011c7a <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011c5a:	6a3b      	ldr	r3, [r7, #32]
 8011c5c:	1e5a      	subs	r2, r3, #1
 8011c5e:	69fb      	ldr	r3, [r7, #28]
 8011c60:	425b      	negs	r3, r3
 8011c62:	401a      	ands	r2, r3
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	699b      	ldr	r3, [r3, #24]
 8011c6c:	683a      	ldr	r2, [r7, #0]
 8011c6e:	1ad3      	subs	r3, r2, r3
 8011c70:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	69db      	ldr	r3, [r3, #28]
 8011c76:	63bb      	str	r3, [r7, #56]	; 0x38
 8011c78:	e022      	b.n	8011cc0 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	689b      	ldr	r3, [r3, #8]
 8011c7e:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d119      	bne.n	8011cba <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	2100      	movs	r1, #0
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	f7fe f84f 	bl	800fd2e <create_chain>
 8011c90:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c94:	2b01      	cmp	r3, #1
 8011c96:	d104      	bne.n	8011ca2 <f_lseek+0x2a2>
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	2202      	movs	r2, #2
 8011c9c:	755a      	strb	r2, [r3, #21]
 8011c9e:	2302      	movs	r3, #2
 8011ca0:	e0ce      	b.n	8011e40 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ca8:	d104      	bne.n	8011cb4 <f_lseek+0x2b4>
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	2201      	movs	r2, #1
 8011cae:	755a      	strb	r2, [r3, #21]
 8011cb0:	2301      	movs	r3, #1
 8011cb2:	e0c5      	b.n	8011e40 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011cb8:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011cbe:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d067      	beq.n	8011d96 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8011cc6:	e03a      	b.n	8011d3e <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011cc8:	683a      	ldr	r2, [r7, #0]
 8011cca:	69fb      	ldr	r3, [r7, #28]
 8011ccc:	1ad3      	subs	r3, r2, r3
 8011cce:	603b      	str	r3, [r7, #0]
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	699a      	ldr	r2, [r3, #24]
 8011cd4:	69fb      	ldr	r3, [r7, #28]
 8011cd6:	441a      	add	r2, r3
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	7d1b      	ldrb	r3, [r3, #20]
 8011ce0:	f003 0302 	and.w	r3, r3, #2
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d00b      	beq.n	8011d00 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011cec:	4618      	mov	r0, r3
 8011cee:	f7fe f81e 	bl	800fd2e <create_chain>
 8011cf2:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d108      	bne.n	8011d0c <f_lseek+0x30c>
							ofs = 0; break;
 8011cfa:	2300      	movs	r3, #0
 8011cfc:	603b      	str	r3, [r7, #0]
 8011cfe:	e022      	b.n	8011d46 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011d04:	4618      	mov	r0, r3
 8011d06:	f7fd fdc6 	bl	800f896 <get_fat>
 8011d0a:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d12:	d104      	bne.n	8011d1e <f_lseek+0x31e>
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2201      	movs	r2, #1
 8011d18:	755a      	strb	r2, [r3, #21]
 8011d1a:	2301      	movs	r3, #1
 8011d1c:	e090      	b.n	8011e40 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8011d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d20:	2b01      	cmp	r3, #1
 8011d22:	d904      	bls.n	8011d2e <f_lseek+0x32e>
 8011d24:	68bb      	ldr	r3, [r7, #8]
 8011d26:	69db      	ldr	r3, [r3, #28]
 8011d28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011d2a:	429a      	cmp	r2, r3
 8011d2c:	d304      	bcc.n	8011d38 <f_lseek+0x338>
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	2202      	movs	r2, #2
 8011d32:	755a      	strb	r2, [r3, #21]
 8011d34:	2302      	movs	r3, #2
 8011d36:	e083      	b.n	8011e40 <f_lseek+0x440>
					fp->clust = clst;
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011d3c:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8011d3e:	683a      	ldr	r2, [r7, #0]
 8011d40:	69fb      	ldr	r3, [r7, #28]
 8011d42:	429a      	cmp	r2, r3
 8011d44:	d8c0      	bhi.n	8011cc8 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	699a      	ldr	r2, [r3, #24]
 8011d4a:	683b      	ldr	r3, [r7, #0]
 8011d4c:	441a      	add	r2, r3
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011d52:	68bb      	ldr	r3, [r7, #8]
 8011d54:	899b      	ldrh	r3, [r3, #12]
 8011d56:	461a      	mov	r2, r3
 8011d58:	683b      	ldr	r3, [r7, #0]
 8011d5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8011d5e:	fb02 f201 	mul.w	r2, r2, r1
 8011d62:	1a9b      	subs	r3, r3, r2
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d016      	beq.n	8011d96 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011d68:	68bb      	ldr	r3, [r7, #8]
 8011d6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	f7fd fd73 	bl	800f858 <clust2sect>
 8011d72:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d104      	bne.n	8011d84 <f_lseek+0x384>
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	2202      	movs	r2, #2
 8011d7e:	755a      	strb	r2, [r3, #21]
 8011d80:	2302      	movs	r3, #2
 8011d82:	e05d      	b.n	8011e40 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8011d84:	68bb      	ldr	r3, [r7, #8]
 8011d86:	899b      	ldrh	r3, [r3, #12]
 8011d88:	461a      	mov	r2, r3
 8011d8a:	683b      	ldr	r3, [r7, #0]
 8011d8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011d90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011d92:	4413      	add	r3, r2
 8011d94:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	699a      	ldr	r2, [r3, #24]
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	68db      	ldr	r3, [r3, #12]
 8011d9e:	429a      	cmp	r2, r3
 8011da0:	d90a      	bls.n	8011db8 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	699a      	ldr	r2, [r3, #24]
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	7d1b      	ldrb	r3, [r3, #20]
 8011dae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011db2:	b2da      	uxtb	r2, r3
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	699b      	ldr	r3, [r3, #24]
 8011dbc:	68ba      	ldr	r2, [r7, #8]
 8011dbe:	8992      	ldrh	r2, [r2, #12]
 8011dc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8011dc4:	fb02 f201 	mul.w	r2, r2, r1
 8011dc8:	1a9b      	subs	r3, r3, r2
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d036      	beq.n	8011e3c <f_lseek+0x43c>
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	6a1b      	ldr	r3, [r3, #32]
 8011dd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011dd4:	429a      	cmp	r2, r3
 8011dd6:	d031      	beq.n	8011e3c <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	7d1b      	ldrb	r3, [r3, #20]
 8011ddc:	b25b      	sxtb	r3, r3
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	da18      	bge.n	8011e14 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011de2:	68bb      	ldr	r3, [r7, #8]
 8011de4:	7858      	ldrb	r0, [r3, #1]
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	6a1a      	ldr	r2, [r3, #32]
 8011df0:	2301      	movs	r3, #1
 8011df2:	f7fd f9a5 	bl	800f140 <disk_write>
 8011df6:	4603      	mov	r3, r0
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d004      	beq.n	8011e06 <f_lseek+0x406>
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	2201      	movs	r2, #1
 8011e00:	755a      	strb	r2, [r3, #21]
 8011e02:	2301      	movs	r3, #1
 8011e04:	e01c      	b.n	8011e40 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	7d1b      	ldrb	r3, [r3, #20]
 8011e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011e0e:	b2da      	uxtb	r2, r3
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011e14:	68bb      	ldr	r3, [r7, #8]
 8011e16:	7858      	ldrb	r0, [r3, #1]
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011e1e:	2301      	movs	r3, #1
 8011e20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011e22:	f7fd f96d 	bl	800f100 <disk_read>
 8011e26:	4603      	mov	r3, r0
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d004      	beq.n	8011e36 <f_lseek+0x436>
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	2201      	movs	r2, #1
 8011e30:	755a      	strb	r2, [r3, #21]
 8011e32:	2301      	movs	r3, #1
 8011e34:	e004      	b.n	8011e40 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011e3a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8011e3c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011e40:	4618      	mov	r0, r3
 8011e42:	3740      	adds	r7, #64	; 0x40
 8011e44:	46bd      	mov	sp, r7
 8011e46:	bd80      	pop	{r7, pc}

08011e48 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8011e48:	b580      	push	{r7, lr}
 8011e4a:	b09e      	sub	sp, #120	; 0x78
 8011e4c:	af00      	add	r7, sp, #0
 8011e4e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8011e50:	2300      	movs	r3, #0
 8011e52:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011e54:	f107 010c 	add.w	r1, r7, #12
 8011e58:	1d3b      	adds	r3, r7, #4
 8011e5a:	2202      	movs	r2, #2
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7fe fd17 	bl	8010890 <find_volume>
 8011e62:	4603      	mov	r3, r0
 8011e64:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8011e6c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	f040 80a4 	bne.w	8011fbe <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8011e76:	687a      	ldr	r2, [r7, #4]
 8011e78:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011e7c:	4611      	mov	r1, r2
 8011e7e:	4618      	mov	r0, r3
 8011e80:	f7fe fbd6 	bl	8010630 <follow_path>
 8011e84:	4603      	mov	r3, r0
 8011e86:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8011e8a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d108      	bne.n	8011ea4 <f_unlink+0x5c>
 8011e92:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011e96:	f003 0320 	and.w	r3, r3, #32
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d002      	beq.n	8011ea4 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8011e9e:	2306      	movs	r3, #6
 8011ea0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8011ea4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d108      	bne.n	8011ebe <f_unlink+0x76>
 8011eac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011eb0:	2102      	movs	r1, #2
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	f7fd fa82 	bl	800f3bc <chk_lock>
 8011eb8:	4603      	mov	r3, r0
 8011eba:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8011ebe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d17b      	bne.n	8011fbe <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8011ec6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011eca:	b25b      	sxtb	r3, r3
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	da03      	bge.n	8011ed8 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8011ed0:	2306      	movs	r3, #6
 8011ed2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011ed6:	e008      	b.n	8011eea <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8011ed8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011edc:	f003 0301 	and.w	r3, r3, #1
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d002      	beq.n	8011eea <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8011ee4:	2307      	movs	r3, #7
 8011ee6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8011eea:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d13d      	bne.n	8011f6e <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011ef6:	4611      	mov	r1, r2
 8011ef8:	4618      	mov	r0, r3
 8011efa:	f7fe f98e 	bl	801021a <ld_clust>
 8011efe:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8011f00:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011f04:	f003 0310 	and.w	r3, r3, #16
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d030      	beq.n	8011f6e <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	699b      	ldr	r3, [r3, #24]
 8011f10:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011f12:	429a      	cmp	r2, r3
 8011f14:	d103      	bne.n	8011f1e <f_unlink+0xd6>
						res = FR_DENIED;
 8011f16:	2307      	movs	r3, #7
 8011f18:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011f1c:	e027      	b.n	8011f6e <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8011f22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011f24:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8011f26:	f107 0310 	add.w	r3, r7, #16
 8011f2a:	2100      	movs	r1, #0
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	f7fd ffce 	bl	800fece <dir_sdi>
 8011f32:	4603      	mov	r3, r0
 8011f34:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8011f38:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d116      	bne.n	8011f6e <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8011f40:	f107 0310 	add.w	r3, r7, #16
 8011f44:	2100      	movs	r1, #0
 8011f46:	4618      	mov	r0, r3
 8011f48:	f7fe f9a6 	bl	8010298 <dir_read>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8011f52:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d102      	bne.n	8011f60 <f_unlink+0x118>
 8011f5a:	2307      	movs	r3, #7
 8011f5c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8011f60:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011f64:	2b04      	cmp	r3, #4
 8011f66:	d102      	bne.n	8011f6e <f_unlink+0x126>
 8011f68:	2300      	movs	r3, #0
 8011f6a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8011f6e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d123      	bne.n	8011fbe <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8011f76:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	f7fe fa70 	bl	8010460 <dir_remove>
 8011f80:	4603      	mov	r3, r0
 8011f82:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8011f86:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d10c      	bne.n	8011fa8 <f_unlink+0x160>
 8011f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d009      	beq.n	8011fa8 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8011f94:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011f98:	2200      	movs	r2, #0
 8011f9a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	f7fd fe61 	bl	800fc64 <remove_chain>
 8011fa2:	4603      	mov	r3, r0
 8011fa4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8011fa8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d106      	bne.n	8011fbe <f_unlink+0x176>
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	f7fd fbe0 	bl	800f778 <sync_fs>
 8011fb8:	4603      	mov	r3, r0
 8011fba:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011fbe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8011fc2:	4618      	mov	r0, r3
 8011fc4:	3778      	adds	r7, #120	; 0x78
 8011fc6:	46bd      	mov	sp, r7
 8011fc8:	bd80      	pop	{r7, pc}
	...

08011fcc <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011fcc:	b580      	push	{r7, lr}
 8011fce:	b096      	sub	sp, #88	; 0x58
 8011fd0:	af00      	add	r7, sp, #0
 8011fd2:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011fd4:	f107 0108 	add.w	r1, r7, #8
 8011fd8:	1d3b      	adds	r3, r7, #4
 8011fda:	2202      	movs	r2, #2
 8011fdc:	4618      	mov	r0, r3
 8011fde:	f7fe fc57 	bl	8010890 <find_volume>
 8011fe2:	4603      	mov	r3, r0
 8011fe4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8011fe8:	68bb      	ldr	r3, [r7, #8]
 8011fea:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011fec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	f040 80fe 	bne.w	80121f2 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8011ff6:	687a      	ldr	r2, [r7, #4]
 8011ff8:	f107 030c 	add.w	r3, r7, #12
 8011ffc:	4611      	mov	r1, r2
 8011ffe:	4618      	mov	r0, r3
 8012000:	f7fe fb16 	bl	8010630 <follow_path>
 8012004:	4603      	mov	r3, r0
 8012006:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801200a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801200e:	2b00      	cmp	r3, #0
 8012010:	d102      	bne.n	8012018 <f_mkdir+0x4c>
 8012012:	2308      	movs	r3, #8
 8012014:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8012018:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801201c:	2b04      	cmp	r3, #4
 801201e:	d108      	bne.n	8012032 <f_mkdir+0x66>
 8012020:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8012024:	f003 0320 	and.w	r3, r3, #32
 8012028:	2b00      	cmp	r3, #0
 801202a:	d002      	beq.n	8012032 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 801202c:	2306      	movs	r3, #6
 801202e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8012032:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012036:	2b04      	cmp	r3, #4
 8012038:	f040 80db 	bne.w	80121f2 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 801203c:	f107 030c 	add.w	r3, r7, #12
 8012040:	2100      	movs	r1, #0
 8012042:	4618      	mov	r0, r3
 8012044:	f7fd fe73 	bl	800fd2e <create_chain>
 8012048:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 801204a:	68bb      	ldr	r3, [r7, #8]
 801204c:	895b      	ldrh	r3, [r3, #10]
 801204e:	461a      	mov	r2, r3
 8012050:	68bb      	ldr	r3, [r7, #8]
 8012052:	899b      	ldrh	r3, [r3, #12]
 8012054:	fb03 f302 	mul.w	r3, r3, r2
 8012058:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 801205a:	2300      	movs	r3, #0
 801205c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8012060:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012062:	2b00      	cmp	r3, #0
 8012064:	d102      	bne.n	801206c <f_mkdir+0xa0>
 8012066:	2307      	movs	r3, #7
 8012068:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 801206c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801206e:	2b01      	cmp	r3, #1
 8012070:	d102      	bne.n	8012078 <f_mkdir+0xac>
 8012072:	2302      	movs	r3, #2
 8012074:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8012078:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801207a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801207e:	d102      	bne.n	8012086 <f_mkdir+0xba>
 8012080:	2301      	movs	r3, #1
 8012082:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8012086:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801208a:	2b00      	cmp	r3, #0
 801208c:	d106      	bne.n	801209c <f_mkdir+0xd0>
 801208e:	68bb      	ldr	r3, [r7, #8]
 8012090:	4618      	mov	r0, r3
 8012092:	f7fd faff 	bl	800f694 <sync_window>
 8012096:	4603      	mov	r3, r0
 8012098:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 801209c:	4b58      	ldr	r3, [pc, #352]	; (8012200 <f_mkdir+0x234>)
 801209e:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 80120a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d16c      	bne.n	8012182 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 80120a8:	68bb      	ldr	r3, [r7, #8]
 80120aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80120ac:	4618      	mov	r0, r3
 80120ae:	f7fd fbd3 	bl	800f858 <clust2sect>
 80120b2:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 80120b4:	68bb      	ldr	r3, [r7, #8]
 80120b6:	3338      	adds	r3, #56	; 0x38
 80120b8:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 80120ba:	68bb      	ldr	r3, [r7, #8]
 80120bc:	899b      	ldrh	r3, [r3, #12]
 80120be:	461a      	mov	r2, r3
 80120c0:	2100      	movs	r1, #0
 80120c2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80120c4:	f7fd f91d 	bl	800f302 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80120c8:	220b      	movs	r2, #11
 80120ca:	2120      	movs	r1, #32
 80120cc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80120ce:	f7fd f918 	bl	800f302 <mem_set>
					dir[DIR_Name] = '.';
 80120d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120d4:	222e      	movs	r2, #46	; 0x2e
 80120d6:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 80120d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120da:	330b      	adds	r3, #11
 80120dc:	2210      	movs	r2, #16
 80120de:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 80120e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120e2:	3316      	adds	r3, #22
 80120e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7fd f8be 	bl	800f268 <st_dword>
					st_clust(fs, dir, dcl);
 80120ec:	68bb      	ldr	r3, [r7, #8]
 80120ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80120f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80120f2:	4618      	mov	r0, r3
 80120f4:	f7fe f8b0 	bl	8010258 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80120f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120fa:	3320      	adds	r3, #32
 80120fc:	2220      	movs	r2, #32
 80120fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012100:	4618      	mov	r0, r3
 8012102:	f7fd f8dd 	bl	800f2c0 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8012106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012108:	3321      	adds	r3, #33	; 0x21
 801210a:	222e      	movs	r2, #46	; 0x2e
 801210c:	701a      	strb	r2, [r3, #0]
 801210e:	697b      	ldr	r3, [r7, #20]
 8012110:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8012112:	68bb      	ldr	r3, [r7, #8]
 8012114:	781b      	ldrb	r3, [r3, #0]
 8012116:	2b03      	cmp	r3, #3
 8012118:	d106      	bne.n	8012128 <f_mkdir+0x15c>
 801211a:	68bb      	ldr	r3, [r7, #8]
 801211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801211e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012120:	429a      	cmp	r2, r3
 8012122:	d101      	bne.n	8012128 <f_mkdir+0x15c>
 8012124:	2300      	movs	r3, #0
 8012126:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8012128:	68b8      	ldr	r0, [r7, #8]
 801212a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801212c:	3320      	adds	r3, #32
 801212e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012130:	4619      	mov	r1, r3
 8012132:	f7fe f891 	bl	8010258 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8012136:	68bb      	ldr	r3, [r7, #8]
 8012138:	895b      	ldrh	r3, [r3, #10]
 801213a:	653b      	str	r3, [r7, #80]	; 0x50
 801213c:	e01c      	b.n	8012178 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 801213e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012140:	1c5a      	adds	r2, r3, #1
 8012142:	64fa      	str	r2, [r7, #76]	; 0x4c
 8012144:	68ba      	ldr	r2, [r7, #8]
 8012146:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	2201      	movs	r2, #1
 801214c:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 801214e:	68bb      	ldr	r3, [r7, #8]
 8012150:	4618      	mov	r0, r3
 8012152:	f7fd fa9f 	bl	800f694 <sync_window>
 8012156:	4603      	mov	r3, r0
 8012158:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 801215c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012160:	2b00      	cmp	r3, #0
 8012162:	d10d      	bne.n	8012180 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 8012164:	68bb      	ldr	r3, [r7, #8]
 8012166:	899b      	ldrh	r3, [r3, #12]
 8012168:	461a      	mov	r2, r3
 801216a:	2100      	movs	r1, #0
 801216c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801216e:	f7fd f8c8 	bl	800f302 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8012172:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012174:	3b01      	subs	r3, #1
 8012176:	653b      	str	r3, [r7, #80]	; 0x50
 8012178:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801217a:	2b00      	cmp	r3, #0
 801217c:	d1df      	bne.n	801213e <f_mkdir+0x172>
 801217e:	e000      	b.n	8012182 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8012180:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8012182:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012186:	2b00      	cmp	r3, #0
 8012188:	d107      	bne.n	801219a <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801218a:	f107 030c 	add.w	r3, r7, #12
 801218e:	4618      	mov	r0, r3
 8012190:	f7fe f934 	bl	80103fc <dir_register>
 8012194:	4603      	mov	r3, r0
 8012196:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 801219a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d120      	bne.n	80121e4 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80121a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121a4:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80121a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80121a8:	3316      	adds	r3, #22
 80121aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80121ac:	4618      	mov	r0, r3
 80121ae:	f7fd f85b 	bl	800f268 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80121b2:	68bb      	ldr	r3, [r7, #8]
 80121b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80121b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80121b8:	4618      	mov	r0, r3
 80121ba:	f7fe f84d 	bl	8010258 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80121be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80121c0:	330b      	adds	r3, #11
 80121c2:	2210      	movs	r2, #16
 80121c4:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	2201      	movs	r2, #1
 80121ca:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80121cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d10e      	bne.n	80121f2 <f_mkdir+0x226>
					res = sync_fs(fs);
 80121d4:	68bb      	ldr	r3, [r7, #8]
 80121d6:	4618      	mov	r0, r3
 80121d8:	f7fd face 	bl	800f778 <sync_fs>
 80121dc:	4603      	mov	r3, r0
 80121de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80121e2:	e006      	b.n	80121f2 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80121e4:	f107 030c 	add.w	r3, r7, #12
 80121e8:	2200      	movs	r2, #0
 80121ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80121ec:	4618      	mov	r0, r3
 80121ee:	f7fd fd39 	bl	800fc64 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80121f2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80121f6:	4618      	mov	r0, r3
 80121f8:	3758      	adds	r7, #88	; 0x58
 80121fa:	46bd      	mov	sp, r7
 80121fc:	bd80      	pop	{r7, pc}
 80121fe:	bf00      	nop
 8012200:	274a0000 	.word	0x274a0000

08012204 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8012204:	b580      	push	{r7, lr}
 8012206:	b088      	sub	sp, #32
 8012208:	af00      	add	r7, sp, #0
 801220a:	60f8      	str	r0, [r7, #12]
 801220c:	60b9      	str	r1, [r7, #8]
 801220e:	607a      	str	r2, [r7, #4]
	int n = 0;
 8012210:	2300      	movs	r3, #0
 8012212:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012218:	e017      	b.n	801224a <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801221a:	f107 0310 	add.w	r3, r7, #16
 801221e:	f107 0114 	add.w	r1, r7, #20
 8012222:	2201      	movs	r2, #1
 8012224:	6878      	ldr	r0, [r7, #4]
 8012226:	f7ff f803 	bl	8011230 <f_read>
		if (rc != 1) break;
 801222a:	693b      	ldr	r3, [r7, #16]
 801222c:	2b01      	cmp	r3, #1
 801222e:	d112      	bne.n	8012256 <f_gets+0x52>
		c = s[0];
 8012230:	7d3b      	ldrb	r3, [r7, #20]
 8012232:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8012234:	69bb      	ldr	r3, [r7, #24]
 8012236:	1c5a      	adds	r2, r3, #1
 8012238:	61ba      	str	r2, [r7, #24]
 801223a:	7dfa      	ldrb	r2, [r7, #23]
 801223c:	701a      	strb	r2, [r3, #0]
		n++;
 801223e:	69fb      	ldr	r3, [r7, #28]
 8012240:	3301      	adds	r3, #1
 8012242:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8012244:	7dfb      	ldrb	r3, [r7, #23]
 8012246:	2b0a      	cmp	r3, #10
 8012248:	d007      	beq.n	801225a <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801224a:	68bb      	ldr	r3, [r7, #8]
 801224c:	3b01      	subs	r3, #1
 801224e:	69fa      	ldr	r2, [r7, #28]
 8012250:	429a      	cmp	r2, r3
 8012252:	dbe2      	blt.n	801221a <f_gets+0x16>
 8012254:	e002      	b.n	801225c <f_gets+0x58>
		if (rc != 1) break;
 8012256:	bf00      	nop
 8012258:	e000      	b.n	801225c <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 801225a:	bf00      	nop
	}
	*p = 0;
 801225c:	69bb      	ldr	r3, [r7, #24]
 801225e:	2200      	movs	r2, #0
 8012260:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8012262:	69fb      	ldr	r3, [r7, #28]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d001      	beq.n	801226c <f_gets+0x68>
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	e000      	b.n	801226e <f_gets+0x6a>
 801226c:	2300      	movs	r3, #0
}
 801226e:	4618      	mov	r0, r3
 8012270:	3720      	adds	r7, #32
 8012272:	46bd      	mov	sp, r7
 8012274:	bd80      	pop	{r7, pc}
	...

08012278 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012278:	b480      	push	{r7}
 801227a:	b087      	sub	sp, #28
 801227c:	af00      	add	r7, sp, #0
 801227e:	60f8      	str	r0, [r7, #12]
 8012280:	60b9      	str	r1, [r7, #8]
 8012282:	4613      	mov	r3, r2
 8012284:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012286:	2301      	movs	r3, #1
 8012288:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801228a:	2300      	movs	r3, #0
 801228c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801228e:	4b1f      	ldr	r3, [pc, #124]	; (801230c <FATFS_LinkDriverEx+0x94>)
 8012290:	7a5b      	ldrb	r3, [r3, #9]
 8012292:	b2db      	uxtb	r3, r3
 8012294:	2b00      	cmp	r3, #0
 8012296:	d131      	bne.n	80122fc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012298:	4b1c      	ldr	r3, [pc, #112]	; (801230c <FATFS_LinkDriverEx+0x94>)
 801229a:	7a5b      	ldrb	r3, [r3, #9]
 801229c:	b2db      	uxtb	r3, r3
 801229e:	461a      	mov	r2, r3
 80122a0:	4b1a      	ldr	r3, [pc, #104]	; (801230c <FATFS_LinkDriverEx+0x94>)
 80122a2:	2100      	movs	r1, #0
 80122a4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80122a6:	4b19      	ldr	r3, [pc, #100]	; (801230c <FATFS_LinkDriverEx+0x94>)
 80122a8:	7a5b      	ldrb	r3, [r3, #9]
 80122aa:	b2db      	uxtb	r3, r3
 80122ac:	4a17      	ldr	r2, [pc, #92]	; (801230c <FATFS_LinkDriverEx+0x94>)
 80122ae:	009b      	lsls	r3, r3, #2
 80122b0:	4413      	add	r3, r2
 80122b2:	68fa      	ldr	r2, [r7, #12]
 80122b4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80122b6:	4b15      	ldr	r3, [pc, #84]	; (801230c <FATFS_LinkDriverEx+0x94>)
 80122b8:	7a5b      	ldrb	r3, [r3, #9]
 80122ba:	b2db      	uxtb	r3, r3
 80122bc:	461a      	mov	r2, r3
 80122be:	4b13      	ldr	r3, [pc, #76]	; (801230c <FATFS_LinkDriverEx+0x94>)
 80122c0:	4413      	add	r3, r2
 80122c2:	79fa      	ldrb	r2, [r7, #7]
 80122c4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80122c6:	4b11      	ldr	r3, [pc, #68]	; (801230c <FATFS_LinkDriverEx+0x94>)
 80122c8:	7a5b      	ldrb	r3, [r3, #9]
 80122ca:	b2db      	uxtb	r3, r3
 80122cc:	1c5a      	adds	r2, r3, #1
 80122ce:	b2d1      	uxtb	r1, r2
 80122d0:	4a0e      	ldr	r2, [pc, #56]	; (801230c <FATFS_LinkDriverEx+0x94>)
 80122d2:	7251      	strb	r1, [r2, #9]
 80122d4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80122d6:	7dbb      	ldrb	r3, [r7, #22]
 80122d8:	3330      	adds	r3, #48	; 0x30
 80122da:	b2da      	uxtb	r2, r3
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80122e0:	68bb      	ldr	r3, [r7, #8]
 80122e2:	3301      	adds	r3, #1
 80122e4:	223a      	movs	r2, #58	; 0x3a
 80122e6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80122e8:	68bb      	ldr	r3, [r7, #8]
 80122ea:	3302      	adds	r3, #2
 80122ec:	222f      	movs	r2, #47	; 0x2f
 80122ee:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80122f0:	68bb      	ldr	r3, [r7, #8]
 80122f2:	3303      	adds	r3, #3
 80122f4:	2200      	movs	r2, #0
 80122f6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80122f8:	2300      	movs	r3, #0
 80122fa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80122fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80122fe:	4618      	mov	r0, r3
 8012300:	371c      	adds	r7, #28
 8012302:	46bd      	mov	sp, r7
 8012304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012308:	4770      	bx	lr
 801230a:	bf00      	nop
 801230c:	20033620 	.word	0x20033620

08012310 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b082      	sub	sp, #8
 8012314:	af00      	add	r7, sp, #0
 8012316:	6078      	str	r0, [r7, #4]
 8012318:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801231a:	2200      	movs	r2, #0
 801231c:	6839      	ldr	r1, [r7, #0]
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	f7ff ffaa 	bl	8012278 <FATFS_LinkDriverEx>
 8012324:	4603      	mov	r3, r0
}
 8012326:	4618      	mov	r0, r3
 8012328:	3708      	adds	r7, #8
 801232a:	46bd      	mov	sp, r7
 801232c:	bd80      	pop	{r7, pc}

0801232e <__cxa_guard_acquire>:
 801232e:	6803      	ldr	r3, [r0, #0]
 8012330:	07db      	lsls	r3, r3, #31
 8012332:	d406      	bmi.n	8012342 <__cxa_guard_acquire+0x14>
 8012334:	7843      	ldrb	r3, [r0, #1]
 8012336:	b103      	cbz	r3, 801233a <__cxa_guard_acquire+0xc>
 8012338:	deff      	udf	#255	; 0xff
 801233a:	2301      	movs	r3, #1
 801233c:	7043      	strb	r3, [r0, #1]
 801233e:	4618      	mov	r0, r3
 8012340:	4770      	bx	lr
 8012342:	2000      	movs	r0, #0
 8012344:	4770      	bx	lr

08012346 <__cxa_guard_release>:
 8012346:	2301      	movs	r3, #1
 8012348:	6003      	str	r3, [r0, #0]
 801234a:	4770      	bx	lr
 801234c:	0000      	movs	r0, r0
	...

08012350 <cos>:
 8012350:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012352:	ec51 0b10 	vmov	r0, r1, d0
 8012356:	4a1e      	ldr	r2, [pc, #120]	; (80123d0 <cos+0x80>)
 8012358:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801235c:	4293      	cmp	r3, r2
 801235e:	dc06      	bgt.n	801236e <cos+0x1e>
 8012360:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80123c8 <cos+0x78>
 8012364:	f000 fa74 	bl	8012850 <__kernel_cos>
 8012368:	ec51 0b10 	vmov	r0, r1, d0
 801236c:	e007      	b.n	801237e <cos+0x2e>
 801236e:	4a19      	ldr	r2, [pc, #100]	; (80123d4 <cos+0x84>)
 8012370:	4293      	cmp	r3, r2
 8012372:	dd09      	ble.n	8012388 <cos+0x38>
 8012374:	ee10 2a10 	vmov	r2, s0
 8012378:	460b      	mov	r3, r1
 801237a:	f7ed ff9d 	bl	80002b8 <__aeabi_dsub>
 801237e:	ec41 0b10 	vmov	d0, r0, r1
 8012382:	b005      	add	sp, #20
 8012384:	f85d fb04 	ldr.w	pc, [sp], #4
 8012388:	4668      	mov	r0, sp
 801238a:	f000 f86d 	bl	8012468 <__ieee754_rem_pio2>
 801238e:	f000 0003 	and.w	r0, r0, #3
 8012392:	2801      	cmp	r0, #1
 8012394:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012398:	ed9d 0b00 	vldr	d0, [sp]
 801239c:	d007      	beq.n	80123ae <cos+0x5e>
 801239e:	2802      	cmp	r0, #2
 80123a0:	d00e      	beq.n	80123c0 <cos+0x70>
 80123a2:	2800      	cmp	r0, #0
 80123a4:	d0de      	beq.n	8012364 <cos+0x14>
 80123a6:	2001      	movs	r0, #1
 80123a8:	f000 fe5a 	bl	8013060 <__kernel_sin>
 80123ac:	e7dc      	b.n	8012368 <cos+0x18>
 80123ae:	f000 fe57 	bl	8013060 <__kernel_sin>
 80123b2:	ec53 2b10 	vmov	r2, r3, d0
 80123b6:	ee10 0a10 	vmov	r0, s0
 80123ba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80123be:	e7de      	b.n	801237e <cos+0x2e>
 80123c0:	f000 fa46 	bl	8012850 <__kernel_cos>
 80123c4:	e7f5      	b.n	80123b2 <cos+0x62>
 80123c6:	bf00      	nop
	...
 80123d0:	3fe921fb 	.word	0x3fe921fb
 80123d4:	7fefffff 	.word	0x7fefffff

080123d8 <sin>:
 80123d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80123da:	ec51 0b10 	vmov	r0, r1, d0
 80123de:	4a20      	ldr	r2, [pc, #128]	; (8012460 <sin+0x88>)
 80123e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80123e4:	4293      	cmp	r3, r2
 80123e6:	dc07      	bgt.n	80123f8 <sin+0x20>
 80123e8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012458 <sin+0x80>
 80123ec:	2000      	movs	r0, #0
 80123ee:	f000 fe37 	bl	8013060 <__kernel_sin>
 80123f2:	ec51 0b10 	vmov	r0, r1, d0
 80123f6:	e007      	b.n	8012408 <sin+0x30>
 80123f8:	4a1a      	ldr	r2, [pc, #104]	; (8012464 <sin+0x8c>)
 80123fa:	4293      	cmp	r3, r2
 80123fc:	dd09      	ble.n	8012412 <sin+0x3a>
 80123fe:	ee10 2a10 	vmov	r2, s0
 8012402:	460b      	mov	r3, r1
 8012404:	f7ed ff58 	bl	80002b8 <__aeabi_dsub>
 8012408:	ec41 0b10 	vmov	d0, r0, r1
 801240c:	b005      	add	sp, #20
 801240e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012412:	4668      	mov	r0, sp
 8012414:	f000 f828 	bl	8012468 <__ieee754_rem_pio2>
 8012418:	f000 0003 	and.w	r0, r0, #3
 801241c:	2801      	cmp	r0, #1
 801241e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012422:	ed9d 0b00 	vldr	d0, [sp]
 8012426:	d004      	beq.n	8012432 <sin+0x5a>
 8012428:	2802      	cmp	r0, #2
 801242a:	d005      	beq.n	8012438 <sin+0x60>
 801242c:	b970      	cbnz	r0, 801244c <sin+0x74>
 801242e:	2001      	movs	r0, #1
 8012430:	e7dd      	b.n	80123ee <sin+0x16>
 8012432:	f000 fa0d 	bl	8012850 <__kernel_cos>
 8012436:	e7dc      	b.n	80123f2 <sin+0x1a>
 8012438:	2001      	movs	r0, #1
 801243a:	f000 fe11 	bl	8013060 <__kernel_sin>
 801243e:	ec53 2b10 	vmov	r2, r3, d0
 8012442:	ee10 0a10 	vmov	r0, s0
 8012446:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801244a:	e7dd      	b.n	8012408 <sin+0x30>
 801244c:	f000 fa00 	bl	8012850 <__kernel_cos>
 8012450:	e7f5      	b.n	801243e <sin+0x66>
 8012452:	bf00      	nop
 8012454:	f3af 8000 	nop.w
	...
 8012460:	3fe921fb 	.word	0x3fe921fb
 8012464:	7fefffff 	.word	0x7fefffff

08012468 <__ieee754_rem_pio2>:
 8012468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801246c:	ec57 6b10 	vmov	r6, r7, d0
 8012470:	4bc3      	ldr	r3, [pc, #780]	; (8012780 <__ieee754_rem_pio2+0x318>)
 8012472:	b08d      	sub	sp, #52	; 0x34
 8012474:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012478:	4598      	cmp	r8, r3
 801247a:	4604      	mov	r4, r0
 801247c:	9704      	str	r7, [sp, #16]
 801247e:	dc07      	bgt.n	8012490 <__ieee754_rem_pio2+0x28>
 8012480:	2200      	movs	r2, #0
 8012482:	2300      	movs	r3, #0
 8012484:	ed84 0b00 	vstr	d0, [r4]
 8012488:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801248c:	2500      	movs	r5, #0
 801248e:	e027      	b.n	80124e0 <__ieee754_rem_pio2+0x78>
 8012490:	4bbc      	ldr	r3, [pc, #752]	; (8012784 <__ieee754_rem_pio2+0x31c>)
 8012492:	4598      	cmp	r8, r3
 8012494:	dc75      	bgt.n	8012582 <__ieee754_rem_pio2+0x11a>
 8012496:	9b04      	ldr	r3, [sp, #16]
 8012498:	4dbb      	ldr	r5, [pc, #748]	; (8012788 <__ieee754_rem_pio2+0x320>)
 801249a:	2b00      	cmp	r3, #0
 801249c:	ee10 0a10 	vmov	r0, s0
 80124a0:	a3a9      	add	r3, pc, #676	; (adr r3, 8012748 <__ieee754_rem_pio2+0x2e0>)
 80124a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124a6:	4639      	mov	r1, r7
 80124a8:	dd36      	ble.n	8012518 <__ieee754_rem_pio2+0xb0>
 80124aa:	f7ed ff05 	bl	80002b8 <__aeabi_dsub>
 80124ae:	45a8      	cmp	r8, r5
 80124b0:	4606      	mov	r6, r0
 80124b2:	460f      	mov	r7, r1
 80124b4:	d018      	beq.n	80124e8 <__ieee754_rem_pio2+0x80>
 80124b6:	a3a6      	add	r3, pc, #664	; (adr r3, 8012750 <__ieee754_rem_pio2+0x2e8>)
 80124b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124bc:	f7ed fefc 	bl	80002b8 <__aeabi_dsub>
 80124c0:	4602      	mov	r2, r0
 80124c2:	460b      	mov	r3, r1
 80124c4:	e9c4 2300 	strd	r2, r3, [r4]
 80124c8:	4630      	mov	r0, r6
 80124ca:	4639      	mov	r1, r7
 80124cc:	f7ed fef4 	bl	80002b8 <__aeabi_dsub>
 80124d0:	a39f      	add	r3, pc, #636	; (adr r3, 8012750 <__ieee754_rem_pio2+0x2e8>)
 80124d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124d6:	f7ed feef 	bl	80002b8 <__aeabi_dsub>
 80124da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80124de:	2501      	movs	r5, #1
 80124e0:	4628      	mov	r0, r5
 80124e2:	b00d      	add	sp, #52	; 0x34
 80124e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124e8:	a39b      	add	r3, pc, #620	; (adr r3, 8012758 <__ieee754_rem_pio2+0x2f0>)
 80124ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ee:	f7ed fee3 	bl	80002b8 <__aeabi_dsub>
 80124f2:	a39b      	add	r3, pc, #620	; (adr r3, 8012760 <__ieee754_rem_pio2+0x2f8>)
 80124f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124f8:	4606      	mov	r6, r0
 80124fa:	460f      	mov	r7, r1
 80124fc:	f7ed fedc 	bl	80002b8 <__aeabi_dsub>
 8012500:	4602      	mov	r2, r0
 8012502:	460b      	mov	r3, r1
 8012504:	e9c4 2300 	strd	r2, r3, [r4]
 8012508:	4630      	mov	r0, r6
 801250a:	4639      	mov	r1, r7
 801250c:	f7ed fed4 	bl	80002b8 <__aeabi_dsub>
 8012510:	a393      	add	r3, pc, #588	; (adr r3, 8012760 <__ieee754_rem_pio2+0x2f8>)
 8012512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012516:	e7de      	b.n	80124d6 <__ieee754_rem_pio2+0x6e>
 8012518:	f7ed fed0 	bl	80002bc <__adddf3>
 801251c:	45a8      	cmp	r8, r5
 801251e:	4606      	mov	r6, r0
 8012520:	460f      	mov	r7, r1
 8012522:	d016      	beq.n	8012552 <__ieee754_rem_pio2+0xea>
 8012524:	a38a      	add	r3, pc, #552	; (adr r3, 8012750 <__ieee754_rem_pio2+0x2e8>)
 8012526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801252a:	f7ed fec7 	bl	80002bc <__adddf3>
 801252e:	4602      	mov	r2, r0
 8012530:	460b      	mov	r3, r1
 8012532:	e9c4 2300 	strd	r2, r3, [r4]
 8012536:	4630      	mov	r0, r6
 8012538:	4639      	mov	r1, r7
 801253a:	f7ed febd 	bl	80002b8 <__aeabi_dsub>
 801253e:	a384      	add	r3, pc, #528	; (adr r3, 8012750 <__ieee754_rem_pio2+0x2e8>)
 8012540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012544:	f7ed feba 	bl	80002bc <__adddf3>
 8012548:	f04f 35ff 	mov.w	r5, #4294967295
 801254c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012550:	e7c6      	b.n	80124e0 <__ieee754_rem_pio2+0x78>
 8012552:	a381      	add	r3, pc, #516	; (adr r3, 8012758 <__ieee754_rem_pio2+0x2f0>)
 8012554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012558:	f7ed feb0 	bl	80002bc <__adddf3>
 801255c:	a380      	add	r3, pc, #512	; (adr r3, 8012760 <__ieee754_rem_pio2+0x2f8>)
 801255e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012562:	4606      	mov	r6, r0
 8012564:	460f      	mov	r7, r1
 8012566:	f7ed fea9 	bl	80002bc <__adddf3>
 801256a:	4602      	mov	r2, r0
 801256c:	460b      	mov	r3, r1
 801256e:	e9c4 2300 	strd	r2, r3, [r4]
 8012572:	4630      	mov	r0, r6
 8012574:	4639      	mov	r1, r7
 8012576:	f7ed fe9f 	bl	80002b8 <__aeabi_dsub>
 801257a:	a379      	add	r3, pc, #484	; (adr r3, 8012760 <__ieee754_rem_pio2+0x2f8>)
 801257c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012580:	e7e0      	b.n	8012544 <__ieee754_rem_pio2+0xdc>
 8012582:	4b82      	ldr	r3, [pc, #520]	; (801278c <__ieee754_rem_pio2+0x324>)
 8012584:	4598      	cmp	r8, r3
 8012586:	f300 80d0 	bgt.w	801272a <__ieee754_rem_pio2+0x2c2>
 801258a:	f000 fe23 	bl	80131d4 <fabs>
 801258e:	ec57 6b10 	vmov	r6, r7, d0
 8012592:	ee10 0a10 	vmov	r0, s0
 8012596:	a374      	add	r3, pc, #464	; (adr r3, 8012768 <__ieee754_rem_pio2+0x300>)
 8012598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801259c:	4639      	mov	r1, r7
 801259e:	f7ee f843 	bl	8000628 <__aeabi_dmul>
 80125a2:	2200      	movs	r2, #0
 80125a4:	4b7a      	ldr	r3, [pc, #488]	; (8012790 <__ieee754_rem_pio2+0x328>)
 80125a6:	f7ed fe89 	bl	80002bc <__adddf3>
 80125aa:	f7ee faed 	bl	8000b88 <__aeabi_d2iz>
 80125ae:	4605      	mov	r5, r0
 80125b0:	f7ed ffd0 	bl	8000554 <__aeabi_i2d>
 80125b4:	a364      	add	r3, pc, #400	; (adr r3, 8012748 <__ieee754_rem_pio2+0x2e0>)
 80125b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80125be:	f7ee f833 	bl	8000628 <__aeabi_dmul>
 80125c2:	4602      	mov	r2, r0
 80125c4:	460b      	mov	r3, r1
 80125c6:	4630      	mov	r0, r6
 80125c8:	4639      	mov	r1, r7
 80125ca:	f7ed fe75 	bl	80002b8 <__aeabi_dsub>
 80125ce:	a360      	add	r3, pc, #384	; (adr r3, 8012750 <__ieee754_rem_pio2+0x2e8>)
 80125d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125d4:	4682      	mov	sl, r0
 80125d6:	468b      	mov	fp, r1
 80125d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125dc:	f7ee f824 	bl	8000628 <__aeabi_dmul>
 80125e0:	2d1f      	cmp	r5, #31
 80125e2:	4606      	mov	r6, r0
 80125e4:	460f      	mov	r7, r1
 80125e6:	dc0c      	bgt.n	8012602 <__ieee754_rem_pio2+0x19a>
 80125e8:	1e6a      	subs	r2, r5, #1
 80125ea:	4b6a      	ldr	r3, [pc, #424]	; (8012794 <__ieee754_rem_pio2+0x32c>)
 80125ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125f0:	4543      	cmp	r3, r8
 80125f2:	d006      	beq.n	8012602 <__ieee754_rem_pio2+0x19a>
 80125f4:	4632      	mov	r2, r6
 80125f6:	463b      	mov	r3, r7
 80125f8:	4650      	mov	r0, sl
 80125fa:	4659      	mov	r1, fp
 80125fc:	f7ed fe5c 	bl	80002b8 <__aeabi_dsub>
 8012600:	e00e      	b.n	8012620 <__ieee754_rem_pio2+0x1b8>
 8012602:	4632      	mov	r2, r6
 8012604:	463b      	mov	r3, r7
 8012606:	4650      	mov	r0, sl
 8012608:	4659      	mov	r1, fp
 801260a:	f7ed fe55 	bl	80002b8 <__aeabi_dsub>
 801260e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012612:	9305      	str	r3, [sp, #20]
 8012614:	9a05      	ldr	r2, [sp, #20]
 8012616:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801261a:	1ad3      	subs	r3, r2, r3
 801261c:	2b10      	cmp	r3, #16
 801261e:	dc02      	bgt.n	8012626 <__ieee754_rem_pio2+0x1be>
 8012620:	e9c4 0100 	strd	r0, r1, [r4]
 8012624:	e039      	b.n	801269a <__ieee754_rem_pio2+0x232>
 8012626:	a34c      	add	r3, pc, #304	; (adr r3, 8012758 <__ieee754_rem_pio2+0x2f0>)
 8012628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801262c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012630:	f7ed fffa 	bl	8000628 <__aeabi_dmul>
 8012634:	4606      	mov	r6, r0
 8012636:	460f      	mov	r7, r1
 8012638:	4602      	mov	r2, r0
 801263a:	460b      	mov	r3, r1
 801263c:	4650      	mov	r0, sl
 801263e:	4659      	mov	r1, fp
 8012640:	f7ed fe3a 	bl	80002b8 <__aeabi_dsub>
 8012644:	4602      	mov	r2, r0
 8012646:	460b      	mov	r3, r1
 8012648:	4680      	mov	r8, r0
 801264a:	4689      	mov	r9, r1
 801264c:	4650      	mov	r0, sl
 801264e:	4659      	mov	r1, fp
 8012650:	f7ed fe32 	bl	80002b8 <__aeabi_dsub>
 8012654:	4632      	mov	r2, r6
 8012656:	463b      	mov	r3, r7
 8012658:	f7ed fe2e 	bl	80002b8 <__aeabi_dsub>
 801265c:	a340      	add	r3, pc, #256	; (adr r3, 8012760 <__ieee754_rem_pio2+0x2f8>)
 801265e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012662:	4606      	mov	r6, r0
 8012664:	460f      	mov	r7, r1
 8012666:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801266a:	f7ed ffdd 	bl	8000628 <__aeabi_dmul>
 801266e:	4632      	mov	r2, r6
 8012670:	463b      	mov	r3, r7
 8012672:	f7ed fe21 	bl	80002b8 <__aeabi_dsub>
 8012676:	4602      	mov	r2, r0
 8012678:	460b      	mov	r3, r1
 801267a:	4606      	mov	r6, r0
 801267c:	460f      	mov	r7, r1
 801267e:	4640      	mov	r0, r8
 8012680:	4649      	mov	r1, r9
 8012682:	f7ed fe19 	bl	80002b8 <__aeabi_dsub>
 8012686:	9a05      	ldr	r2, [sp, #20]
 8012688:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801268c:	1ad3      	subs	r3, r2, r3
 801268e:	2b31      	cmp	r3, #49	; 0x31
 8012690:	dc20      	bgt.n	80126d4 <__ieee754_rem_pio2+0x26c>
 8012692:	e9c4 0100 	strd	r0, r1, [r4]
 8012696:	46c2      	mov	sl, r8
 8012698:	46cb      	mov	fp, r9
 801269a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801269e:	4650      	mov	r0, sl
 80126a0:	4642      	mov	r2, r8
 80126a2:	464b      	mov	r3, r9
 80126a4:	4659      	mov	r1, fp
 80126a6:	f7ed fe07 	bl	80002b8 <__aeabi_dsub>
 80126aa:	463b      	mov	r3, r7
 80126ac:	4632      	mov	r2, r6
 80126ae:	f7ed fe03 	bl	80002b8 <__aeabi_dsub>
 80126b2:	9b04      	ldr	r3, [sp, #16]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80126ba:	f6bf af11 	bge.w	80124e0 <__ieee754_rem_pio2+0x78>
 80126be:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80126c2:	6063      	str	r3, [r4, #4]
 80126c4:	f8c4 8000 	str.w	r8, [r4]
 80126c8:	60a0      	str	r0, [r4, #8]
 80126ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80126ce:	60e3      	str	r3, [r4, #12]
 80126d0:	426d      	negs	r5, r5
 80126d2:	e705      	b.n	80124e0 <__ieee754_rem_pio2+0x78>
 80126d4:	a326      	add	r3, pc, #152	; (adr r3, 8012770 <__ieee754_rem_pio2+0x308>)
 80126d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126de:	f7ed ffa3 	bl	8000628 <__aeabi_dmul>
 80126e2:	4606      	mov	r6, r0
 80126e4:	460f      	mov	r7, r1
 80126e6:	4602      	mov	r2, r0
 80126e8:	460b      	mov	r3, r1
 80126ea:	4640      	mov	r0, r8
 80126ec:	4649      	mov	r1, r9
 80126ee:	f7ed fde3 	bl	80002b8 <__aeabi_dsub>
 80126f2:	4602      	mov	r2, r0
 80126f4:	460b      	mov	r3, r1
 80126f6:	4682      	mov	sl, r0
 80126f8:	468b      	mov	fp, r1
 80126fa:	4640      	mov	r0, r8
 80126fc:	4649      	mov	r1, r9
 80126fe:	f7ed fddb 	bl	80002b8 <__aeabi_dsub>
 8012702:	4632      	mov	r2, r6
 8012704:	463b      	mov	r3, r7
 8012706:	f7ed fdd7 	bl	80002b8 <__aeabi_dsub>
 801270a:	a31b      	add	r3, pc, #108	; (adr r3, 8012778 <__ieee754_rem_pio2+0x310>)
 801270c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012710:	4606      	mov	r6, r0
 8012712:	460f      	mov	r7, r1
 8012714:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012718:	f7ed ff86 	bl	8000628 <__aeabi_dmul>
 801271c:	4632      	mov	r2, r6
 801271e:	463b      	mov	r3, r7
 8012720:	f7ed fdca 	bl	80002b8 <__aeabi_dsub>
 8012724:	4606      	mov	r6, r0
 8012726:	460f      	mov	r7, r1
 8012728:	e764      	b.n	80125f4 <__ieee754_rem_pio2+0x18c>
 801272a:	4b1b      	ldr	r3, [pc, #108]	; (8012798 <__ieee754_rem_pio2+0x330>)
 801272c:	4598      	cmp	r8, r3
 801272e:	dd35      	ble.n	801279c <__ieee754_rem_pio2+0x334>
 8012730:	ee10 2a10 	vmov	r2, s0
 8012734:	463b      	mov	r3, r7
 8012736:	4630      	mov	r0, r6
 8012738:	4639      	mov	r1, r7
 801273a:	f7ed fdbd 	bl	80002b8 <__aeabi_dsub>
 801273e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012742:	e9c4 0100 	strd	r0, r1, [r4]
 8012746:	e6a1      	b.n	801248c <__ieee754_rem_pio2+0x24>
 8012748:	54400000 	.word	0x54400000
 801274c:	3ff921fb 	.word	0x3ff921fb
 8012750:	1a626331 	.word	0x1a626331
 8012754:	3dd0b461 	.word	0x3dd0b461
 8012758:	1a600000 	.word	0x1a600000
 801275c:	3dd0b461 	.word	0x3dd0b461
 8012760:	2e037073 	.word	0x2e037073
 8012764:	3ba3198a 	.word	0x3ba3198a
 8012768:	6dc9c883 	.word	0x6dc9c883
 801276c:	3fe45f30 	.word	0x3fe45f30
 8012770:	2e000000 	.word	0x2e000000
 8012774:	3ba3198a 	.word	0x3ba3198a
 8012778:	252049c1 	.word	0x252049c1
 801277c:	397b839a 	.word	0x397b839a
 8012780:	3fe921fb 	.word	0x3fe921fb
 8012784:	4002d97b 	.word	0x4002d97b
 8012788:	3ff921fb 	.word	0x3ff921fb
 801278c:	413921fb 	.word	0x413921fb
 8012790:	3fe00000 	.word	0x3fe00000
 8012794:	08017de0 	.word	0x08017de0
 8012798:	7fefffff 	.word	0x7fefffff
 801279c:	ea4f 5528 	mov.w	r5, r8, asr #20
 80127a0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80127a4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80127a8:	4630      	mov	r0, r6
 80127aa:	460f      	mov	r7, r1
 80127ac:	f7ee f9ec 	bl	8000b88 <__aeabi_d2iz>
 80127b0:	f7ed fed0 	bl	8000554 <__aeabi_i2d>
 80127b4:	4602      	mov	r2, r0
 80127b6:	460b      	mov	r3, r1
 80127b8:	4630      	mov	r0, r6
 80127ba:	4639      	mov	r1, r7
 80127bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80127c0:	f7ed fd7a 	bl	80002b8 <__aeabi_dsub>
 80127c4:	2200      	movs	r2, #0
 80127c6:	4b1f      	ldr	r3, [pc, #124]	; (8012844 <__ieee754_rem_pio2+0x3dc>)
 80127c8:	f7ed ff2e 	bl	8000628 <__aeabi_dmul>
 80127cc:	460f      	mov	r7, r1
 80127ce:	4606      	mov	r6, r0
 80127d0:	f7ee f9da 	bl	8000b88 <__aeabi_d2iz>
 80127d4:	f7ed febe 	bl	8000554 <__aeabi_i2d>
 80127d8:	4602      	mov	r2, r0
 80127da:	460b      	mov	r3, r1
 80127dc:	4630      	mov	r0, r6
 80127de:	4639      	mov	r1, r7
 80127e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80127e4:	f7ed fd68 	bl	80002b8 <__aeabi_dsub>
 80127e8:	2200      	movs	r2, #0
 80127ea:	4b16      	ldr	r3, [pc, #88]	; (8012844 <__ieee754_rem_pio2+0x3dc>)
 80127ec:	f7ed ff1c 	bl	8000628 <__aeabi_dmul>
 80127f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80127f4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80127f8:	f04f 0803 	mov.w	r8, #3
 80127fc:	2600      	movs	r6, #0
 80127fe:	2700      	movs	r7, #0
 8012800:	4632      	mov	r2, r6
 8012802:	463b      	mov	r3, r7
 8012804:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012808:	f108 3aff 	add.w	sl, r8, #4294967295
 801280c:	f7ee f974 	bl	8000af8 <__aeabi_dcmpeq>
 8012810:	b9b0      	cbnz	r0, 8012840 <__ieee754_rem_pio2+0x3d8>
 8012812:	4b0d      	ldr	r3, [pc, #52]	; (8012848 <__ieee754_rem_pio2+0x3e0>)
 8012814:	9301      	str	r3, [sp, #4]
 8012816:	2302      	movs	r3, #2
 8012818:	9300      	str	r3, [sp, #0]
 801281a:	462a      	mov	r2, r5
 801281c:	4643      	mov	r3, r8
 801281e:	4621      	mov	r1, r4
 8012820:	a806      	add	r0, sp, #24
 8012822:	f000 f8dd 	bl	80129e0 <__kernel_rem_pio2>
 8012826:	9b04      	ldr	r3, [sp, #16]
 8012828:	2b00      	cmp	r3, #0
 801282a:	4605      	mov	r5, r0
 801282c:	f6bf ae58 	bge.w	80124e0 <__ieee754_rem_pio2+0x78>
 8012830:	6863      	ldr	r3, [r4, #4]
 8012832:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012836:	6063      	str	r3, [r4, #4]
 8012838:	68e3      	ldr	r3, [r4, #12]
 801283a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801283e:	e746      	b.n	80126ce <__ieee754_rem_pio2+0x266>
 8012840:	46d0      	mov	r8, sl
 8012842:	e7dd      	b.n	8012800 <__ieee754_rem_pio2+0x398>
 8012844:	41700000 	.word	0x41700000
 8012848:	08017e60 	.word	0x08017e60
 801284c:	00000000 	.word	0x00000000

08012850 <__kernel_cos>:
 8012850:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012854:	ec59 8b10 	vmov	r8, r9, d0
 8012858:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 801285c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012860:	ed2d 8b02 	vpush	{d8}
 8012864:	eeb0 8a41 	vmov.f32	s16, s2
 8012868:	eef0 8a61 	vmov.f32	s17, s3
 801286c:	da07      	bge.n	801287e <__kernel_cos+0x2e>
 801286e:	ee10 0a10 	vmov	r0, s0
 8012872:	4649      	mov	r1, r9
 8012874:	f7ee f988 	bl	8000b88 <__aeabi_d2iz>
 8012878:	2800      	cmp	r0, #0
 801287a:	f000 8089 	beq.w	8012990 <__kernel_cos+0x140>
 801287e:	4642      	mov	r2, r8
 8012880:	464b      	mov	r3, r9
 8012882:	4640      	mov	r0, r8
 8012884:	4649      	mov	r1, r9
 8012886:	f7ed fecf 	bl	8000628 <__aeabi_dmul>
 801288a:	2200      	movs	r2, #0
 801288c:	4b4e      	ldr	r3, [pc, #312]	; (80129c8 <__kernel_cos+0x178>)
 801288e:	4604      	mov	r4, r0
 8012890:	460d      	mov	r5, r1
 8012892:	f7ed fec9 	bl	8000628 <__aeabi_dmul>
 8012896:	a340      	add	r3, pc, #256	; (adr r3, 8012998 <__kernel_cos+0x148>)
 8012898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801289c:	4682      	mov	sl, r0
 801289e:	468b      	mov	fp, r1
 80128a0:	4620      	mov	r0, r4
 80128a2:	4629      	mov	r1, r5
 80128a4:	f7ed fec0 	bl	8000628 <__aeabi_dmul>
 80128a8:	a33d      	add	r3, pc, #244	; (adr r3, 80129a0 <__kernel_cos+0x150>)
 80128aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ae:	f7ed fd05 	bl	80002bc <__adddf3>
 80128b2:	4622      	mov	r2, r4
 80128b4:	462b      	mov	r3, r5
 80128b6:	f7ed feb7 	bl	8000628 <__aeabi_dmul>
 80128ba:	a33b      	add	r3, pc, #236	; (adr r3, 80129a8 <__kernel_cos+0x158>)
 80128bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128c0:	f7ed fcfa 	bl	80002b8 <__aeabi_dsub>
 80128c4:	4622      	mov	r2, r4
 80128c6:	462b      	mov	r3, r5
 80128c8:	f7ed feae 	bl	8000628 <__aeabi_dmul>
 80128cc:	a338      	add	r3, pc, #224	; (adr r3, 80129b0 <__kernel_cos+0x160>)
 80128ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128d2:	f7ed fcf3 	bl	80002bc <__adddf3>
 80128d6:	4622      	mov	r2, r4
 80128d8:	462b      	mov	r3, r5
 80128da:	f7ed fea5 	bl	8000628 <__aeabi_dmul>
 80128de:	a336      	add	r3, pc, #216	; (adr r3, 80129b8 <__kernel_cos+0x168>)
 80128e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128e4:	f7ed fce8 	bl	80002b8 <__aeabi_dsub>
 80128e8:	4622      	mov	r2, r4
 80128ea:	462b      	mov	r3, r5
 80128ec:	f7ed fe9c 	bl	8000628 <__aeabi_dmul>
 80128f0:	a333      	add	r3, pc, #204	; (adr r3, 80129c0 <__kernel_cos+0x170>)
 80128f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128f6:	f7ed fce1 	bl	80002bc <__adddf3>
 80128fa:	4622      	mov	r2, r4
 80128fc:	462b      	mov	r3, r5
 80128fe:	f7ed fe93 	bl	8000628 <__aeabi_dmul>
 8012902:	4622      	mov	r2, r4
 8012904:	462b      	mov	r3, r5
 8012906:	f7ed fe8f 	bl	8000628 <__aeabi_dmul>
 801290a:	ec53 2b18 	vmov	r2, r3, d8
 801290e:	4604      	mov	r4, r0
 8012910:	460d      	mov	r5, r1
 8012912:	4640      	mov	r0, r8
 8012914:	4649      	mov	r1, r9
 8012916:	f7ed fe87 	bl	8000628 <__aeabi_dmul>
 801291a:	460b      	mov	r3, r1
 801291c:	4602      	mov	r2, r0
 801291e:	4629      	mov	r1, r5
 8012920:	4620      	mov	r0, r4
 8012922:	f7ed fcc9 	bl	80002b8 <__aeabi_dsub>
 8012926:	4b29      	ldr	r3, [pc, #164]	; (80129cc <__kernel_cos+0x17c>)
 8012928:	429e      	cmp	r6, r3
 801292a:	4680      	mov	r8, r0
 801292c:	4689      	mov	r9, r1
 801292e:	dc11      	bgt.n	8012954 <__kernel_cos+0x104>
 8012930:	4602      	mov	r2, r0
 8012932:	460b      	mov	r3, r1
 8012934:	4650      	mov	r0, sl
 8012936:	4659      	mov	r1, fp
 8012938:	f7ed fcbe 	bl	80002b8 <__aeabi_dsub>
 801293c:	460b      	mov	r3, r1
 801293e:	4924      	ldr	r1, [pc, #144]	; (80129d0 <__kernel_cos+0x180>)
 8012940:	4602      	mov	r2, r0
 8012942:	2000      	movs	r0, #0
 8012944:	f7ed fcb8 	bl	80002b8 <__aeabi_dsub>
 8012948:	ecbd 8b02 	vpop	{d8}
 801294c:	ec41 0b10 	vmov	d0, r0, r1
 8012950:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012954:	4b1f      	ldr	r3, [pc, #124]	; (80129d4 <__kernel_cos+0x184>)
 8012956:	491e      	ldr	r1, [pc, #120]	; (80129d0 <__kernel_cos+0x180>)
 8012958:	429e      	cmp	r6, r3
 801295a:	bfcc      	ite	gt
 801295c:	4d1e      	ldrgt	r5, [pc, #120]	; (80129d8 <__kernel_cos+0x188>)
 801295e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8012962:	2400      	movs	r4, #0
 8012964:	4622      	mov	r2, r4
 8012966:	462b      	mov	r3, r5
 8012968:	2000      	movs	r0, #0
 801296a:	f7ed fca5 	bl	80002b8 <__aeabi_dsub>
 801296e:	4622      	mov	r2, r4
 8012970:	4606      	mov	r6, r0
 8012972:	460f      	mov	r7, r1
 8012974:	462b      	mov	r3, r5
 8012976:	4650      	mov	r0, sl
 8012978:	4659      	mov	r1, fp
 801297a:	f7ed fc9d 	bl	80002b8 <__aeabi_dsub>
 801297e:	4642      	mov	r2, r8
 8012980:	464b      	mov	r3, r9
 8012982:	f7ed fc99 	bl	80002b8 <__aeabi_dsub>
 8012986:	4602      	mov	r2, r0
 8012988:	460b      	mov	r3, r1
 801298a:	4630      	mov	r0, r6
 801298c:	4639      	mov	r1, r7
 801298e:	e7d9      	b.n	8012944 <__kernel_cos+0xf4>
 8012990:	2000      	movs	r0, #0
 8012992:	490f      	ldr	r1, [pc, #60]	; (80129d0 <__kernel_cos+0x180>)
 8012994:	e7d8      	b.n	8012948 <__kernel_cos+0xf8>
 8012996:	bf00      	nop
 8012998:	be8838d4 	.word	0xbe8838d4
 801299c:	bda8fae9 	.word	0xbda8fae9
 80129a0:	bdb4b1c4 	.word	0xbdb4b1c4
 80129a4:	3e21ee9e 	.word	0x3e21ee9e
 80129a8:	809c52ad 	.word	0x809c52ad
 80129ac:	3e927e4f 	.word	0x3e927e4f
 80129b0:	19cb1590 	.word	0x19cb1590
 80129b4:	3efa01a0 	.word	0x3efa01a0
 80129b8:	16c15177 	.word	0x16c15177
 80129bc:	3f56c16c 	.word	0x3f56c16c
 80129c0:	5555554c 	.word	0x5555554c
 80129c4:	3fa55555 	.word	0x3fa55555
 80129c8:	3fe00000 	.word	0x3fe00000
 80129cc:	3fd33332 	.word	0x3fd33332
 80129d0:	3ff00000 	.word	0x3ff00000
 80129d4:	3fe90000 	.word	0x3fe90000
 80129d8:	3fd20000 	.word	0x3fd20000
 80129dc:	00000000 	.word	0x00000000

080129e0 <__kernel_rem_pio2>:
 80129e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129e4:	ed2d 8b02 	vpush	{d8}
 80129e8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80129ec:	1ed4      	subs	r4, r2, #3
 80129ee:	9308      	str	r3, [sp, #32]
 80129f0:	9101      	str	r1, [sp, #4]
 80129f2:	4bc5      	ldr	r3, [pc, #788]	; (8012d08 <__kernel_rem_pio2+0x328>)
 80129f4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80129f6:	9009      	str	r0, [sp, #36]	; 0x24
 80129f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80129fc:	9304      	str	r3, [sp, #16]
 80129fe:	9b08      	ldr	r3, [sp, #32]
 8012a00:	3b01      	subs	r3, #1
 8012a02:	9307      	str	r3, [sp, #28]
 8012a04:	2318      	movs	r3, #24
 8012a06:	fb94 f4f3 	sdiv	r4, r4, r3
 8012a0a:	f06f 0317 	mvn.w	r3, #23
 8012a0e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012a12:	fb04 3303 	mla	r3, r4, r3, r3
 8012a16:	eb03 0a02 	add.w	sl, r3, r2
 8012a1a:	9b04      	ldr	r3, [sp, #16]
 8012a1c:	9a07      	ldr	r2, [sp, #28]
 8012a1e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012cf8 <__kernel_rem_pio2+0x318>
 8012a22:	eb03 0802 	add.w	r8, r3, r2
 8012a26:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012a28:	1aa7      	subs	r7, r4, r2
 8012a2a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012a2e:	ae22      	add	r6, sp, #136	; 0x88
 8012a30:	2500      	movs	r5, #0
 8012a32:	4545      	cmp	r5, r8
 8012a34:	dd13      	ble.n	8012a5e <__kernel_rem_pio2+0x7e>
 8012a36:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012cf8 <__kernel_rem_pio2+0x318>
 8012a3a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012a3e:	2600      	movs	r6, #0
 8012a40:	9b04      	ldr	r3, [sp, #16]
 8012a42:	429e      	cmp	r6, r3
 8012a44:	dc32      	bgt.n	8012aac <__kernel_rem_pio2+0xcc>
 8012a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a48:	9302      	str	r3, [sp, #8]
 8012a4a:	9b08      	ldr	r3, [sp, #32]
 8012a4c:	199d      	adds	r5, r3, r6
 8012a4e:	ab22      	add	r3, sp, #136	; 0x88
 8012a50:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012a54:	9306      	str	r3, [sp, #24]
 8012a56:	ec59 8b18 	vmov	r8, r9, d8
 8012a5a:	2700      	movs	r7, #0
 8012a5c:	e01f      	b.n	8012a9e <__kernel_rem_pio2+0xbe>
 8012a5e:	42ef      	cmn	r7, r5
 8012a60:	d407      	bmi.n	8012a72 <__kernel_rem_pio2+0x92>
 8012a62:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012a66:	f7ed fd75 	bl	8000554 <__aeabi_i2d>
 8012a6a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012a6e:	3501      	adds	r5, #1
 8012a70:	e7df      	b.n	8012a32 <__kernel_rem_pio2+0x52>
 8012a72:	ec51 0b18 	vmov	r0, r1, d8
 8012a76:	e7f8      	b.n	8012a6a <__kernel_rem_pio2+0x8a>
 8012a78:	9906      	ldr	r1, [sp, #24]
 8012a7a:	9d02      	ldr	r5, [sp, #8]
 8012a7c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012a80:	9106      	str	r1, [sp, #24]
 8012a82:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012a86:	9502      	str	r5, [sp, #8]
 8012a88:	f7ed fdce 	bl	8000628 <__aeabi_dmul>
 8012a8c:	4602      	mov	r2, r0
 8012a8e:	460b      	mov	r3, r1
 8012a90:	4640      	mov	r0, r8
 8012a92:	4649      	mov	r1, r9
 8012a94:	f7ed fc12 	bl	80002bc <__adddf3>
 8012a98:	3701      	adds	r7, #1
 8012a9a:	4680      	mov	r8, r0
 8012a9c:	4689      	mov	r9, r1
 8012a9e:	9b07      	ldr	r3, [sp, #28]
 8012aa0:	429f      	cmp	r7, r3
 8012aa2:	dde9      	ble.n	8012a78 <__kernel_rem_pio2+0x98>
 8012aa4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012aa8:	3601      	adds	r6, #1
 8012aaa:	e7c9      	b.n	8012a40 <__kernel_rem_pio2+0x60>
 8012aac:	9b04      	ldr	r3, [sp, #16]
 8012aae:	aa0e      	add	r2, sp, #56	; 0x38
 8012ab0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012ab4:	930c      	str	r3, [sp, #48]	; 0x30
 8012ab6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012ab8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012abc:	9c04      	ldr	r4, [sp, #16]
 8012abe:	930b      	str	r3, [sp, #44]	; 0x2c
 8012ac0:	ab9a      	add	r3, sp, #616	; 0x268
 8012ac2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8012ac6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012aca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012ace:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012ad2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012ad6:	ab9a      	add	r3, sp, #616	; 0x268
 8012ad8:	445b      	add	r3, fp
 8012ada:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012ade:	2500      	movs	r5, #0
 8012ae0:	1b63      	subs	r3, r4, r5
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	dc78      	bgt.n	8012bd8 <__kernel_rem_pio2+0x1f8>
 8012ae6:	4650      	mov	r0, sl
 8012ae8:	ec49 8b10 	vmov	d0, r8, r9
 8012aec:	f000 fc00 	bl	80132f0 <scalbn>
 8012af0:	ec57 6b10 	vmov	r6, r7, d0
 8012af4:	2200      	movs	r2, #0
 8012af6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012afa:	ee10 0a10 	vmov	r0, s0
 8012afe:	4639      	mov	r1, r7
 8012b00:	f7ed fd92 	bl	8000628 <__aeabi_dmul>
 8012b04:	ec41 0b10 	vmov	d0, r0, r1
 8012b08:	f000 fb6e 	bl	80131e8 <floor>
 8012b0c:	2200      	movs	r2, #0
 8012b0e:	ec51 0b10 	vmov	r0, r1, d0
 8012b12:	4b7e      	ldr	r3, [pc, #504]	; (8012d0c <__kernel_rem_pio2+0x32c>)
 8012b14:	f7ed fd88 	bl	8000628 <__aeabi_dmul>
 8012b18:	4602      	mov	r2, r0
 8012b1a:	460b      	mov	r3, r1
 8012b1c:	4630      	mov	r0, r6
 8012b1e:	4639      	mov	r1, r7
 8012b20:	f7ed fbca 	bl	80002b8 <__aeabi_dsub>
 8012b24:	460f      	mov	r7, r1
 8012b26:	4606      	mov	r6, r0
 8012b28:	f7ee f82e 	bl	8000b88 <__aeabi_d2iz>
 8012b2c:	9006      	str	r0, [sp, #24]
 8012b2e:	f7ed fd11 	bl	8000554 <__aeabi_i2d>
 8012b32:	4602      	mov	r2, r0
 8012b34:	460b      	mov	r3, r1
 8012b36:	4630      	mov	r0, r6
 8012b38:	4639      	mov	r1, r7
 8012b3a:	f7ed fbbd 	bl	80002b8 <__aeabi_dsub>
 8012b3e:	f1ba 0f00 	cmp.w	sl, #0
 8012b42:	4606      	mov	r6, r0
 8012b44:	460f      	mov	r7, r1
 8012b46:	dd6c      	ble.n	8012c22 <__kernel_rem_pio2+0x242>
 8012b48:	1e62      	subs	r2, r4, #1
 8012b4a:	ab0e      	add	r3, sp, #56	; 0x38
 8012b4c:	f1ca 0118 	rsb	r1, sl, #24
 8012b50:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012b54:	9d06      	ldr	r5, [sp, #24]
 8012b56:	fa40 f301 	asr.w	r3, r0, r1
 8012b5a:	441d      	add	r5, r3
 8012b5c:	408b      	lsls	r3, r1
 8012b5e:	1ac0      	subs	r0, r0, r3
 8012b60:	ab0e      	add	r3, sp, #56	; 0x38
 8012b62:	9506      	str	r5, [sp, #24]
 8012b64:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012b68:	f1ca 0317 	rsb	r3, sl, #23
 8012b6c:	fa40 f303 	asr.w	r3, r0, r3
 8012b70:	9302      	str	r3, [sp, #8]
 8012b72:	9b02      	ldr	r3, [sp, #8]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	dd62      	ble.n	8012c3e <__kernel_rem_pio2+0x25e>
 8012b78:	9b06      	ldr	r3, [sp, #24]
 8012b7a:	2200      	movs	r2, #0
 8012b7c:	3301      	adds	r3, #1
 8012b7e:	9306      	str	r3, [sp, #24]
 8012b80:	4615      	mov	r5, r2
 8012b82:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012b86:	4294      	cmp	r4, r2
 8012b88:	f300 8095 	bgt.w	8012cb6 <__kernel_rem_pio2+0x2d6>
 8012b8c:	f1ba 0f00 	cmp.w	sl, #0
 8012b90:	dd07      	ble.n	8012ba2 <__kernel_rem_pio2+0x1c2>
 8012b92:	f1ba 0f01 	cmp.w	sl, #1
 8012b96:	f000 80a2 	beq.w	8012cde <__kernel_rem_pio2+0x2fe>
 8012b9a:	f1ba 0f02 	cmp.w	sl, #2
 8012b9e:	f000 80c1 	beq.w	8012d24 <__kernel_rem_pio2+0x344>
 8012ba2:	9b02      	ldr	r3, [sp, #8]
 8012ba4:	2b02      	cmp	r3, #2
 8012ba6:	d14a      	bne.n	8012c3e <__kernel_rem_pio2+0x25e>
 8012ba8:	4632      	mov	r2, r6
 8012baa:	463b      	mov	r3, r7
 8012bac:	2000      	movs	r0, #0
 8012bae:	4958      	ldr	r1, [pc, #352]	; (8012d10 <__kernel_rem_pio2+0x330>)
 8012bb0:	f7ed fb82 	bl	80002b8 <__aeabi_dsub>
 8012bb4:	4606      	mov	r6, r0
 8012bb6:	460f      	mov	r7, r1
 8012bb8:	2d00      	cmp	r5, #0
 8012bba:	d040      	beq.n	8012c3e <__kernel_rem_pio2+0x25e>
 8012bbc:	4650      	mov	r0, sl
 8012bbe:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012d00 <__kernel_rem_pio2+0x320>
 8012bc2:	f000 fb95 	bl	80132f0 <scalbn>
 8012bc6:	4630      	mov	r0, r6
 8012bc8:	4639      	mov	r1, r7
 8012bca:	ec53 2b10 	vmov	r2, r3, d0
 8012bce:	f7ed fb73 	bl	80002b8 <__aeabi_dsub>
 8012bd2:	4606      	mov	r6, r0
 8012bd4:	460f      	mov	r7, r1
 8012bd6:	e032      	b.n	8012c3e <__kernel_rem_pio2+0x25e>
 8012bd8:	2200      	movs	r2, #0
 8012bda:	4b4e      	ldr	r3, [pc, #312]	; (8012d14 <__kernel_rem_pio2+0x334>)
 8012bdc:	4640      	mov	r0, r8
 8012bde:	4649      	mov	r1, r9
 8012be0:	f7ed fd22 	bl	8000628 <__aeabi_dmul>
 8012be4:	f7ed ffd0 	bl	8000b88 <__aeabi_d2iz>
 8012be8:	f7ed fcb4 	bl	8000554 <__aeabi_i2d>
 8012bec:	2200      	movs	r2, #0
 8012bee:	4b4a      	ldr	r3, [pc, #296]	; (8012d18 <__kernel_rem_pio2+0x338>)
 8012bf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012bf4:	f7ed fd18 	bl	8000628 <__aeabi_dmul>
 8012bf8:	4602      	mov	r2, r0
 8012bfa:	460b      	mov	r3, r1
 8012bfc:	4640      	mov	r0, r8
 8012bfe:	4649      	mov	r1, r9
 8012c00:	f7ed fb5a 	bl	80002b8 <__aeabi_dsub>
 8012c04:	f7ed ffc0 	bl	8000b88 <__aeabi_d2iz>
 8012c08:	ab0e      	add	r3, sp, #56	; 0x38
 8012c0a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012c0e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c16:	f7ed fb51 	bl	80002bc <__adddf3>
 8012c1a:	3501      	adds	r5, #1
 8012c1c:	4680      	mov	r8, r0
 8012c1e:	4689      	mov	r9, r1
 8012c20:	e75e      	b.n	8012ae0 <__kernel_rem_pio2+0x100>
 8012c22:	d105      	bne.n	8012c30 <__kernel_rem_pio2+0x250>
 8012c24:	1e63      	subs	r3, r4, #1
 8012c26:	aa0e      	add	r2, sp, #56	; 0x38
 8012c28:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012c2c:	15c3      	asrs	r3, r0, #23
 8012c2e:	e79f      	b.n	8012b70 <__kernel_rem_pio2+0x190>
 8012c30:	2200      	movs	r2, #0
 8012c32:	4b3a      	ldr	r3, [pc, #232]	; (8012d1c <__kernel_rem_pio2+0x33c>)
 8012c34:	f7ed ff7e 	bl	8000b34 <__aeabi_dcmpge>
 8012c38:	2800      	cmp	r0, #0
 8012c3a:	d139      	bne.n	8012cb0 <__kernel_rem_pio2+0x2d0>
 8012c3c:	9002      	str	r0, [sp, #8]
 8012c3e:	2200      	movs	r2, #0
 8012c40:	2300      	movs	r3, #0
 8012c42:	4630      	mov	r0, r6
 8012c44:	4639      	mov	r1, r7
 8012c46:	f7ed ff57 	bl	8000af8 <__aeabi_dcmpeq>
 8012c4a:	2800      	cmp	r0, #0
 8012c4c:	f000 80c7 	beq.w	8012dde <__kernel_rem_pio2+0x3fe>
 8012c50:	1e65      	subs	r5, r4, #1
 8012c52:	462b      	mov	r3, r5
 8012c54:	2200      	movs	r2, #0
 8012c56:	9904      	ldr	r1, [sp, #16]
 8012c58:	428b      	cmp	r3, r1
 8012c5a:	da6a      	bge.n	8012d32 <__kernel_rem_pio2+0x352>
 8012c5c:	2a00      	cmp	r2, #0
 8012c5e:	f000 8088 	beq.w	8012d72 <__kernel_rem_pio2+0x392>
 8012c62:	ab0e      	add	r3, sp, #56	; 0x38
 8012c64:	f1aa 0a18 	sub.w	sl, sl, #24
 8012c68:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	f000 80b4 	beq.w	8012dda <__kernel_rem_pio2+0x3fa>
 8012c72:	4650      	mov	r0, sl
 8012c74:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012d00 <__kernel_rem_pio2+0x320>
 8012c78:	f000 fb3a 	bl	80132f0 <scalbn>
 8012c7c:	00ec      	lsls	r4, r5, #3
 8012c7e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012c80:	191e      	adds	r6, r3, r4
 8012c82:	ec59 8b10 	vmov	r8, r9, d0
 8012c86:	f106 0a08 	add.w	sl, r6, #8
 8012c8a:	462f      	mov	r7, r5
 8012c8c:	2f00      	cmp	r7, #0
 8012c8e:	f280 80df 	bge.w	8012e50 <__kernel_rem_pio2+0x470>
 8012c92:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012cf8 <__kernel_rem_pio2+0x318>
 8012c96:	f04f 0a00 	mov.w	sl, #0
 8012c9a:	eba5 030a 	sub.w	r3, r5, sl
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	f2c0 810a 	blt.w	8012eb8 <__kernel_rem_pio2+0x4d8>
 8012ca4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012d20 <__kernel_rem_pio2+0x340>
 8012ca8:	ec59 8b18 	vmov	r8, r9, d8
 8012cac:	2700      	movs	r7, #0
 8012cae:	e0f5      	b.n	8012e9c <__kernel_rem_pio2+0x4bc>
 8012cb0:	2302      	movs	r3, #2
 8012cb2:	9302      	str	r3, [sp, #8]
 8012cb4:	e760      	b.n	8012b78 <__kernel_rem_pio2+0x198>
 8012cb6:	ab0e      	add	r3, sp, #56	; 0x38
 8012cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cbc:	b94d      	cbnz	r5, 8012cd2 <__kernel_rem_pio2+0x2f2>
 8012cbe:	b12b      	cbz	r3, 8012ccc <__kernel_rem_pio2+0x2ec>
 8012cc0:	a80e      	add	r0, sp, #56	; 0x38
 8012cc2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012cc6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012cca:	2301      	movs	r3, #1
 8012ccc:	3201      	adds	r2, #1
 8012cce:	461d      	mov	r5, r3
 8012cd0:	e759      	b.n	8012b86 <__kernel_rem_pio2+0x1a6>
 8012cd2:	a80e      	add	r0, sp, #56	; 0x38
 8012cd4:	1acb      	subs	r3, r1, r3
 8012cd6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012cda:	462b      	mov	r3, r5
 8012cdc:	e7f6      	b.n	8012ccc <__kernel_rem_pio2+0x2ec>
 8012cde:	1e62      	subs	r2, r4, #1
 8012ce0:	ab0e      	add	r3, sp, #56	; 0x38
 8012ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ce6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012cea:	a90e      	add	r1, sp, #56	; 0x38
 8012cec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012cf0:	e757      	b.n	8012ba2 <__kernel_rem_pio2+0x1c2>
 8012cf2:	bf00      	nop
 8012cf4:	f3af 8000 	nop.w
	...
 8012d04:	3ff00000 	.word	0x3ff00000
 8012d08:	08017fa8 	.word	0x08017fa8
 8012d0c:	40200000 	.word	0x40200000
 8012d10:	3ff00000 	.word	0x3ff00000
 8012d14:	3e700000 	.word	0x3e700000
 8012d18:	41700000 	.word	0x41700000
 8012d1c:	3fe00000 	.word	0x3fe00000
 8012d20:	08017f68 	.word	0x08017f68
 8012d24:	1e62      	subs	r2, r4, #1
 8012d26:	ab0e      	add	r3, sp, #56	; 0x38
 8012d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d2c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012d30:	e7db      	b.n	8012cea <__kernel_rem_pio2+0x30a>
 8012d32:	a90e      	add	r1, sp, #56	; 0x38
 8012d34:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012d38:	3b01      	subs	r3, #1
 8012d3a:	430a      	orrs	r2, r1
 8012d3c:	e78b      	b.n	8012c56 <__kernel_rem_pio2+0x276>
 8012d3e:	3301      	adds	r3, #1
 8012d40:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012d44:	2900      	cmp	r1, #0
 8012d46:	d0fa      	beq.n	8012d3e <__kernel_rem_pio2+0x35e>
 8012d48:	9a08      	ldr	r2, [sp, #32]
 8012d4a:	4422      	add	r2, r4
 8012d4c:	00d2      	lsls	r2, r2, #3
 8012d4e:	a922      	add	r1, sp, #136	; 0x88
 8012d50:	18e3      	adds	r3, r4, r3
 8012d52:	9206      	str	r2, [sp, #24]
 8012d54:	440a      	add	r2, r1
 8012d56:	9302      	str	r3, [sp, #8]
 8012d58:	f10b 0108 	add.w	r1, fp, #8
 8012d5c:	f102 0308 	add.w	r3, r2, #8
 8012d60:	1c66      	adds	r6, r4, #1
 8012d62:	910a      	str	r1, [sp, #40]	; 0x28
 8012d64:	2500      	movs	r5, #0
 8012d66:	930d      	str	r3, [sp, #52]	; 0x34
 8012d68:	9b02      	ldr	r3, [sp, #8]
 8012d6a:	42b3      	cmp	r3, r6
 8012d6c:	da04      	bge.n	8012d78 <__kernel_rem_pio2+0x398>
 8012d6e:	461c      	mov	r4, r3
 8012d70:	e6a6      	b.n	8012ac0 <__kernel_rem_pio2+0xe0>
 8012d72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012d74:	2301      	movs	r3, #1
 8012d76:	e7e3      	b.n	8012d40 <__kernel_rem_pio2+0x360>
 8012d78:	9b06      	ldr	r3, [sp, #24]
 8012d7a:	18ef      	adds	r7, r5, r3
 8012d7c:	ab22      	add	r3, sp, #136	; 0x88
 8012d7e:	441f      	add	r7, r3
 8012d80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d82:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012d86:	f7ed fbe5 	bl	8000554 <__aeabi_i2d>
 8012d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d8c:	461c      	mov	r4, r3
 8012d8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012d90:	e9c7 0100 	strd	r0, r1, [r7]
 8012d94:	eb03 0b05 	add.w	fp, r3, r5
 8012d98:	2700      	movs	r7, #0
 8012d9a:	f04f 0800 	mov.w	r8, #0
 8012d9e:	f04f 0900 	mov.w	r9, #0
 8012da2:	9b07      	ldr	r3, [sp, #28]
 8012da4:	429f      	cmp	r7, r3
 8012da6:	dd08      	ble.n	8012dba <__kernel_rem_pio2+0x3da>
 8012da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012daa:	aa72      	add	r2, sp, #456	; 0x1c8
 8012dac:	18eb      	adds	r3, r5, r3
 8012dae:	4413      	add	r3, r2
 8012db0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012db4:	3601      	adds	r6, #1
 8012db6:	3508      	adds	r5, #8
 8012db8:	e7d6      	b.n	8012d68 <__kernel_rem_pio2+0x388>
 8012dba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012dbe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012dc2:	f7ed fc31 	bl	8000628 <__aeabi_dmul>
 8012dc6:	4602      	mov	r2, r0
 8012dc8:	460b      	mov	r3, r1
 8012dca:	4640      	mov	r0, r8
 8012dcc:	4649      	mov	r1, r9
 8012dce:	f7ed fa75 	bl	80002bc <__adddf3>
 8012dd2:	3701      	adds	r7, #1
 8012dd4:	4680      	mov	r8, r0
 8012dd6:	4689      	mov	r9, r1
 8012dd8:	e7e3      	b.n	8012da2 <__kernel_rem_pio2+0x3c2>
 8012dda:	3d01      	subs	r5, #1
 8012ddc:	e741      	b.n	8012c62 <__kernel_rem_pio2+0x282>
 8012dde:	f1ca 0000 	rsb	r0, sl, #0
 8012de2:	ec47 6b10 	vmov	d0, r6, r7
 8012de6:	f000 fa83 	bl	80132f0 <scalbn>
 8012dea:	ec57 6b10 	vmov	r6, r7, d0
 8012dee:	2200      	movs	r2, #0
 8012df0:	4b99      	ldr	r3, [pc, #612]	; (8013058 <__kernel_rem_pio2+0x678>)
 8012df2:	ee10 0a10 	vmov	r0, s0
 8012df6:	4639      	mov	r1, r7
 8012df8:	f7ed fe9c 	bl	8000b34 <__aeabi_dcmpge>
 8012dfc:	b1f8      	cbz	r0, 8012e3e <__kernel_rem_pio2+0x45e>
 8012dfe:	2200      	movs	r2, #0
 8012e00:	4b96      	ldr	r3, [pc, #600]	; (801305c <__kernel_rem_pio2+0x67c>)
 8012e02:	4630      	mov	r0, r6
 8012e04:	4639      	mov	r1, r7
 8012e06:	f7ed fc0f 	bl	8000628 <__aeabi_dmul>
 8012e0a:	f7ed febd 	bl	8000b88 <__aeabi_d2iz>
 8012e0e:	4680      	mov	r8, r0
 8012e10:	f7ed fba0 	bl	8000554 <__aeabi_i2d>
 8012e14:	2200      	movs	r2, #0
 8012e16:	4b90      	ldr	r3, [pc, #576]	; (8013058 <__kernel_rem_pio2+0x678>)
 8012e18:	f7ed fc06 	bl	8000628 <__aeabi_dmul>
 8012e1c:	460b      	mov	r3, r1
 8012e1e:	4602      	mov	r2, r0
 8012e20:	4639      	mov	r1, r7
 8012e22:	4630      	mov	r0, r6
 8012e24:	f7ed fa48 	bl	80002b8 <__aeabi_dsub>
 8012e28:	f7ed feae 	bl	8000b88 <__aeabi_d2iz>
 8012e2c:	1c65      	adds	r5, r4, #1
 8012e2e:	ab0e      	add	r3, sp, #56	; 0x38
 8012e30:	f10a 0a18 	add.w	sl, sl, #24
 8012e34:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012e38:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012e3c:	e719      	b.n	8012c72 <__kernel_rem_pio2+0x292>
 8012e3e:	4630      	mov	r0, r6
 8012e40:	4639      	mov	r1, r7
 8012e42:	f7ed fea1 	bl	8000b88 <__aeabi_d2iz>
 8012e46:	ab0e      	add	r3, sp, #56	; 0x38
 8012e48:	4625      	mov	r5, r4
 8012e4a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012e4e:	e710      	b.n	8012c72 <__kernel_rem_pio2+0x292>
 8012e50:	ab0e      	add	r3, sp, #56	; 0x38
 8012e52:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012e56:	f7ed fb7d 	bl	8000554 <__aeabi_i2d>
 8012e5a:	4642      	mov	r2, r8
 8012e5c:	464b      	mov	r3, r9
 8012e5e:	f7ed fbe3 	bl	8000628 <__aeabi_dmul>
 8012e62:	2200      	movs	r2, #0
 8012e64:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012e68:	4b7c      	ldr	r3, [pc, #496]	; (801305c <__kernel_rem_pio2+0x67c>)
 8012e6a:	4640      	mov	r0, r8
 8012e6c:	4649      	mov	r1, r9
 8012e6e:	f7ed fbdb 	bl	8000628 <__aeabi_dmul>
 8012e72:	3f01      	subs	r7, #1
 8012e74:	4680      	mov	r8, r0
 8012e76:	4689      	mov	r9, r1
 8012e78:	e708      	b.n	8012c8c <__kernel_rem_pio2+0x2ac>
 8012e7a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e82:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012e86:	f7ed fbcf 	bl	8000628 <__aeabi_dmul>
 8012e8a:	4602      	mov	r2, r0
 8012e8c:	460b      	mov	r3, r1
 8012e8e:	4640      	mov	r0, r8
 8012e90:	4649      	mov	r1, r9
 8012e92:	f7ed fa13 	bl	80002bc <__adddf3>
 8012e96:	3701      	adds	r7, #1
 8012e98:	4680      	mov	r8, r0
 8012e9a:	4689      	mov	r9, r1
 8012e9c:	9b04      	ldr	r3, [sp, #16]
 8012e9e:	429f      	cmp	r7, r3
 8012ea0:	dc01      	bgt.n	8012ea6 <__kernel_rem_pio2+0x4c6>
 8012ea2:	45ba      	cmp	sl, r7
 8012ea4:	dae9      	bge.n	8012e7a <__kernel_rem_pio2+0x49a>
 8012ea6:	ab4a      	add	r3, sp, #296	; 0x128
 8012ea8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012eac:	e9c3 8900 	strd	r8, r9, [r3]
 8012eb0:	f10a 0a01 	add.w	sl, sl, #1
 8012eb4:	3e08      	subs	r6, #8
 8012eb6:	e6f0      	b.n	8012c9a <__kernel_rem_pio2+0x2ba>
 8012eb8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012eba:	2b03      	cmp	r3, #3
 8012ebc:	d85b      	bhi.n	8012f76 <__kernel_rem_pio2+0x596>
 8012ebe:	e8df f003 	tbb	[pc, r3]
 8012ec2:	264a      	.short	0x264a
 8012ec4:	0226      	.short	0x0226
 8012ec6:	ab9a      	add	r3, sp, #616	; 0x268
 8012ec8:	441c      	add	r4, r3
 8012eca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012ece:	46a2      	mov	sl, r4
 8012ed0:	46ab      	mov	fp, r5
 8012ed2:	f1bb 0f00 	cmp.w	fp, #0
 8012ed6:	dc6c      	bgt.n	8012fb2 <__kernel_rem_pio2+0x5d2>
 8012ed8:	46a2      	mov	sl, r4
 8012eda:	46ab      	mov	fp, r5
 8012edc:	f1bb 0f01 	cmp.w	fp, #1
 8012ee0:	f300 8086 	bgt.w	8012ff0 <__kernel_rem_pio2+0x610>
 8012ee4:	2000      	movs	r0, #0
 8012ee6:	2100      	movs	r1, #0
 8012ee8:	2d01      	cmp	r5, #1
 8012eea:	f300 80a0 	bgt.w	801302e <__kernel_rem_pio2+0x64e>
 8012eee:	9b02      	ldr	r3, [sp, #8]
 8012ef0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012ef4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	f040 809e 	bne.w	801303a <__kernel_rem_pio2+0x65a>
 8012efe:	9b01      	ldr	r3, [sp, #4]
 8012f00:	e9c3 7800 	strd	r7, r8, [r3]
 8012f04:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012f08:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012f0c:	e033      	b.n	8012f76 <__kernel_rem_pio2+0x596>
 8012f0e:	3408      	adds	r4, #8
 8012f10:	ab4a      	add	r3, sp, #296	; 0x128
 8012f12:	441c      	add	r4, r3
 8012f14:	462e      	mov	r6, r5
 8012f16:	2000      	movs	r0, #0
 8012f18:	2100      	movs	r1, #0
 8012f1a:	2e00      	cmp	r6, #0
 8012f1c:	da3a      	bge.n	8012f94 <__kernel_rem_pio2+0x5b4>
 8012f1e:	9b02      	ldr	r3, [sp, #8]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d03d      	beq.n	8012fa0 <__kernel_rem_pio2+0x5c0>
 8012f24:	4602      	mov	r2, r0
 8012f26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f2a:	9c01      	ldr	r4, [sp, #4]
 8012f2c:	e9c4 2300 	strd	r2, r3, [r4]
 8012f30:	4602      	mov	r2, r0
 8012f32:	460b      	mov	r3, r1
 8012f34:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012f38:	f7ed f9be 	bl	80002b8 <__aeabi_dsub>
 8012f3c:	ae4c      	add	r6, sp, #304	; 0x130
 8012f3e:	2401      	movs	r4, #1
 8012f40:	42a5      	cmp	r5, r4
 8012f42:	da30      	bge.n	8012fa6 <__kernel_rem_pio2+0x5c6>
 8012f44:	9b02      	ldr	r3, [sp, #8]
 8012f46:	b113      	cbz	r3, 8012f4e <__kernel_rem_pio2+0x56e>
 8012f48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f4c:	4619      	mov	r1, r3
 8012f4e:	9b01      	ldr	r3, [sp, #4]
 8012f50:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012f54:	e00f      	b.n	8012f76 <__kernel_rem_pio2+0x596>
 8012f56:	ab9a      	add	r3, sp, #616	; 0x268
 8012f58:	441c      	add	r4, r3
 8012f5a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012f5e:	2000      	movs	r0, #0
 8012f60:	2100      	movs	r1, #0
 8012f62:	2d00      	cmp	r5, #0
 8012f64:	da10      	bge.n	8012f88 <__kernel_rem_pio2+0x5a8>
 8012f66:	9b02      	ldr	r3, [sp, #8]
 8012f68:	b113      	cbz	r3, 8012f70 <__kernel_rem_pio2+0x590>
 8012f6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f6e:	4619      	mov	r1, r3
 8012f70:	9b01      	ldr	r3, [sp, #4]
 8012f72:	e9c3 0100 	strd	r0, r1, [r3]
 8012f76:	9b06      	ldr	r3, [sp, #24]
 8012f78:	f003 0007 	and.w	r0, r3, #7
 8012f7c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012f80:	ecbd 8b02 	vpop	{d8}
 8012f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f88:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012f8c:	f7ed f996 	bl	80002bc <__adddf3>
 8012f90:	3d01      	subs	r5, #1
 8012f92:	e7e6      	b.n	8012f62 <__kernel_rem_pio2+0x582>
 8012f94:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012f98:	f7ed f990 	bl	80002bc <__adddf3>
 8012f9c:	3e01      	subs	r6, #1
 8012f9e:	e7bc      	b.n	8012f1a <__kernel_rem_pio2+0x53a>
 8012fa0:	4602      	mov	r2, r0
 8012fa2:	460b      	mov	r3, r1
 8012fa4:	e7c1      	b.n	8012f2a <__kernel_rem_pio2+0x54a>
 8012fa6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012faa:	f7ed f987 	bl	80002bc <__adddf3>
 8012fae:	3401      	adds	r4, #1
 8012fb0:	e7c6      	b.n	8012f40 <__kernel_rem_pio2+0x560>
 8012fb2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012fb6:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012fba:	4640      	mov	r0, r8
 8012fbc:	ec53 2b17 	vmov	r2, r3, d7
 8012fc0:	4649      	mov	r1, r9
 8012fc2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012fc6:	f7ed f979 	bl	80002bc <__adddf3>
 8012fca:	4602      	mov	r2, r0
 8012fcc:	460b      	mov	r3, r1
 8012fce:	4606      	mov	r6, r0
 8012fd0:	460f      	mov	r7, r1
 8012fd2:	4640      	mov	r0, r8
 8012fd4:	4649      	mov	r1, r9
 8012fd6:	f7ed f96f 	bl	80002b8 <__aeabi_dsub>
 8012fda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012fde:	f7ed f96d 	bl	80002bc <__adddf3>
 8012fe2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012fe6:	e9ca 0100 	strd	r0, r1, [sl]
 8012fea:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012fee:	e770      	b.n	8012ed2 <__kernel_rem_pio2+0x4f2>
 8012ff0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012ff4:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012ff8:	4630      	mov	r0, r6
 8012ffa:	ec53 2b17 	vmov	r2, r3, d7
 8012ffe:	4639      	mov	r1, r7
 8013000:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013004:	f7ed f95a 	bl	80002bc <__adddf3>
 8013008:	4602      	mov	r2, r0
 801300a:	460b      	mov	r3, r1
 801300c:	4680      	mov	r8, r0
 801300e:	4689      	mov	r9, r1
 8013010:	4630      	mov	r0, r6
 8013012:	4639      	mov	r1, r7
 8013014:	f7ed f950 	bl	80002b8 <__aeabi_dsub>
 8013018:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801301c:	f7ed f94e 	bl	80002bc <__adddf3>
 8013020:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013024:	e9ca 0100 	strd	r0, r1, [sl]
 8013028:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801302c:	e756      	b.n	8012edc <__kernel_rem_pio2+0x4fc>
 801302e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013032:	f7ed f943 	bl	80002bc <__adddf3>
 8013036:	3d01      	subs	r5, #1
 8013038:	e756      	b.n	8012ee8 <__kernel_rem_pio2+0x508>
 801303a:	9b01      	ldr	r3, [sp, #4]
 801303c:	9a01      	ldr	r2, [sp, #4]
 801303e:	601f      	str	r7, [r3, #0]
 8013040:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8013044:	605c      	str	r4, [r3, #4]
 8013046:	609d      	str	r5, [r3, #8]
 8013048:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801304c:	60d3      	str	r3, [r2, #12]
 801304e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013052:	6110      	str	r0, [r2, #16]
 8013054:	6153      	str	r3, [r2, #20]
 8013056:	e78e      	b.n	8012f76 <__kernel_rem_pio2+0x596>
 8013058:	41700000 	.word	0x41700000
 801305c:	3e700000 	.word	0x3e700000

08013060 <__kernel_sin>:
 8013060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013064:	ec55 4b10 	vmov	r4, r5, d0
 8013068:	b085      	sub	sp, #20
 801306a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801306e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8013072:	ed8d 1b00 	vstr	d1, [sp]
 8013076:	9002      	str	r0, [sp, #8]
 8013078:	da06      	bge.n	8013088 <__kernel_sin+0x28>
 801307a:	ee10 0a10 	vmov	r0, s0
 801307e:	4629      	mov	r1, r5
 8013080:	f7ed fd82 	bl	8000b88 <__aeabi_d2iz>
 8013084:	2800      	cmp	r0, #0
 8013086:	d051      	beq.n	801312c <__kernel_sin+0xcc>
 8013088:	4622      	mov	r2, r4
 801308a:	462b      	mov	r3, r5
 801308c:	4620      	mov	r0, r4
 801308e:	4629      	mov	r1, r5
 8013090:	f7ed faca 	bl	8000628 <__aeabi_dmul>
 8013094:	4682      	mov	sl, r0
 8013096:	468b      	mov	fp, r1
 8013098:	4602      	mov	r2, r0
 801309a:	460b      	mov	r3, r1
 801309c:	4620      	mov	r0, r4
 801309e:	4629      	mov	r1, r5
 80130a0:	f7ed fac2 	bl	8000628 <__aeabi_dmul>
 80130a4:	a341      	add	r3, pc, #260	; (adr r3, 80131ac <__kernel_sin+0x14c>)
 80130a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130aa:	4680      	mov	r8, r0
 80130ac:	4689      	mov	r9, r1
 80130ae:	4650      	mov	r0, sl
 80130b0:	4659      	mov	r1, fp
 80130b2:	f7ed fab9 	bl	8000628 <__aeabi_dmul>
 80130b6:	a33f      	add	r3, pc, #252	; (adr r3, 80131b4 <__kernel_sin+0x154>)
 80130b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130bc:	f7ed f8fc 	bl	80002b8 <__aeabi_dsub>
 80130c0:	4652      	mov	r2, sl
 80130c2:	465b      	mov	r3, fp
 80130c4:	f7ed fab0 	bl	8000628 <__aeabi_dmul>
 80130c8:	a33c      	add	r3, pc, #240	; (adr r3, 80131bc <__kernel_sin+0x15c>)
 80130ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130ce:	f7ed f8f5 	bl	80002bc <__adddf3>
 80130d2:	4652      	mov	r2, sl
 80130d4:	465b      	mov	r3, fp
 80130d6:	f7ed faa7 	bl	8000628 <__aeabi_dmul>
 80130da:	a33a      	add	r3, pc, #232	; (adr r3, 80131c4 <__kernel_sin+0x164>)
 80130dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130e0:	f7ed f8ea 	bl	80002b8 <__aeabi_dsub>
 80130e4:	4652      	mov	r2, sl
 80130e6:	465b      	mov	r3, fp
 80130e8:	f7ed fa9e 	bl	8000628 <__aeabi_dmul>
 80130ec:	a337      	add	r3, pc, #220	; (adr r3, 80131cc <__kernel_sin+0x16c>)
 80130ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130f2:	f7ed f8e3 	bl	80002bc <__adddf3>
 80130f6:	9b02      	ldr	r3, [sp, #8]
 80130f8:	4606      	mov	r6, r0
 80130fa:	460f      	mov	r7, r1
 80130fc:	b9db      	cbnz	r3, 8013136 <__kernel_sin+0xd6>
 80130fe:	4602      	mov	r2, r0
 8013100:	460b      	mov	r3, r1
 8013102:	4650      	mov	r0, sl
 8013104:	4659      	mov	r1, fp
 8013106:	f7ed fa8f 	bl	8000628 <__aeabi_dmul>
 801310a:	a325      	add	r3, pc, #148	; (adr r3, 80131a0 <__kernel_sin+0x140>)
 801310c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013110:	f7ed f8d2 	bl	80002b8 <__aeabi_dsub>
 8013114:	4642      	mov	r2, r8
 8013116:	464b      	mov	r3, r9
 8013118:	f7ed fa86 	bl	8000628 <__aeabi_dmul>
 801311c:	4602      	mov	r2, r0
 801311e:	460b      	mov	r3, r1
 8013120:	4620      	mov	r0, r4
 8013122:	4629      	mov	r1, r5
 8013124:	f7ed f8ca 	bl	80002bc <__adddf3>
 8013128:	4604      	mov	r4, r0
 801312a:	460d      	mov	r5, r1
 801312c:	ec45 4b10 	vmov	d0, r4, r5
 8013130:	b005      	add	sp, #20
 8013132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013136:	2200      	movs	r2, #0
 8013138:	4b1b      	ldr	r3, [pc, #108]	; (80131a8 <__kernel_sin+0x148>)
 801313a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801313e:	f7ed fa73 	bl	8000628 <__aeabi_dmul>
 8013142:	4632      	mov	r2, r6
 8013144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013148:	463b      	mov	r3, r7
 801314a:	4640      	mov	r0, r8
 801314c:	4649      	mov	r1, r9
 801314e:	f7ed fa6b 	bl	8000628 <__aeabi_dmul>
 8013152:	4602      	mov	r2, r0
 8013154:	460b      	mov	r3, r1
 8013156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801315a:	f7ed f8ad 	bl	80002b8 <__aeabi_dsub>
 801315e:	4652      	mov	r2, sl
 8013160:	465b      	mov	r3, fp
 8013162:	f7ed fa61 	bl	8000628 <__aeabi_dmul>
 8013166:	e9dd 2300 	ldrd	r2, r3, [sp]
 801316a:	f7ed f8a5 	bl	80002b8 <__aeabi_dsub>
 801316e:	a30c      	add	r3, pc, #48	; (adr r3, 80131a0 <__kernel_sin+0x140>)
 8013170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013174:	4606      	mov	r6, r0
 8013176:	460f      	mov	r7, r1
 8013178:	4640      	mov	r0, r8
 801317a:	4649      	mov	r1, r9
 801317c:	f7ed fa54 	bl	8000628 <__aeabi_dmul>
 8013180:	4602      	mov	r2, r0
 8013182:	460b      	mov	r3, r1
 8013184:	4630      	mov	r0, r6
 8013186:	4639      	mov	r1, r7
 8013188:	f7ed f898 	bl	80002bc <__adddf3>
 801318c:	4602      	mov	r2, r0
 801318e:	460b      	mov	r3, r1
 8013190:	4620      	mov	r0, r4
 8013192:	4629      	mov	r1, r5
 8013194:	f7ed f890 	bl	80002b8 <__aeabi_dsub>
 8013198:	e7c6      	b.n	8013128 <__kernel_sin+0xc8>
 801319a:	bf00      	nop
 801319c:	f3af 8000 	nop.w
 80131a0:	55555549 	.word	0x55555549
 80131a4:	3fc55555 	.word	0x3fc55555
 80131a8:	3fe00000 	.word	0x3fe00000
 80131ac:	5acfd57c 	.word	0x5acfd57c
 80131b0:	3de5d93a 	.word	0x3de5d93a
 80131b4:	8a2b9ceb 	.word	0x8a2b9ceb
 80131b8:	3e5ae5e6 	.word	0x3e5ae5e6
 80131bc:	57b1fe7d 	.word	0x57b1fe7d
 80131c0:	3ec71de3 	.word	0x3ec71de3
 80131c4:	19c161d5 	.word	0x19c161d5
 80131c8:	3f2a01a0 	.word	0x3f2a01a0
 80131cc:	1110f8a6 	.word	0x1110f8a6
 80131d0:	3f811111 	.word	0x3f811111

080131d4 <fabs>:
 80131d4:	ec51 0b10 	vmov	r0, r1, d0
 80131d8:	ee10 2a10 	vmov	r2, s0
 80131dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80131e0:	ec43 2b10 	vmov	d0, r2, r3
 80131e4:	4770      	bx	lr
	...

080131e8 <floor>:
 80131e8:	ec51 0b10 	vmov	r0, r1, d0
 80131ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80131f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80131f8:	2e13      	cmp	r6, #19
 80131fa:	460c      	mov	r4, r1
 80131fc:	ee10 5a10 	vmov	r5, s0
 8013200:	4680      	mov	r8, r0
 8013202:	dc34      	bgt.n	801326e <floor+0x86>
 8013204:	2e00      	cmp	r6, #0
 8013206:	da16      	bge.n	8013236 <floor+0x4e>
 8013208:	a335      	add	r3, pc, #212	; (adr r3, 80132e0 <floor+0xf8>)
 801320a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801320e:	f7ed f855 	bl	80002bc <__adddf3>
 8013212:	2200      	movs	r2, #0
 8013214:	2300      	movs	r3, #0
 8013216:	f7ed fc97 	bl	8000b48 <__aeabi_dcmpgt>
 801321a:	b148      	cbz	r0, 8013230 <floor+0x48>
 801321c:	2c00      	cmp	r4, #0
 801321e:	da59      	bge.n	80132d4 <floor+0xec>
 8013220:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013224:	4a30      	ldr	r2, [pc, #192]	; (80132e8 <floor+0x100>)
 8013226:	432b      	orrs	r3, r5
 8013228:	2500      	movs	r5, #0
 801322a:	42ab      	cmp	r3, r5
 801322c:	bf18      	it	ne
 801322e:	4614      	movne	r4, r2
 8013230:	4621      	mov	r1, r4
 8013232:	4628      	mov	r0, r5
 8013234:	e025      	b.n	8013282 <floor+0x9a>
 8013236:	4f2d      	ldr	r7, [pc, #180]	; (80132ec <floor+0x104>)
 8013238:	4137      	asrs	r7, r6
 801323a:	ea01 0307 	and.w	r3, r1, r7
 801323e:	4303      	orrs	r3, r0
 8013240:	d01f      	beq.n	8013282 <floor+0x9a>
 8013242:	a327      	add	r3, pc, #156	; (adr r3, 80132e0 <floor+0xf8>)
 8013244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013248:	f7ed f838 	bl	80002bc <__adddf3>
 801324c:	2200      	movs	r2, #0
 801324e:	2300      	movs	r3, #0
 8013250:	f7ed fc7a 	bl	8000b48 <__aeabi_dcmpgt>
 8013254:	2800      	cmp	r0, #0
 8013256:	d0eb      	beq.n	8013230 <floor+0x48>
 8013258:	2c00      	cmp	r4, #0
 801325a:	bfbe      	ittt	lt
 801325c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013260:	fa43 f606 	asrlt.w	r6, r3, r6
 8013264:	19a4      	addlt	r4, r4, r6
 8013266:	ea24 0407 	bic.w	r4, r4, r7
 801326a:	2500      	movs	r5, #0
 801326c:	e7e0      	b.n	8013230 <floor+0x48>
 801326e:	2e33      	cmp	r6, #51	; 0x33
 8013270:	dd0b      	ble.n	801328a <floor+0xa2>
 8013272:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013276:	d104      	bne.n	8013282 <floor+0x9a>
 8013278:	ee10 2a10 	vmov	r2, s0
 801327c:	460b      	mov	r3, r1
 801327e:	f7ed f81d 	bl	80002bc <__adddf3>
 8013282:	ec41 0b10 	vmov	d0, r0, r1
 8013286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801328a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801328e:	f04f 33ff 	mov.w	r3, #4294967295
 8013292:	fa23 f707 	lsr.w	r7, r3, r7
 8013296:	4207      	tst	r7, r0
 8013298:	d0f3      	beq.n	8013282 <floor+0x9a>
 801329a:	a311      	add	r3, pc, #68	; (adr r3, 80132e0 <floor+0xf8>)
 801329c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132a0:	f7ed f80c 	bl	80002bc <__adddf3>
 80132a4:	2200      	movs	r2, #0
 80132a6:	2300      	movs	r3, #0
 80132a8:	f7ed fc4e 	bl	8000b48 <__aeabi_dcmpgt>
 80132ac:	2800      	cmp	r0, #0
 80132ae:	d0bf      	beq.n	8013230 <floor+0x48>
 80132b0:	2c00      	cmp	r4, #0
 80132b2:	da02      	bge.n	80132ba <floor+0xd2>
 80132b4:	2e14      	cmp	r6, #20
 80132b6:	d103      	bne.n	80132c0 <floor+0xd8>
 80132b8:	3401      	adds	r4, #1
 80132ba:	ea25 0507 	bic.w	r5, r5, r7
 80132be:	e7b7      	b.n	8013230 <floor+0x48>
 80132c0:	2301      	movs	r3, #1
 80132c2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80132c6:	fa03 f606 	lsl.w	r6, r3, r6
 80132ca:	4435      	add	r5, r6
 80132cc:	4545      	cmp	r5, r8
 80132ce:	bf38      	it	cc
 80132d0:	18e4      	addcc	r4, r4, r3
 80132d2:	e7f2      	b.n	80132ba <floor+0xd2>
 80132d4:	2500      	movs	r5, #0
 80132d6:	462c      	mov	r4, r5
 80132d8:	e7aa      	b.n	8013230 <floor+0x48>
 80132da:	bf00      	nop
 80132dc:	f3af 8000 	nop.w
 80132e0:	8800759c 	.word	0x8800759c
 80132e4:	7e37e43c 	.word	0x7e37e43c
 80132e8:	bff00000 	.word	0xbff00000
 80132ec:	000fffff 	.word	0x000fffff

080132f0 <scalbn>:
 80132f0:	b570      	push	{r4, r5, r6, lr}
 80132f2:	ec55 4b10 	vmov	r4, r5, d0
 80132f6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80132fa:	4606      	mov	r6, r0
 80132fc:	462b      	mov	r3, r5
 80132fe:	b9aa      	cbnz	r2, 801332c <scalbn+0x3c>
 8013300:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013304:	4323      	orrs	r3, r4
 8013306:	d03b      	beq.n	8013380 <scalbn+0x90>
 8013308:	4b31      	ldr	r3, [pc, #196]	; (80133d0 <scalbn+0xe0>)
 801330a:	4629      	mov	r1, r5
 801330c:	2200      	movs	r2, #0
 801330e:	ee10 0a10 	vmov	r0, s0
 8013312:	f7ed f989 	bl	8000628 <__aeabi_dmul>
 8013316:	4b2f      	ldr	r3, [pc, #188]	; (80133d4 <scalbn+0xe4>)
 8013318:	429e      	cmp	r6, r3
 801331a:	4604      	mov	r4, r0
 801331c:	460d      	mov	r5, r1
 801331e:	da12      	bge.n	8013346 <scalbn+0x56>
 8013320:	a327      	add	r3, pc, #156	; (adr r3, 80133c0 <scalbn+0xd0>)
 8013322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013326:	f7ed f97f 	bl	8000628 <__aeabi_dmul>
 801332a:	e009      	b.n	8013340 <scalbn+0x50>
 801332c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013330:	428a      	cmp	r2, r1
 8013332:	d10c      	bne.n	801334e <scalbn+0x5e>
 8013334:	ee10 2a10 	vmov	r2, s0
 8013338:	4620      	mov	r0, r4
 801333a:	4629      	mov	r1, r5
 801333c:	f7ec ffbe 	bl	80002bc <__adddf3>
 8013340:	4604      	mov	r4, r0
 8013342:	460d      	mov	r5, r1
 8013344:	e01c      	b.n	8013380 <scalbn+0x90>
 8013346:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801334a:	460b      	mov	r3, r1
 801334c:	3a36      	subs	r2, #54	; 0x36
 801334e:	4432      	add	r2, r6
 8013350:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013354:	428a      	cmp	r2, r1
 8013356:	dd0b      	ble.n	8013370 <scalbn+0x80>
 8013358:	ec45 4b11 	vmov	d1, r4, r5
 801335c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80133c8 <scalbn+0xd8>
 8013360:	f000 f83c 	bl	80133dc <copysign>
 8013364:	a318      	add	r3, pc, #96	; (adr r3, 80133c8 <scalbn+0xd8>)
 8013366:	e9d3 2300 	ldrd	r2, r3, [r3]
 801336a:	ec51 0b10 	vmov	r0, r1, d0
 801336e:	e7da      	b.n	8013326 <scalbn+0x36>
 8013370:	2a00      	cmp	r2, #0
 8013372:	dd08      	ble.n	8013386 <scalbn+0x96>
 8013374:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013378:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801337c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013380:	ec45 4b10 	vmov	d0, r4, r5
 8013384:	bd70      	pop	{r4, r5, r6, pc}
 8013386:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801338a:	da0d      	bge.n	80133a8 <scalbn+0xb8>
 801338c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013390:	429e      	cmp	r6, r3
 8013392:	ec45 4b11 	vmov	d1, r4, r5
 8013396:	dce1      	bgt.n	801335c <scalbn+0x6c>
 8013398:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80133c0 <scalbn+0xd0>
 801339c:	f000 f81e 	bl	80133dc <copysign>
 80133a0:	a307      	add	r3, pc, #28	; (adr r3, 80133c0 <scalbn+0xd0>)
 80133a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133a6:	e7e0      	b.n	801336a <scalbn+0x7a>
 80133a8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80133ac:	3236      	adds	r2, #54	; 0x36
 80133ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80133b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80133b6:	4620      	mov	r0, r4
 80133b8:	4629      	mov	r1, r5
 80133ba:	2200      	movs	r2, #0
 80133bc:	4b06      	ldr	r3, [pc, #24]	; (80133d8 <scalbn+0xe8>)
 80133be:	e7b2      	b.n	8013326 <scalbn+0x36>
 80133c0:	c2f8f359 	.word	0xc2f8f359
 80133c4:	01a56e1f 	.word	0x01a56e1f
 80133c8:	8800759c 	.word	0x8800759c
 80133cc:	7e37e43c 	.word	0x7e37e43c
 80133d0:	43500000 	.word	0x43500000
 80133d4:	ffff3cb0 	.word	0xffff3cb0
 80133d8:	3c900000 	.word	0x3c900000

080133dc <copysign>:
 80133dc:	ec51 0b10 	vmov	r0, r1, d0
 80133e0:	ee11 0a90 	vmov	r0, s3
 80133e4:	ee10 2a10 	vmov	r2, s0
 80133e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80133ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80133f0:	ea41 0300 	orr.w	r3, r1, r0
 80133f4:	ec43 2b10 	vmov	d0, r2, r3
 80133f8:	4770      	bx	lr
	...

080133fc <__errno>:
 80133fc:	4b01      	ldr	r3, [pc, #4]	; (8013404 <__errno+0x8>)
 80133fe:	6818      	ldr	r0, [r3, #0]
 8013400:	4770      	bx	lr
 8013402:	bf00      	nop
 8013404:	2000000c 	.word	0x2000000c

08013408 <__libc_init_array>:
 8013408:	b570      	push	{r4, r5, r6, lr}
 801340a:	4e0d      	ldr	r6, [pc, #52]	; (8013440 <__libc_init_array+0x38>)
 801340c:	4c0d      	ldr	r4, [pc, #52]	; (8013444 <__libc_init_array+0x3c>)
 801340e:	1ba4      	subs	r4, r4, r6
 8013410:	10a4      	asrs	r4, r4, #2
 8013412:	2500      	movs	r5, #0
 8013414:	42a5      	cmp	r5, r4
 8013416:	d109      	bne.n	801342c <__libc_init_array+0x24>
 8013418:	4e0b      	ldr	r6, [pc, #44]	; (8013448 <__libc_init_array+0x40>)
 801341a:	4c0c      	ldr	r4, [pc, #48]	; (801344c <__libc_init_array+0x44>)
 801341c:	f004 f9e8 	bl	80177f0 <_init>
 8013420:	1ba4      	subs	r4, r4, r6
 8013422:	10a4      	asrs	r4, r4, #2
 8013424:	2500      	movs	r5, #0
 8013426:	42a5      	cmp	r5, r4
 8013428:	d105      	bne.n	8013436 <__libc_init_array+0x2e>
 801342a:	bd70      	pop	{r4, r5, r6, pc}
 801342c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013430:	4798      	blx	r3
 8013432:	3501      	adds	r5, #1
 8013434:	e7ee      	b.n	8013414 <__libc_init_array+0xc>
 8013436:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801343a:	4798      	blx	r3
 801343c:	3501      	adds	r5, #1
 801343e:	e7f2      	b.n	8013426 <__libc_init_array+0x1e>
 8013440:	080182f4 	.word	0x080182f4
 8013444:	080182f4 	.word	0x080182f4
 8013448:	080182f4 	.word	0x080182f4
 801344c:	080182fc 	.word	0x080182fc

08013450 <memcpy>:
 8013450:	b510      	push	{r4, lr}
 8013452:	1e43      	subs	r3, r0, #1
 8013454:	440a      	add	r2, r1
 8013456:	4291      	cmp	r1, r2
 8013458:	d100      	bne.n	801345c <memcpy+0xc>
 801345a:	bd10      	pop	{r4, pc}
 801345c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013460:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013464:	e7f7      	b.n	8013456 <memcpy+0x6>

08013466 <memset>:
 8013466:	4402      	add	r2, r0
 8013468:	4603      	mov	r3, r0
 801346a:	4293      	cmp	r3, r2
 801346c:	d100      	bne.n	8013470 <memset+0xa>
 801346e:	4770      	bx	lr
 8013470:	f803 1b01 	strb.w	r1, [r3], #1
 8013474:	e7f9      	b.n	801346a <memset+0x4>

08013476 <__cvt>:
 8013476:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801347a:	ec55 4b10 	vmov	r4, r5, d0
 801347e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013480:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013484:	2d00      	cmp	r5, #0
 8013486:	460e      	mov	r6, r1
 8013488:	4691      	mov	r9, r2
 801348a:	4619      	mov	r1, r3
 801348c:	bfb8      	it	lt
 801348e:	4622      	movlt	r2, r4
 8013490:	462b      	mov	r3, r5
 8013492:	f027 0720 	bic.w	r7, r7, #32
 8013496:	bfbb      	ittet	lt
 8013498:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801349c:	461d      	movlt	r5, r3
 801349e:	2300      	movge	r3, #0
 80134a0:	232d      	movlt	r3, #45	; 0x2d
 80134a2:	bfb8      	it	lt
 80134a4:	4614      	movlt	r4, r2
 80134a6:	2f46      	cmp	r7, #70	; 0x46
 80134a8:	700b      	strb	r3, [r1, #0]
 80134aa:	d004      	beq.n	80134b6 <__cvt+0x40>
 80134ac:	2f45      	cmp	r7, #69	; 0x45
 80134ae:	d100      	bne.n	80134b2 <__cvt+0x3c>
 80134b0:	3601      	adds	r6, #1
 80134b2:	2102      	movs	r1, #2
 80134b4:	e000      	b.n	80134b8 <__cvt+0x42>
 80134b6:	2103      	movs	r1, #3
 80134b8:	ab03      	add	r3, sp, #12
 80134ba:	9301      	str	r3, [sp, #4]
 80134bc:	ab02      	add	r3, sp, #8
 80134be:	9300      	str	r3, [sp, #0]
 80134c0:	4632      	mov	r2, r6
 80134c2:	4653      	mov	r3, sl
 80134c4:	ec45 4b10 	vmov	d0, r4, r5
 80134c8:	f001 fdfe 	bl	80150c8 <_dtoa_r>
 80134cc:	2f47      	cmp	r7, #71	; 0x47
 80134ce:	4680      	mov	r8, r0
 80134d0:	d102      	bne.n	80134d8 <__cvt+0x62>
 80134d2:	f019 0f01 	tst.w	r9, #1
 80134d6:	d026      	beq.n	8013526 <__cvt+0xb0>
 80134d8:	2f46      	cmp	r7, #70	; 0x46
 80134da:	eb08 0906 	add.w	r9, r8, r6
 80134de:	d111      	bne.n	8013504 <__cvt+0x8e>
 80134e0:	f898 3000 	ldrb.w	r3, [r8]
 80134e4:	2b30      	cmp	r3, #48	; 0x30
 80134e6:	d10a      	bne.n	80134fe <__cvt+0x88>
 80134e8:	2200      	movs	r2, #0
 80134ea:	2300      	movs	r3, #0
 80134ec:	4620      	mov	r0, r4
 80134ee:	4629      	mov	r1, r5
 80134f0:	f7ed fb02 	bl	8000af8 <__aeabi_dcmpeq>
 80134f4:	b918      	cbnz	r0, 80134fe <__cvt+0x88>
 80134f6:	f1c6 0601 	rsb	r6, r6, #1
 80134fa:	f8ca 6000 	str.w	r6, [sl]
 80134fe:	f8da 3000 	ldr.w	r3, [sl]
 8013502:	4499      	add	r9, r3
 8013504:	2200      	movs	r2, #0
 8013506:	2300      	movs	r3, #0
 8013508:	4620      	mov	r0, r4
 801350a:	4629      	mov	r1, r5
 801350c:	f7ed faf4 	bl	8000af8 <__aeabi_dcmpeq>
 8013510:	b938      	cbnz	r0, 8013522 <__cvt+0xac>
 8013512:	2230      	movs	r2, #48	; 0x30
 8013514:	9b03      	ldr	r3, [sp, #12]
 8013516:	454b      	cmp	r3, r9
 8013518:	d205      	bcs.n	8013526 <__cvt+0xb0>
 801351a:	1c59      	adds	r1, r3, #1
 801351c:	9103      	str	r1, [sp, #12]
 801351e:	701a      	strb	r2, [r3, #0]
 8013520:	e7f8      	b.n	8013514 <__cvt+0x9e>
 8013522:	f8cd 900c 	str.w	r9, [sp, #12]
 8013526:	9b03      	ldr	r3, [sp, #12]
 8013528:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801352a:	eba3 0308 	sub.w	r3, r3, r8
 801352e:	4640      	mov	r0, r8
 8013530:	6013      	str	r3, [r2, #0]
 8013532:	b004      	add	sp, #16
 8013534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013538 <__exponent>:
 8013538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801353a:	2900      	cmp	r1, #0
 801353c:	4604      	mov	r4, r0
 801353e:	bfba      	itte	lt
 8013540:	4249      	neglt	r1, r1
 8013542:	232d      	movlt	r3, #45	; 0x2d
 8013544:	232b      	movge	r3, #43	; 0x2b
 8013546:	2909      	cmp	r1, #9
 8013548:	f804 2b02 	strb.w	r2, [r4], #2
 801354c:	7043      	strb	r3, [r0, #1]
 801354e:	dd20      	ble.n	8013592 <__exponent+0x5a>
 8013550:	f10d 0307 	add.w	r3, sp, #7
 8013554:	461f      	mov	r7, r3
 8013556:	260a      	movs	r6, #10
 8013558:	fb91 f5f6 	sdiv	r5, r1, r6
 801355c:	fb06 1115 	mls	r1, r6, r5, r1
 8013560:	3130      	adds	r1, #48	; 0x30
 8013562:	2d09      	cmp	r5, #9
 8013564:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013568:	f103 32ff 	add.w	r2, r3, #4294967295
 801356c:	4629      	mov	r1, r5
 801356e:	dc09      	bgt.n	8013584 <__exponent+0x4c>
 8013570:	3130      	adds	r1, #48	; 0x30
 8013572:	3b02      	subs	r3, #2
 8013574:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013578:	42bb      	cmp	r3, r7
 801357a:	4622      	mov	r2, r4
 801357c:	d304      	bcc.n	8013588 <__exponent+0x50>
 801357e:	1a10      	subs	r0, r2, r0
 8013580:	b003      	add	sp, #12
 8013582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013584:	4613      	mov	r3, r2
 8013586:	e7e7      	b.n	8013558 <__exponent+0x20>
 8013588:	f813 2b01 	ldrb.w	r2, [r3], #1
 801358c:	f804 2b01 	strb.w	r2, [r4], #1
 8013590:	e7f2      	b.n	8013578 <__exponent+0x40>
 8013592:	2330      	movs	r3, #48	; 0x30
 8013594:	4419      	add	r1, r3
 8013596:	7083      	strb	r3, [r0, #2]
 8013598:	1d02      	adds	r2, r0, #4
 801359a:	70c1      	strb	r1, [r0, #3]
 801359c:	e7ef      	b.n	801357e <__exponent+0x46>
	...

080135a0 <_printf_float>:
 80135a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135a4:	b08d      	sub	sp, #52	; 0x34
 80135a6:	460c      	mov	r4, r1
 80135a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80135ac:	4616      	mov	r6, r2
 80135ae:	461f      	mov	r7, r3
 80135b0:	4605      	mov	r5, r0
 80135b2:	f002 fe7b 	bl	80162ac <_localeconv_r>
 80135b6:	6803      	ldr	r3, [r0, #0]
 80135b8:	9304      	str	r3, [sp, #16]
 80135ba:	4618      	mov	r0, r3
 80135bc:	f7ec fe20 	bl	8000200 <strlen>
 80135c0:	2300      	movs	r3, #0
 80135c2:	930a      	str	r3, [sp, #40]	; 0x28
 80135c4:	f8d8 3000 	ldr.w	r3, [r8]
 80135c8:	9005      	str	r0, [sp, #20]
 80135ca:	3307      	adds	r3, #7
 80135cc:	f023 0307 	bic.w	r3, r3, #7
 80135d0:	f103 0208 	add.w	r2, r3, #8
 80135d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80135d8:	f8d4 b000 	ldr.w	fp, [r4]
 80135dc:	f8c8 2000 	str.w	r2, [r8]
 80135e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135e4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80135e8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80135ec:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80135f0:	9307      	str	r3, [sp, #28]
 80135f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80135f6:	f04f 32ff 	mov.w	r2, #4294967295
 80135fa:	4ba7      	ldr	r3, [pc, #668]	; (8013898 <_printf_float+0x2f8>)
 80135fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013600:	f7ed faac 	bl	8000b5c <__aeabi_dcmpun>
 8013604:	bb70      	cbnz	r0, 8013664 <_printf_float+0xc4>
 8013606:	f04f 32ff 	mov.w	r2, #4294967295
 801360a:	4ba3      	ldr	r3, [pc, #652]	; (8013898 <_printf_float+0x2f8>)
 801360c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013610:	f7ed fa86 	bl	8000b20 <__aeabi_dcmple>
 8013614:	bb30      	cbnz	r0, 8013664 <_printf_float+0xc4>
 8013616:	2200      	movs	r2, #0
 8013618:	2300      	movs	r3, #0
 801361a:	4640      	mov	r0, r8
 801361c:	4649      	mov	r1, r9
 801361e:	f7ed fa75 	bl	8000b0c <__aeabi_dcmplt>
 8013622:	b110      	cbz	r0, 801362a <_printf_float+0x8a>
 8013624:	232d      	movs	r3, #45	; 0x2d
 8013626:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801362a:	4a9c      	ldr	r2, [pc, #624]	; (801389c <_printf_float+0x2fc>)
 801362c:	4b9c      	ldr	r3, [pc, #624]	; (80138a0 <_printf_float+0x300>)
 801362e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013632:	bf8c      	ite	hi
 8013634:	4690      	movhi	r8, r2
 8013636:	4698      	movls	r8, r3
 8013638:	2303      	movs	r3, #3
 801363a:	f02b 0204 	bic.w	r2, fp, #4
 801363e:	6123      	str	r3, [r4, #16]
 8013640:	6022      	str	r2, [r4, #0]
 8013642:	f04f 0900 	mov.w	r9, #0
 8013646:	9700      	str	r7, [sp, #0]
 8013648:	4633      	mov	r3, r6
 801364a:	aa0b      	add	r2, sp, #44	; 0x2c
 801364c:	4621      	mov	r1, r4
 801364e:	4628      	mov	r0, r5
 8013650:	f000 f9e6 	bl	8013a20 <_printf_common>
 8013654:	3001      	adds	r0, #1
 8013656:	f040 808d 	bne.w	8013774 <_printf_float+0x1d4>
 801365a:	f04f 30ff 	mov.w	r0, #4294967295
 801365e:	b00d      	add	sp, #52	; 0x34
 8013660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013664:	4642      	mov	r2, r8
 8013666:	464b      	mov	r3, r9
 8013668:	4640      	mov	r0, r8
 801366a:	4649      	mov	r1, r9
 801366c:	f7ed fa76 	bl	8000b5c <__aeabi_dcmpun>
 8013670:	b110      	cbz	r0, 8013678 <_printf_float+0xd8>
 8013672:	4a8c      	ldr	r2, [pc, #560]	; (80138a4 <_printf_float+0x304>)
 8013674:	4b8c      	ldr	r3, [pc, #560]	; (80138a8 <_printf_float+0x308>)
 8013676:	e7da      	b.n	801362e <_printf_float+0x8e>
 8013678:	6861      	ldr	r1, [r4, #4]
 801367a:	1c4b      	adds	r3, r1, #1
 801367c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8013680:	a80a      	add	r0, sp, #40	; 0x28
 8013682:	d13e      	bne.n	8013702 <_printf_float+0x162>
 8013684:	2306      	movs	r3, #6
 8013686:	6063      	str	r3, [r4, #4]
 8013688:	2300      	movs	r3, #0
 801368a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801368e:	ab09      	add	r3, sp, #36	; 0x24
 8013690:	9300      	str	r3, [sp, #0]
 8013692:	ec49 8b10 	vmov	d0, r8, r9
 8013696:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801369a:	6022      	str	r2, [r4, #0]
 801369c:	f8cd a004 	str.w	sl, [sp, #4]
 80136a0:	6861      	ldr	r1, [r4, #4]
 80136a2:	4628      	mov	r0, r5
 80136a4:	f7ff fee7 	bl	8013476 <__cvt>
 80136a8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80136ac:	2b47      	cmp	r3, #71	; 0x47
 80136ae:	4680      	mov	r8, r0
 80136b0:	d109      	bne.n	80136c6 <_printf_float+0x126>
 80136b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80136b4:	1cd8      	adds	r0, r3, #3
 80136b6:	db02      	blt.n	80136be <_printf_float+0x11e>
 80136b8:	6862      	ldr	r2, [r4, #4]
 80136ba:	4293      	cmp	r3, r2
 80136bc:	dd47      	ble.n	801374e <_printf_float+0x1ae>
 80136be:	f1aa 0a02 	sub.w	sl, sl, #2
 80136c2:	fa5f fa8a 	uxtb.w	sl, sl
 80136c6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80136ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80136cc:	d824      	bhi.n	8013718 <_printf_float+0x178>
 80136ce:	3901      	subs	r1, #1
 80136d0:	4652      	mov	r2, sl
 80136d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80136d6:	9109      	str	r1, [sp, #36]	; 0x24
 80136d8:	f7ff ff2e 	bl	8013538 <__exponent>
 80136dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80136de:	1813      	adds	r3, r2, r0
 80136e0:	2a01      	cmp	r2, #1
 80136e2:	4681      	mov	r9, r0
 80136e4:	6123      	str	r3, [r4, #16]
 80136e6:	dc02      	bgt.n	80136ee <_printf_float+0x14e>
 80136e8:	6822      	ldr	r2, [r4, #0]
 80136ea:	07d1      	lsls	r1, r2, #31
 80136ec:	d501      	bpl.n	80136f2 <_printf_float+0x152>
 80136ee:	3301      	adds	r3, #1
 80136f0:	6123      	str	r3, [r4, #16]
 80136f2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d0a5      	beq.n	8013646 <_printf_float+0xa6>
 80136fa:	232d      	movs	r3, #45	; 0x2d
 80136fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013700:	e7a1      	b.n	8013646 <_printf_float+0xa6>
 8013702:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8013706:	f000 8177 	beq.w	80139f8 <_printf_float+0x458>
 801370a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801370e:	d1bb      	bne.n	8013688 <_printf_float+0xe8>
 8013710:	2900      	cmp	r1, #0
 8013712:	d1b9      	bne.n	8013688 <_printf_float+0xe8>
 8013714:	2301      	movs	r3, #1
 8013716:	e7b6      	b.n	8013686 <_printf_float+0xe6>
 8013718:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801371c:	d119      	bne.n	8013752 <_printf_float+0x1b2>
 801371e:	2900      	cmp	r1, #0
 8013720:	6863      	ldr	r3, [r4, #4]
 8013722:	dd0c      	ble.n	801373e <_printf_float+0x19e>
 8013724:	6121      	str	r1, [r4, #16]
 8013726:	b913      	cbnz	r3, 801372e <_printf_float+0x18e>
 8013728:	6822      	ldr	r2, [r4, #0]
 801372a:	07d2      	lsls	r2, r2, #31
 801372c:	d502      	bpl.n	8013734 <_printf_float+0x194>
 801372e:	3301      	adds	r3, #1
 8013730:	440b      	add	r3, r1
 8013732:	6123      	str	r3, [r4, #16]
 8013734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013736:	65a3      	str	r3, [r4, #88]	; 0x58
 8013738:	f04f 0900 	mov.w	r9, #0
 801373c:	e7d9      	b.n	80136f2 <_printf_float+0x152>
 801373e:	b913      	cbnz	r3, 8013746 <_printf_float+0x1a6>
 8013740:	6822      	ldr	r2, [r4, #0]
 8013742:	07d0      	lsls	r0, r2, #31
 8013744:	d501      	bpl.n	801374a <_printf_float+0x1aa>
 8013746:	3302      	adds	r3, #2
 8013748:	e7f3      	b.n	8013732 <_printf_float+0x192>
 801374a:	2301      	movs	r3, #1
 801374c:	e7f1      	b.n	8013732 <_printf_float+0x192>
 801374e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8013752:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013756:	4293      	cmp	r3, r2
 8013758:	db05      	blt.n	8013766 <_printf_float+0x1c6>
 801375a:	6822      	ldr	r2, [r4, #0]
 801375c:	6123      	str	r3, [r4, #16]
 801375e:	07d1      	lsls	r1, r2, #31
 8013760:	d5e8      	bpl.n	8013734 <_printf_float+0x194>
 8013762:	3301      	adds	r3, #1
 8013764:	e7e5      	b.n	8013732 <_printf_float+0x192>
 8013766:	2b00      	cmp	r3, #0
 8013768:	bfd4      	ite	le
 801376a:	f1c3 0302 	rsble	r3, r3, #2
 801376e:	2301      	movgt	r3, #1
 8013770:	4413      	add	r3, r2
 8013772:	e7de      	b.n	8013732 <_printf_float+0x192>
 8013774:	6823      	ldr	r3, [r4, #0]
 8013776:	055a      	lsls	r2, r3, #21
 8013778:	d407      	bmi.n	801378a <_printf_float+0x1ea>
 801377a:	6923      	ldr	r3, [r4, #16]
 801377c:	4642      	mov	r2, r8
 801377e:	4631      	mov	r1, r6
 8013780:	4628      	mov	r0, r5
 8013782:	47b8      	blx	r7
 8013784:	3001      	adds	r0, #1
 8013786:	d12b      	bne.n	80137e0 <_printf_float+0x240>
 8013788:	e767      	b.n	801365a <_printf_float+0xba>
 801378a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801378e:	f240 80dc 	bls.w	801394a <_printf_float+0x3aa>
 8013792:	2200      	movs	r2, #0
 8013794:	2300      	movs	r3, #0
 8013796:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801379a:	f7ed f9ad 	bl	8000af8 <__aeabi_dcmpeq>
 801379e:	2800      	cmp	r0, #0
 80137a0:	d033      	beq.n	801380a <_printf_float+0x26a>
 80137a2:	2301      	movs	r3, #1
 80137a4:	4a41      	ldr	r2, [pc, #260]	; (80138ac <_printf_float+0x30c>)
 80137a6:	4631      	mov	r1, r6
 80137a8:	4628      	mov	r0, r5
 80137aa:	47b8      	blx	r7
 80137ac:	3001      	adds	r0, #1
 80137ae:	f43f af54 	beq.w	801365a <_printf_float+0xba>
 80137b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80137b6:	429a      	cmp	r2, r3
 80137b8:	db02      	blt.n	80137c0 <_printf_float+0x220>
 80137ba:	6823      	ldr	r3, [r4, #0]
 80137bc:	07d8      	lsls	r0, r3, #31
 80137be:	d50f      	bpl.n	80137e0 <_printf_float+0x240>
 80137c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80137c4:	4631      	mov	r1, r6
 80137c6:	4628      	mov	r0, r5
 80137c8:	47b8      	blx	r7
 80137ca:	3001      	adds	r0, #1
 80137cc:	f43f af45 	beq.w	801365a <_printf_float+0xba>
 80137d0:	f04f 0800 	mov.w	r8, #0
 80137d4:	f104 091a 	add.w	r9, r4, #26
 80137d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137da:	3b01      	subs	r3, #1
 80137dc:	4543      	cmp	r3, r8
 80137de:	dc09      	bgt.n	80137f4 <_printf_float+0x254>
 80137e0:	6823      	ldr	r3, [r4, #0]
 80137e2:	079b      	lsls	r3, r3, #30
 80137e4:	f100 8103 	bmi.w	80139ee <_printf_float+0x44e>
 80137e8:	68e0      	ldr	r0, [r4, #12]
 80137ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80137ec:	4298      	cmp	r0, r3
 80137ee:	bfb8      	it	lt
 80137f0:	4618      	movlt	r0, r3
 80137f2:	e734      	b.n	801365e <_printf_float+0xbe>
 80137f4:	2301      	movs	r3, #1
 80137f6:	464a      	mov	r2, r9
 80137f8:	4631      	mov	r1, r6
 80137fa:	4628      	mov	r0, r5
 80137fc:	47b8      	blx	r7
 80137fe:	3001      	adds	r0, #1
 8013800:	f43f af2b 	beq.w	801365a <_printf_float+0xba>
 8013804:	f108 0801 	add.w	r8, r8, #1
 8013808:	e7e6      	b.n	80137d8 <_printf_float+0x238>
 801380a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801380c:	2b00      	cmp	r3, #0
 801380e:	dc2b      	bgt.n	8013868 <_printf_float+0x2c8>
 8013810:	2301      	movs	r3, #1
 8013812:	4a26      	ldr	r2, [pc, #152]	; (80138ac <_printf_float+0x30c>)
 8013814:	4631      	mov	r1, r6
 8013816:	4628      	mov	r0, r5
 8013818:	47b8      	blx	r7
 801381a:	3001      	adds	r0, #1
 801381c:	f43f af1d 	beq.w	801365a <_printf_float+0xba>
 8013820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013822:	b923      	cbnz	r3, 801382e <_printf_float+0x28e>
 8013824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013826:	b913      	cbnz	r3, 801382e <_printf_float+0x28e>
 8013828:	6823      	ldr	r3, [r4, #0]
 801382a:	07d9      	lsls	r1, r3, #31
 801382c:	d5d8      	bpl.n	80137e0 <_printf_float+0x240>
 801382e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013832:	4631      	mov	r1, r6
 8013834:	4628      	mov	r0, r5
 8013836:	47b8      	blx	r7
 8013838:	3001      	adds	r0, #1
 801383a:	f43f af0e 	beq.w	801365a <_printf_float+0xba>
 801383e:	f04f 0900 	mov.w	r9, #0
 8013842:	f104 0a1a 	add.w	sl, r4, #26
 8013846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013848:	425b      	negs	r3, r3
 801384a:	454b      	cmp	r3, r9
 801384c:	dc01      	bgt.n	8013852 <_printf_float+0x2b2>
 801384e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013850:	e794      	b.n	801377c <_printf_float+0x1dc>
 8013852:	2301      	movs	r3, #1
 8013854:	4652      	mov	r2, sl
 8013856:	4631      	mov	r1, r6
 8013858:	4628      	mov	r0, r5
 801385a:	47b8      	blx	r7
 801385c:	3001      	adds	r0, #1
 801385e:	f43f aefc 	beq.w	801365a <_printf_float+0xba>
 8013862:	f109 0901 	add.w	r9, r9, #1
 8013866:	e7ee      	b.n	8013846 <_printf_float+0x2a6>
 8013868:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801386a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801386c:	429a      	cmp	r2, r3
 801386e:	bfa8      	it	ge
 8013870:	461a      	movge	r2, r3
 8013872:	2a00      	cmp	r2, #0
 8013874:	4691      	mov	r9, r2
 8013876:	dd07      	ble.n	8013888 <_printf_float+0x2e8>
 8013878:	4613      	mov	r3, r2
 801387a:	4631      	mov	r1, r6
 801387c:	4642      	mov	r2, r8
 801387e:	4628      	mov	r0, r5
 8013880:	47b8      	blx	r7
 8013882:	3001      	adds	r0, #1
 8013884:	f43f aee9 	beq.w	801365a <_printf_float+0xba>
 8013888:	f104 031a 	add.w	r3, r4, #26
 801388c:	f04f 0b00 	mov.w	fp, #0
 8013890:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013894:	9306      	str	r3, [sp, #24]
 8013896:	e015      	b.n	80138c4 <_printf_float+0x324>
 8013898:	7fefffff 	.word	0x7fefffff
 801389c:	08017fbc 	.word	0x08017fbc
 80138a0:	08017fb8 	.word	0x08017fb8
 80138a4:	08017fc4 	.word	0x08017fc4
 80138a8:	08017fc0 	.word	0x08017fc0
 80138ac:	080181e3 	.word	0x080181e3
 80138b0:	2301      	movs	r3, #1
 80138b2:	9a06      	ldr	r2, [sp, #24]
 80138b4:	4631      	mov	r1, r6
 80138b6:	4628      	mov	r0, r5
 80138b8:	47b8      	blx	r7
 80138ba:	3001      	adds	r0, #1
 80138bc:	f43f aecd 	beq.w	801365a <_printf_float+0xba>
 80138c0:	f10b 0b01 	add.w	fp, fp, #1
 80138c4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80138c8:	ebaa 0309 	sub.w	r3, sl, r9
 80138cc:	455b      	cmp	r3, fp
 80138ce:	dcef      	bgt.n	80138b0 <_printf_float+0x310>
 80138d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80138d4:	429a      	cmp	r2, r3
 80138d6:	44d0      	add	r8, sl
 80138d8:	db15      	blt.n	8013906 <_printf_float+0x366>
 80138da:	6823      	ldr	r3, [r4, #0]
 80138dc:	07da      	lsls	r2, r3, #31
 80138de:	d412      	bmi.n	8013906 <_printf_float+0x366>
 80138e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80138e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80138e4:	eba3 020a 	sub.w	r2, r3, sl
 80138e8:	eba3 0a01 	sub.w	sl, r3, r1
 80138ec:	4592      	cmp	sl, r2
 80138ee:	bfa8      	it	ge
 80138f0:	4692      	movge	sl, r2
 80138f2:	f1ba 0f00 	cmp.w	sl, #0
 80138f6:	dc0e      	bgt.n	8013916 <_printf_float+0x376>
 80138f8:	f04f 0800 	mov.w	r8, #0
 80138fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013900:	f104 091a 	add.w	r9, r4, #26
 8013904:	e019      	b.n	801393a <_printf_float+0x39a>
 8013906:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801390a:	4631      	mov	r1, r6
 801390c:	4628      	mov	r0, r5
 801390e:	47b8      	blx	r7
 8013910:	3001      	adds	r0, #1
 8013912:	d1e5      	bne.n	80138e0 <_printf_float+0x340>
 8013914:	e6a1      	b.n	801365a <_printf_float+0xba>
 8013916:	4653      	mov	r3, sl
 8013918:	4642      	mov	r2, r8
 801391a:	4631      	mov	r1, r6
 801391c:	4628      	mov	r0, r5
 801391e:	47b8      	blx	r7
 8013920:	3001      	adds	r0, #1
 8013922:	d1e9      	bne.n	80138f8 <_printf_float+0x358>
 8013924:	e699      	b.n	801365a <_printf_float+0xba>
 8013926:	2301      	movs	r3, #1
 8013928:	464a      	mov	r2, r9
 801392a:	4631      	mov	r1, r6
 801392c:	4628      	mov	r0, r5
 801392e:	47b8      	blx	r7
 8013930:	3001      	adds	r0, #1
 8013932:	f43f ae92 	beq.w	801365a <_printf_float+0xba>
 8013936:	f108 0801 	add.w	r8, r8, #1
 801393a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801393e:	1a9b      	subs	r3, r3, r2
 8013940:	eba3 030a 	sub.w	r3, r3, sl
 8013944:	4543      	cmp	r3, r8
 8013946:	dcee      	bgt.n	8013926 <_printf_float+0x386>
 8013948:	e74a      	b.n	80137e0 <_printf_float+0x240>
 801394a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801394c:	2a01      	cmp	r2, #1
 801394e:	dc01      	bgt.n	8013954 <_printf_float+0x3b4>
 8013950:	07db      	lsls	r3, r3, #31
 8013952:	d53a      	bpl.n	80139ca <_printf_float+0x42a>
 8013954:	2301      	movs	r3, #1
 8013956:	4642      	mov	r2, r8
 8013958:	4631      	mov	r1, r6
 801395a:	4628      	mov	r0, r5
 801395c:	47b8      	blx	r7
 801395e:	3001      	adds	r0, #1
 8013960:	f43f ae7b 	beq.w	801365a <_printf_float+0xba>
 8013964:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013968:	4631      	mov	r1, r6
 801396a:	4628      	mov	r0, r5
 801396c:	47b8      	blx	r7
 801396e:	3001      	adds	r0, #1
 8013970:	f108 0801 	add.w	r8, r8, #1
 8013974:	f43f ae71 	beq.w	801365a <_printf_float+0xba>
 8013978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801397a:	2200      	movs	r2, #0
 801397c:	f103 3aff 	add.w	sl, r3, #4294967295
 8013980:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013984:	2300      	movs	r3, #0
 8013986:	f7ed f8b7 	bl	8000af8 <__aeabi_dcmpeq>
 801398a:	b9c8      	cbnz	r0, 80139c0 <_printf_float+0x420>
 801398c:	4653      	mov	r3, sl
 801398e:	4642      	mov	r2, r8
 8013990:	4631      	mov	r1, r6
 8013992:	4628      	mov	r0, r5
 8013994:	47b8      	blx	r7
 8013996:	3001      	adds	r0, #1
 8013998:	d10e      	bne.n	80139b8 <_printf_float+0x418>
 801399a:	e65e      	b.n	801365a <_printf_float+0xba>
 801399c:	2301      	movs	r3, #1
 801399e:	4652      	mov	r2, sl
 80139a0:	4631      	mov	r1, r6
 80139a2:	4628      	mov	r0, r5
 80139a4:	47b8      	blx	r7
 80139a6:	3001      	adds	r0, #1
 80139a8:	f43f ae57 	beq.w	801365a <_printf_float+0xba>
 80139ac:	f108 0801 	add.w	r8, r8, #1
 80139b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80139b2:	3b01      	subs	r3, #1
 80139b4:	4543      	cmp	r3, r8
 80139b6:	dcf1      	bgt.n	801399c <_printf_float+0x3fc>
 80139b8:	464b      	mov	r3, r9
 80139ba:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80139be:	e6de      	b.n	801377e <_printf_float+0x1de>
 80139c0:	f04f 0800 	mov.w	r8, #0
 80139c4:	f104 0a1a 	add.w	sl, r4, #26
 80139c8:	e7f2      	b.n	80139b0 <_printf_float+0x410>
 80139ca:	2301      	movs	r3, #1
 80139cc:	e7df      	b.n	801398e <_printf_float+0x3ee>
 80139ce:	2301      	movs	r3, #1
 80139d0:	464a      	mov	r2, r9
 80139d2:	4631      	mov	r1, r6
 80139d4:	4628      	mov	r0, r5
 80139d6:	47b8      	blx	r7
 80139d8:	3001      	adds	r0, #1
 80139da:	f43f ae3e 	beq.w	801365a <_printf_float+0xba>
 80139de:	f108 0801 	add.w	r8, r8, #1
 80139e2:	68e3      	ldr	r3, [r4, #12]
 80139e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80139e6:	1a9b      	subs	r3, r3, r2
 80139e8:	4543      	cmp	r3, r8
 80139ea:	dcf0      	bgt.n	80139ce <_printf_float+0x42e>
 80139ec:	e6fc      	b.n	80137e8 <_printf_float+0x248>
 80139ee:	f04f 0800 	mov.w	r8, #0
 80139f2:	f104 0919 	add.w	r9, r4, #25
 80139f6:	e7f4      	b.n	80139e2 <_printf_float+0x442>
 80139f8:	2900      	cmp	r1, #0
 80139fa:	f43f ae8b 	beq.w	8013714 <_printf_float+0x174>
 80139fe:	2300      	movs	r3, #0
 8013a00:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013a04:	ab09      	add	r3, sp, #36	; 0x24
 8013a06:	9300      	str	r3, [sp, #0]
 8013a08:	ec49 8b10 	vmov	d0, r8, r9
 8013a0c:	6022      	str	r2, [r4, #0]
 8013a0e:	f8cd a004 	str.w	sl, [sp, #4]
 8013a12:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013a16:	4628      	mov	r0, r5
 8013a18:	f7ff fd2d 	bl	8013476 <__cvt>
 8013a1c:	4680      	mov	r8, r0
 8013a1e:	e648      	b.n	80136b2 <_printf_float+0x112>

08013a20 <_printf_common>:
 8013a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a24:	4691      	mov	r9, r2
 8013a26:	461f      	mov	r7, r3
 8013a28:	688a      	ldr	r2, [r1, #8]
 8013a2a:	690b      	ldr	r3, [r1, #16]
 8013a2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013a30:	4293      	cmp	r3, r2
 8013a32:	bfb8      	it	lt
 8013a34:	4613      	movlt	r3, r2
 8013a36:	f8c9 3000 	str.w	r3, [r9]
 8013a3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013a3e:	4606      	mov	r6, r0
 8013a40:	460c      	mov	r4, r1
 8013a42:	b112      	cbz	r2, 8013a4a <_printf_common+0x2a>
 8013a44:	3301      	adds	r3, #1
 8013a46:	f8c9 3000 	str.w	r3, [r9]
 8013a4a:	6823      	ldr	r3, [r4, #0]
 8013a4c:	0699      	lsls	r1, r3, #26
 8013a4e:	bf42      	ittt	mi
 8013a50:	f8d9 3000 	ldrmi.w	r3, [r9]
 8013a54:	3302      	addmi	r3, #2
 8013a56:	f8c9 3000 	strmi.w	r3, [r9]
 8013a5a:	6825      	ldr	r5, [r4, #0]
 8013a5c:	f015 0506 	ands.w	r5, r5, #6
 8013a60:	d107      	bne.n	8013a72 <_printf_common+0x52>
 8013a62:	f104 0a19 	add.w	sl, r4, #25
 8013a66:	68e3      	ldr	r3, [r4, #12]
 8013a68:	f8d9 2000 	ldr.w	r2, [r9]
 8013a6c:	1a9b      	subs	r3, r3, r2
 8013a6e:	42ab      	cmp	r3, r5
 8013a70:	dc28      	bgt.n	8013ac4 <_printf_common+0xa4>
 8013a72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013a76:	6822      	ldr	r2, [r4, #0]
 8013a78:	3300      	adds	r3, #0
 8013a7a:	bf18      	it	ne
 8013a7c:	2301      	movne	r3, #1
 8013a7e:	0692      	lsls	r2, r2, #26
 8013a80:	d42d      	bmi.n	8013ade <_printf_common+0xbe>
 8013a82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013a86:	4639      	mov	r1, r7
 8013a88:	4630      	mov	r0, r6
 8013a8a:	47c0      	blx	r8
 8013a8c:	3001      	adds	r0, #1
 8013a8e:	d020      	beq.n	8013ad2 <_printf_common+0xb2>
 8013a90:	6823      	ldr	r3, [r4, #0]
 8013a92:	68e5      	ldr	r5, [r4, #12]
 8013a94:	f8d9 2000 	ldr.w	r2, [r9]
 8013a98:	f003 0306 	and.w	r3, r3, #6
 8013a9c:	2b04      	cmp	r3, #4
 8013a9e:	bf08      	it	eq
 8013aa0:	1aad      	subeq	r5, r5, r2
 8013aa2:	68a3      	ldr	r3, [r4, #8]
 8013aa4:	6922      	ldr	r2, [r4, #16]
 8013aa6:	bf0c      	ite	eq
 8013aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013aac:	2500      	movne	r5, #0
 8013aae:	4293      	cmp	r3, r2
 8013ab0:	bfc4      	itt	gt
 8013ab2:	1a9b      	subgt	r3, r3, r2
 8013ab4:	18ed      	addgt	r5, r5, r3
 8013ab6:	f04f 0900 	mov.w	r9, #0
 8013aba:	341a      	adds	r4, #26
 8013abc:	454d      	cmp	r5, r9
 8013abe:	d11a      	bne.n	8013af6 <_printf_common+0xd6>
 8013ac0:	2000      	movs	r0, #0
 8013ac2:	e008      	b.n	8013ad6 <_printf_common+0xb6>
 8013ac4:	2301      	movs	r3, #1
 8013ac6:	4652      	mov	r2, sl
 8013ac8:	4639      	mov	r1, r7
 8013aca:	4630      	mov	r0, r6
 8013acc:	47c0      	blx	r8
 8013ace:	3001      	adds	r0, #1
 8013ad0:	d103      	bne.n	8013ada <_printf_common+0xba>
 8013ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8013ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ada:	3501      	adds	r5, #1
 8013adc:	e7c3      	b.n	8013a66 <_printf_common+0x46>
 8013ade:	18e1      	adds	r1, r4, r3
 8013ae0:	1c5a      	adds	r2, r3, #1
 8013ae2:	2030      	movs	r0, #48	; 0x30
 8013ae4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013ae8:	4422      	add	r2, r4
 8013aea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013aee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013af2:	3302      	adds	r3, #2
 8013af4:	e7c5      	b.n	8013a82 <_printf_common+0x62>
 8013af6:	2301      	movs	r3, #1
 8013af8:	4622      	mov	r2, r4
 8013afa:	4639      	mov	r1, r7
 8013afc:	4630      	mov	r0, r6
 8013afe:	47c0      	blx	r8
 8013b00:	3001      	adds	r0, #1
 8013b02:	d0e6      	beq.n	8013ad2 <_printf_common+0xb2>
 8013b04:	f109 0901 	add.w	r9, r9, #1
 8013b08:	e7d8      	b.n	8013abc <_printf_common+0x9c>
	...

08013b0c <_printf_i>:
 8013b0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013b10:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013b14:	460c      	mov	r4, r1
 8013b16:	7e09      	ldrb	r1, [r1, #24]
 8013b18:	b085      	sub	sp, #20
 8013b1a:	296e      	cmp	r1, #110	; 0x6e
 8013b1c:	4617      	mov	r7, r2
 8013b1e:	4606      	mov	r6, r0
 8013b20:	4698      	mov	r8, r3
 8013b22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013b24:	f000 80b3 	beq.w	8013c8e <_printf_i+0x182>
 8013b28:	d822      	bhi.n	8013b70 <_printf_i+0x64>
 8013b2a:	2963      	cmp	r1, #99	; 0x63
 8013b2c:	d036      	beq.n	8013b9c <_printf_i+0x90>
 8013b2e:	d80a      	bhi.n	8013b46 <_printf_i+0x3a>
 8013b30:	2900      	cmp	r1, #0
 8013b32:	f000 80b9 	beq.w	8013ca8 <_printf_i+0x19c>
 8013b36:	2958      	cmp	r1, #88	; 0x58
 8013b38:	f000 8083 	beq.w	8013c42 <_printf_i+0x136>
 8013b3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013b40:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013b44:	e032      	b.n	8013bac <_printf_i+0xa0>
 8013b46:	2964      	cmp	r1, #100	; 0x64
 8013b48:	d001      	beq.n	8013b4e <_printf_i+0x42>
 8013b4a:	2969      	cmp	r1, #105	; 0x69
 8013b4c:	d1f6      	bne.n	8013b3c <_printf_i+0x30>
 8013b4e:	6820      	ldr	r0, [r4, #0]
 8013b50:	6813      	ldr	r3, [r2, #0]
 8013b52:	0605      	lsls	r5, r0, #24
 8013b54:	f103 0104 	add.w	r1, r3, #4
 8013b58:	d52a      	bpl.n	8013bb0 <_printf_i+0xa4>
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	6011      	str	r1, [r2, #0]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	da03      	bge.n	8013b6a <_printf_i+0x5e>
 8013b62:	222d      	movs	r2, #45	; 0x2d
 8013b64:	425b      	negs	r3, r3
 8013b66:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013b6a:	486f      	ldr	r0, [pc, #444]	; (8013d28 <_printf_i+0x21c>)
 8013b6c:	220a      	movs	r2, #10
 8013b6e:	e039      	b.n	8013be4 <_printf_i+0xd8>
 8013b70:	2973      	cmp	r1, #115	; 0x73
 8013b72:	f000 809d 	beq.w	8013cb0 <_printf_i+0x1a4>
 8013b76:	d808      	bhi.n	8013b8a <_printf_i+0x7e>
 8013b78:	296f      	cmp	r1, #111	; 0x6f
 8013b7a:	d020      	beq.n	8013bbe <_printf_i+0xb2>
 8013b7c:	2970      	cmp	r1, #112	; 0x70
 8013b7e:	d1dd      	bne.n	8013b3c <_printf_i+0x30>
 8013b80:	6823      	ldr	r3, [r4, #0]
 8013b82:	f043 0320 	orr.w	r3, r3, #32
 8013b86:	6023      	str	r3, [r4, #0]
 8013b88:	e003      	b.n	8013b92 <_printf_i+0x86>
 8013b8a:	2975      	cmp	r1, #117	; 0x75
 8013b8c:	d017      	beq.n	8013bbe <_printf_i+0xb2>
 8013b8e:	2978      	cmp	r1, #120	; 0x78
 8013b90:	d1d4      	bne.n	8013b3c <_printf_i+0x30>
 8013b92:	2378      	movs	r3, #120	; 0x78
 8013b94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013b98:	4864      	ldr	r0, [pc, #400]	; (8013d2c <_printf_i+0x220>)
 8013b9a:	e055      	b.n	8013c48 <_printf_i+0x13c>
 8013b9c:	6813      	ldr	r3, [r2, #0]
 8013b9e:	1d19      	adds	r1, r3, #4
 8013ba0:	681b      	ldr	r3, [r3, #0]
 8013ba2:	6011      	str	r1, [r2, #0]
 8013ba4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013ba8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013bac:	2301      	movs	r3, #1
 8013bae:	e08c      	b.n	8013cca <_printf_i+0x1be>
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	6011      	str	r1, [r2, #0]
 8013bb4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013bb8:	bf18      	it	ne
 8013bba:	b21b      	sxthne	r3, r3
 8013bbc:	e7cf      	b.n	8013b5e <_printf_i+0x52>
 8013bbe:	6813      	ldr	r3, [r2, #0]
 8013bc0:	6825      	ldr	r5, [r4, #0]
 8013bc2:	1d18      	adds	r0, r3, #4
 8013bc4:	6010      	str	r0, [r2, #0]
 8013bc6:	0628      	lsls	r0, r5, #24
 8013bc8:	d501      	bpl.n	8013bce <_printf_i+0xc2>
 8013bca:	681b      	ldr	r3, [r3, #0]
 8013bcc:	e002      	b.n	8013bd4 <_printf_i+0xc8>
 8013bce:	0668      	lsls	r0, r5, #25
 8013bd0:	d5fb      	bpl.n	8013bca <_printf_i+0xbe>
 8013bd2:	881b      	ldrh	r3, [r3, #0]
 8013bd4:	4854      	ldr	r0, [pc, #336]	; (8013d28 <_printf_i+0x21c>)
 8013bd6:	296f      	cmp	r1, #111	; 0x6f
 8013bd8:	bf14      	ite	ne
 8013bda:	220a      	movne	r2, #10
 8013bdc:	2208      	moveq	r2, #8
 8013bde:	2100      	movs	r1, #0
 8013be0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013be4:	6865      	ldr	r5, [r4, #4]
 8013be6:	60a5      	str	r5, [r4, #8]
 8013be8:	2d00      	cmp	r5, #0
 8013bea:	f2c0 8095 	blt.w	8013d18 <_printf_i+0x20c>
 8013bee:	6821      	ldr	r1, [r4, #0]
 8013bf0:	f021 0104 	bic.w	r1, r1, #4
 8013bf4:	6021      	str	r1, [r4, #0]
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d13d      	bne.n	8013c76 <_printf_i+0x16a>
 8013bfa:	2d00      	cmp	r5, #0
 8013bfc:	f040 808e 	bne.w	8013d1c <_printf_i+0x210>
 8013c00:	4665      	mov	r5, ip
 8013c02:	2a08      	cmp	r2, #8
 8013c04:	d10b      	bne.n	8013c1e <_printf_i+0x112>
 8013c06:	6823      	ldr	r3, [r4, #0]
 8013c08:	07db      	lsls	r3, r3, #31
 8013c0a:	d508      	bpl.n	8013c1e <_printf_i+0x112>
 8013c0c:	6923      	ldr	r3, [r4, #16]
 8013c0e:	6862      	ldr	r2, [r4, #4]
 8013c10:	429a      	cmp	r2, r3
 8013c12:	bfde      	ittt	le
 8013c14:	2330      	movle	r3, #48	; 0x30
 8013c16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013c1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013c1e:	ebac 0305 	sub.w	r3, ip, r5
 8013c22:	6123      	str	r3, [r4, #16]
 8013c24:	f8cd 8000 	str.w	r8, [sp]
 8013c28:	463b      	mov	r3, r7
 8013c2a:	aa03      	add	r2, sp, #12
 8013c2c:	4621      	mov	r1, r4
 8013c2e:	4630      	mov	r0, r6
 8013c30:	f7ff fef6 	bl	8013a20 <_printf_common>
 8013c34:	3001      	adds	r0, #1
 8013c36:	d14d      	bne.n	8013cd4 <_printf_i+0x1c8>
 8013c38:	f04f 30ff 	mov.w	r0, #4294967295
 8013c3c:	b005      	add	sp, #20
 8013c3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013c42:	4839      	ldr	r0, [pc, #228]	; (8013d28 <_printf_i+0x21c>)
 8013c44:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013c48:	6813      	ldr	r3, [r2, #0]
 8013c4a:	6821      	ldr	r1, [r4, #0]
 8013c4c:	1d1d      	adds	r5, r3, #4
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	6015      	str	r5, [r2, #0]
 8013c52:	060a      	lsls	r2, r1, #24
 8013c54:	d50b      	bpl.n	8013c6e <_printf_i+0x162>
 8013c56:	07ca      	lsls	r2, r1, #31
 8013c58:	bf44      	itt	mi
 8013c5a:	f041 0120 	orrmi.w	r1, r1, #32
 8013c5e:	6021      	strmi	r1, [r4, #0]
 8013c60:	b91b      	cbnz	r3, 8013c6a <_printf_i+0x15e>
 8013c62:	6822      	ldr	r2, [r4, #0]
 8013c64:	f022 0220 	bic.w	r2, r2, #32
 8013c68:	6022      	str	r2, [r4, #0]
 8013c6a:	2210      	movs	r2, #16
 8013c6c:	e7b7      	b.n	8013bde <_printf_i+0xd2>
 8013c6e:	064d      	lsls	r5, r1, #25
 8013c70:	bf48      	it	mi
 8013c72:	b29b      	uxthmi	r3, r3
 8013c74:	e7ef      	b.n	8013c56 <_printf_i+0x14a>
 8013c76:	4665      	mov	r5, ip
 8013c78:	fbb3 f1f2 	udiv	r1, r3, r2
 8013c7c:	fb02 3311 	mls	r3, r2, r1, r3
 8013c80:	5cc3      	ldrb	r3, [r0, r3]
 8013c82:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013c86:	460b      	mov	r3, r1
 8013c88:	2900      	cmp	r1, #0
 8013c8a:	d1f5      	bne.n	8013c78 <_printf_i+0x16c>
 8013c8c:	e7b9      	b.n	8013c02 <_printf_i+0xf6>
 8013c8e:	6813      	ldr	r3, [r2, #0]
 8013c90:	6825      	ldr	r5, [r4, #0]
 8013c92:	6961      	ldr	r1, [r4, #20]
 8013c94:	1d18      	adds	r0, r3, #4
 8013c96:	6010      	str	r0, [r2, #0]
 8013c98:	0628      	lsls	r0, r5, #24
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	d501      	bpl.n	8013ca2 <_printf_i+0x196>
 8013c9e:	6019      	str	r1, [r3, #0]
 8013ca0:	e002      	b.n	8013ca8 <_printf_i+0x19c>
 8013ca2:	066a      	lsls	r2, r5, #25
 8013ca4:	d5fb      	bpl.n	8013c9e <_printf_i+0x192>
 8013ca6:	8019      	strh	r1, [r3, #0]
 8013ca8:	2300      	movs	r3, #0
 8013caa:	6123      	str	r3, [r4, #16]
 8013cac:	4665      	mov	r5, ip
 8013cae:	e7b9      	b.n	8013c24 <_printf_i+0x118>
 8013cb0:	6813      	ldr	r3, [r2, #0]
 8013cb2:	1d19      	adds	r1, r3, #4
 8013cb4:	6011      	str	r1, [r2, #0]
 8013cb6:	681d      	ldr	r5, [r3, #0]
 8013cb8:	6862      	ldr	r2, [r4, #4]
 8013cba:	2100      	movs	r1, #0
 8013cbc:	4628      	mov	r0, r5
 8013cbe:	f7ec faa7 	bl	8000210 <memchr>
 8013cc2:	b108      	cbz	r0, 8013cc8 <_printf_i+0x1bc>
 8013cc4:	1b40      	subs	r0, r0, r5
 8013cc6:	6060      	str	r0, [r4, #4]
 8013cc8:	6863      	ldr	r3, [r4, #4]
 8013cca:	6123      	str	r3, [r4, #16]
 8013ccc:	2300      	movs	r3, #0
 8013cce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013cd2:	e7a7      	b.n	8013c24 <_printf_i+0x118>
 8013cd4:	6923      	ldr	r3, [r4, #16]
 8013cd6:	462a      	mov	r2, r5
 8013cd8:	4639      	mov	r1, r7
 8013cda:	4630      	mov	r0, r6
 8013cdc:	47c0      	blx	r8
 8013cde:	3001      	adds	r0, #1
 8013ce0:	d0aa      	beq.n	8013c38 <_printf_i+0x12c>
 8013ce2:	6823      	ldr	r3, [r4, #0]
 8013ce4:	079b      	lsls	r3, r3, #30
 8013ce6:	d413      	bmi.n	8013d10 <_printf_i+0x204>
 8013ce8:	68e0      	ldr	r0, [r4, #12]
 8013cea:	9b03      	ldr	r3, [sp, #12]
 8013cec:	4298      	cmp	r0, r3
 8013cee:	bfb8      	it	lt
 8013cf0:	4618      	movlt	r0, r3
 8013cf2:	e7a3      	b.n	8013c3c <_printf_i+0x130>
 8013cf4:	2301      	movs	r3, #1
 8013cf6:	464a      	mov	r2, r9
 8013cf8:	4639      	mov	r1, r7
 8013cfa:	4630      	mov	r0, r6
 8013cfc:	47c0      	blx	r8
 8013cfe:	3001      	adds	r0, #1
 8013d00:	d09a      	beq.n	8013c38 <_printf_i+0x12c>
 8013d02:	3501      	adds	r5, #1
 8013d04:	68e3      	ldr	r3, [r4, #12]
 8013d06:	9a03      	ldr	r2, [sp, #12]
 8013d08:	1a9b      	subs	r3, r3, r2
 8013d0a:	42ab      	cmp	r3, r5
 8013d0c:	dcf2      	bgt.n	8013cf4 <_printf_i+0x1e8>
 8013d0e:	e7eb      	b.n	8013ce8 <_printf_i+0x1dc>
 8013d10:	2500      	movs	r5, #0
 8013d12:	f104 0919 	add.w	r9, r4, #25
 8013d16:	e7f5      	b.n	8013d04 <_printf_i+0x1f8>
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d1ac      	bne.n	8013c76 <_printf_i+0x16a>
 8013d1c:	7803      	ldrb	r3, [r0, #0]
 8013d1e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013d22:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013d26:	e76c      	b.n	8013c02 <_printf_i+0xf6>
 8013d28:	08017fc8 	.word	0x08017fc8
 8013d2c:	08017fd9 	.word	0x08017fd9

08013d30 <_scanf_float>:
 8013d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d34:	469a      	mov	sl, r3
 8013d36:	688b      	ldr	r3, [r1, #8]
 8013d38:	4616      	mov	r6, r2
 8013d3a:	1e5a      	subs	r2, r3, #1
 8013d3c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013d40:	b087      	sub	sp, #28
 8013d42:	bf83      	ittte	hi
 8013d44:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013d48:	189b      	addhi	r3, r3, r2
 8013d4a:	9301      	strhi	r3, [sp, #4]
 8013d4c:	2300      	movls	r3, #0
 8013d4e:	bf86      	itte	hi
 8013d50:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013d54:	608b      	strhi	r3, [r1, #8]
 8013d56:	9301      	strls	r3, [sp, #4]
 8013d58:	680b      	ldr	r3, [r1, #0]
 8013d5a:	4688      	mov	r8, r1
 8013d5c:	f04f 0b00 	mov.w	fp, #0
 8013d60:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013d64:	f848 3b1c 	str.w	r3, [r8], #28
 8013d68:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8013d6c:	4607      	mov	r7, r0
 8013d6e:	460c      	mov	r4, r1
 8013d70:	4645      	mov	r5, r8
 8013d72:	465a      	mov	r2, fp
 8013d74:	46d9      	mov	r9, fp
 8013d76:	f8cd b008 	str.w	fp, [sp, #8]
 8013d7a:	68a1      	ldr	r1, [r4, #8]
 8013d7c:	b181      	cbz	r1, 8013da0 <_scanf_float+0x70>
 8013d7e:	6833      	ldr	r3, [r6, #0]
 8013d80:	781b      	ldrb	r3, [r3, #0]
 8013d82:	2b49      	cmp	r3, #73	; 0x49
 8013d84:	d071      	beq.n	8013e6a <_scanf_float+0x13a>
 8013d86:	d84d      	bhi.n	8013e24 <_scanf_float+0xf4>
 8013d88:	2b39      	cmp	r3, #57	; 0x39
 8013d8a:	d840      	bhi.n	8013e0e <_scanf_float+0xde>
 8013d8c:	2b31      	cmp	r3, #49	; 0x31
 8013d8e:	f080 8088 	bcs.w	8013ea2 <_scanf_float+0x172>
 8013d92:	2b2d      	cmp	r3, #45	; 0x2d
 8013d94:	f000 8090 	beq.w	8013eb8 <_scanf_float+0x188>
 8013d98:	d815      	bhi.n	8013dc6 <_scanf_float+0x96>
 8013d9a:	2b2b      	cmp	r3, #43	; 0x2b
 8013d9c:	f000 808c 	beq.w	8013eb8 <_scanf_float+0x188>
 8013da0:	f1b9 0f00 	cmp.w	r9, #0
 8013da4:	d003      	beq.n	8013dae <_scanf_float+0x7e>
 8013da6:	6823      	ldr	r3, [r4, #0]
 8013da8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013dac:	6023      	str	r3, [r4, #0]
 8013dae:	3a01      	subs	r2, #1
 8013db0:	2a01      	cmp	r2, #1
 8013db2:	f200 80ea 	bhi.w	8013f8a <_scanf_float+0x25a>
 8013db6:	4545      	cmp	r5, r8
 8013db8:	f200 80dc 	bhi.w	8013f74 <_scanf_float+0x244>
 8013dbc:	2601      	movs	r6, #1
 8013dbe:	4630      	mov	r0, r6
 8013dc0:	b007      	add	sp, #28
 8013dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dc6:	2b2e      	cmp	r3, #46	; 0x2e
 8013dc8:	f000 809f 	beq.w	8013f0a <_scanf_float+0x1da>
 8013dcc:	2b30      	cmp	r3, #48	; 0x30
 8013dce:	d1e7      	bne.n	8013da0 <_scanf_float+0x70>
 8013dd0:	6820      	ldr	r0, [r4, #0]
 8013dd2:	f410 7f80 	tst.w	r0, #256	; 0x100
 8013dd6:	d064      	beq.n	8013ea2 <_scanf_float+0x172>
 8013dd8:	9b01      	ldr	r3, [sp, #4]
 8013dda:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013dde:	6020      	str	r0, [r4, #0]
 8013de0:	f109 0901 	add.w	r9, r9, #1
 8013de4:	b11b      	cbz	r3, 8013dee <_scanf_float+0xbe>
 8013de6:	3b01      	subs	r3, #1
 8013de8:	3101      	adds	r1, #1
 8013dea:	9301      	str	r3, [sp, #4]
 8013dec:	60a1      	str	r1, [r4, #8]
 8013dee:	68a3      	ldr	r3, [r4, #8]
 8013df0:	3b01      	subs	r3, #1
 8013df2:	60a3      	str	r3, [r4, #8]
 8013df4:	6923      	ldr	r3, [r4, #16]
 8013df6:	3301      	adds	r3, #1
 8013df8:	6123      	str	r3, [r4, #16]
 8013dfa:	6873      	ldr	r3, [r6, #4]
 8013dfc:	3b01      	subs	r3, #1
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	6073      	str	r3, [r6, #4]
 8013e02:	f340 80ac 	ble.w	8013f5e <_scanf_float+0x22e>
 8013e06:	6833      	ldr	r3, [r6, #0]
 8013e08:	3301      	adds	r3, #1
 8013e0a:	6033      	str	r3, [r6, #0]
 8013e0c:	e7b5      	b.n	8013d7a <_scanf_float+0x4a>
 8013e0e:	2b45      	cmp	r3, #69	; 0x45
 8013e10:	f000 8085 	beq.w	8013f1e <_scanf_float+0x1ee>
 8013e14:	2b46      	cmp	r3, #70	; 0x46
 8013e16:	d06a      	beq.n	8013eee <_scanf_float+0x1be>
 8013e18:	2b41      	cmp	r3, #65	; 0x41
 8013e1a:	d1c1      	bne.n	8013da0 <_scanf_float+0x70>
 8013e1c:	2a01      	cmp	r2, #1
 8013e1e:	d1bf      	bne.n	8013da0 <_scanf_float+0x70>
 8013e20:	2202      	movs	r2, #2
 8013e22:	e046      	b.n	8013eb2 <_scanf_float+0x182>
 8013e24:	2b65      	cmp	r3, #101	; 0x65
 8013e26:	d07a      	beq.n	8013f1e <_scanf_float+0x1ee>
 8013e28:	d818      	bhi.n	8013e5c <_scanf_float+0x12c>
 8013e2a:	2b54      	cmp	r3, #84	; 0x54
 8013e2c:	d066      	beq.n	8013efc <_scanf_float+0x1cc>
 8013e2e:	d811      	bhi.n	8013e54 <_scanf_float+0x124>
 8013e30:	2b4e      	cmp	r3, #78	; 0x4e
 8013e32:	d1b5      	bne.n	8013da0 <_scanf_float+0x70>
 8013e34:	2a00      	cmp	r2, #0
 8013e36:	d146      	bne.n	8013ec6 <_scanf_float+0x196>
 8013e38:	f1b9 0f00 	cmp.w	r9, #0
 8013e3c:	d145      	bne.n	8013eca <_scanf_float+0x19a>
 8013e3e:	6821      	ldr	r1, [r4, #0]
 8013e40:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013e44:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013e48:	d13f      	bne.n	8013eca <_scanf_float+0x19a>
 8013e4a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013e4e:	6021      	str	r1, [r4, #0]
 8013e50:	2201      	movs	r2, #1
 8013e52:	e02e      	b.n	8013eb2 <_scanf_float+0x182>
 8013e54:	2b59      	cmp	r3, #89	; 0x59
 8013e56:	d01e      	beq.n	8013e96 <_scanf_float+0x166>
 8013e58:	2b61      	cmp	r3, #97	; 0x61
 8013e5a:	e7de      	b.n	8013e1a <_scanf_float+0xea>
 8013e5c:	2b6e      	cmp	r3, #110	; 0x6e
 8013e5e:	d0e9      	beq.n	8013e34 <_scanf_float+0x104>
 8013e60:	d815      	bhi.n	8013e8e <_scanf_float+0x15e>
 8013e62:	2b66      	cmp	r3, #102	; 0x66
 8013e64:	d043      	beq.n	8013eee <_scanf_float+0x1be>
 8013e66:	2b69      	cmp	r3, #105	; 0x69
 8013e68:	d19a      	bne.n	8013da0 <_scanf_float+0x70>
 8013e6a:	f1bb 0f00 	cmp.w	fp, #0
 8013e6e:	d138      	bne.n	8013ee2 <_scanf_float+0x1b2>
 8013e70:	f1b9 0f00 	cmp.w	r9, #0
 8013e74:	d197      	bne.n	8013da6 <_scanf_float+0x76>
 8013e76:	6821      	ldr	r1, [r4, #0]
 8013e78:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013e7c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013e80:	d195      	bne.n	8013dae <_scanf_float+0x7e>
 8013e82:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013e86:	6021      	str	r1, [r4, #0]
 8013e88:	f04f 0b01 	mov.w	fp, #1
 8013e8c:	e011      	b.n	8013eb2 <_scanf_float+0x182>
 8013e8e:	2b74      	cmp	r3, #116	; 0x74
 8013e90:	d034      	beq.n	8013efc <_scanf_float+0x1cc>
 8013e92:	2b79      	cmp	r3, #121	; 0x79
 8013e94:	d184      	bne.n	8013da0 <_scanf_float+0x70>
 8013e96:	f1bb 0f07 	cmp.w	fp, #7
 8013e9a:	d181      	bne.n	8013da0 <_scanf_float+0x70>
 8013e9c:	f04f 0b08 	mov.w	fp, #8
 8013ea0:	e007      	b.n	8013eb2 <_scanf_float+0x182>
 8013ea2:	eb12 0f0b 	cmn.w	r2, fp
 8013ea6:	f47f af7b 	bne.w	8013da0 <_scanf_float+0x70>
 8013eaa:	6821      	ldr	r1, [r4, #0]
 8013eac:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013eb0:	6021      	str	r1, [r4, #0]
 8013eb2:	702b      	strb	r3, [r5, #0]
 8013eb4:	3501      	adds	r5, #1
 8013eb6:	e79a      	b.n	8013dee <_scanf_float+0xbe>
 8013eb8:	6821      	ldr	r1, [r4, #0]
 8013eba:	0608      	lsls	r0, r1, #24
 8013ebc:	f57f af70 	bpl.w	8013da0 <_scanf_float+0x70>
 8013ec0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013ec4:	e7f4      	b.n	8013eb0 <_scanf_float+0x180>
 8013ec6:	2a02      	cmp	r2, #2
 8013ec8:	d047      	beq.n	8013f5a <_scanf_float+0x22a>
 8013eca:	f1bb 0f01 	cmp.w	fp, #1
 8013ece:	d003      	beq.n	8013ed8 <_scanf_float+0x1a8>
 8013ed0:	f1bb 0f04 	cmp.w	fp, #4
 8013ed4:	f47f af64 	bne.w	8013da0 <_scanf_float+0x70>
 8013ed8:	f10b 0b01 	add.w	fp, fp, #1
 8013edc:	fa5f fb8b 	uxtb.w	fp, fp
 8013ee0:	e7e7      	b.n	8013eb2 <_scanf_float+0x182>
 8013ee2:	f1bb 0f03 	cmp.w	fp, #3
 8013ee6:	d0f7      	beq.n	8013ed8 <_scanf_float+0x1a8>
 8013ee8:	f1bb 0f05 	cmp.w	fp, #5
 8013eec:	e7f2      	b.n	8013ed4 <_scanf_float+0x1a4>
 8013eee:	f1bb 0f02 	cmp.w	fp, #2
 8013ef2:	f47f af55 	bne.w	8013da0 <_scanf_float+0x70>
 8013ef6:	f04f 0b03 	mov.w	fp, #3
 8013efa:	e7da      	b.n	8013eb2 <_scanf_float+0x182>
 8013efc:	f1bb 0f06 	cmp.w	fp, #6
 8013f00:	f47f af4e 	bne.w	8013da0 <_scanf_float+0x70>
 8013f04:	f04f 0b07 	mov.w	fp, #7
 8013f08:	e7d3      	b.n	8013eb2 <_scanf_float+0x182>
 8013f0a:	6821      	ldr	r1, [r4, #0]
 8013f0c:	0588      	lsls	r0, r1, #22
 8013f0e:	f57f af47 	bpl.w	8013da0 <_scanf_float+0x70>
 8013f12:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8013f16:	6021      	str	r1, [r4, #0]
 8013f18:	f8cd 9008 	str.w	r9, [sp, #8]
 8013f1c:	e7c9      	b.n	8013eb2 <_scanf_float+0x182>
 8013f1e:	6821      	ldr	r1, [r4, #0]
 8013f20:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8013f24:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8013f28:	d006      	beq.n	8013f38 <_scanf_float+0x208>
 8013f2a:	0548      	lsls	r0, r1, #21
 8013f2c:	f57f af38 	bpl.w	8013da0 <_scanf_float+0x70>
 8013f30:	f1b9 0f00 	cmp.w	r9, #0
 8013f34:	f43f af3b 	beq.w	8013dae <_scanf_float+0x7e>
 8013f38:	0588      	lsls	r0, r1, #22
 8013f3a:	bf58      	it	pl
 8013f3c:	9802      	ldrpl	r0, [sp, #8]
 8013f3e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013f42:	bf58      	it	pl
 8013f44:	eba9 0000 	subpl.w	r0, r9, r0
 8013f48:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8013f4c:	bf58      	it	pl
 8013f4e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8013f52:	6021      	str	r1, [r4, #0]
 8013f54:	f04f 0900 	mov.w	r9, #0
 8013f58:	e7ab      	b.n	8013eb2 <_scanf_float+0x182>
 8013f5a:	2203      	movs	r2, #3
 8013f5c:	e7a9      	b.n	8013eb2 <_scanf_float+0x182>
 8013f5e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013f62:	9205      	str	r2, [sp, #20]
 8013f64:	4631      	mov	r1, r6
 8013f66:	4638      	mov	r0, r7
 8013f68:	4798      	blx	r3
 8013f6a:	9a05      	ldr	r2, [sp, #20]
 8013f6c:	2800      	cmp	r0, #0
 8013f6e:	f43f af04 	beq.w	8013d7a <_scanf_float+0x4a>
 8013f72:	e715      	b.n	8013da0 <_scanf_float+0x70>
 8013f74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f78:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013f7c:	4632      	mov	r2, r6
 8013f7e:	4638      	mov	r0, r7
 8013f80:	4798      	blx	r3
 8013f82:	6923      	ldr	r3, [r4, #16]
 8013f84:	3b01      	subs	r3, #1
 8013f86:	6123      	str	r3, [r4, #16]
 8013f88:	e715      	b.n	8013db6 <_scanf_float+0x86>
 8013f8a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8013f8e:	2b06      	cmp	r3, #6
 8013f90:	d80a      	bhi.n	8013fa8 <_scanf_float+0x278>
 8013f92:	f1bb 0f02 	cmp.w	fp, #2
 8013f96:	d968      	bls.n	801406a <_scanf_float+0x33a>
 8013f98:	f1ab 0b03 	sub.w	fp, fp, #3
 8013f9c:	fa5f fb8b 	uxtb.w	fp, fp
 8013fa0:	eba5 0b0b 	sub.w	fp, r5, fp
 8013fa4:	455d      	cmp	r5, fp
 8013fa6:	d14b      	bne.n	8014040 <_scanf_float+0x310>
 8013fa8:	6823      	ldr	r3, [r4, #0]
 8013faa:	05da      	lsls	r2, r3, #23
 8013fac:	d51f      	bpl.n	8013fee <_scanf_float+0x2be>
 8013fae:	055b      	lsls	r3, r3, #21
 8013fb0:	d468      	bmi.n	8014084 <_scanf_float+0x354>
 8013fb2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013fb6:	6923      	ldr	r3, [r4, #16]
 8013fb8:	2965      	cmp	r1, #101	; 0x65
 8013fba:	f103 33ff 	add.w	r3, r3, #4294967295
 8013fbe:	f105 3bff 	add.w	fp, r5, #4294967295
 8013fc2:	6123      	str	r3, [r4, #16]
 8013fc4:	d00d      	beq.n	8013fe2 <_scanf_float+0x2b2>
 8013fc6:	2945      	cmp	r1, #69	; 0x45
 8013fc8:	d00b      	beq.n	8013fe2 <_scanf_float+0x2b2>
 8013fca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013fce:	4632      	mov	r2, r6
 8013fd0:	4638      	mov	r0, r7
 8013fd2:	4798      	blx	r3
 8013fd4:	6923      	ldr	r3, [r4, #16]
 8013fd6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013fda:	3b01      	subs	r3, #1
 8013fdc:	f1a5 0b02 	sub.w	fp, r5, #2
 8013fe0:	6123      	str	r3, [r4, #16]
 8013fe2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013fe6:	4632      	mov	r2, r6
 8013fe8:	4638      	mov	r0, r7
 8013fea:	4798      	blx	r3
 8013fec:	465d      	mov	r5, fp
 8013fee:	6826      	ldr	r6, [r4, #0]
 8013ff0:	f016 0610 	ands.w	r6, r6, #16
 8013ff4:	d17a      	bne.n	80140ec <_scanf_float+0x3bc>
 8013ff6:	702e      	strb	r6, [r5, #0]
 8013ff8:	6823      	ldr	r3, [r4, #0]
 8013ffa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013ffe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014002:	d142      	bne.n	801408a <_scanf_float+0x35a>
 8014004:	9b02      	ldr	r3, [sp, #8]
 8014006:	eba9 0303 	sub.w	r3, r9, r3
 801400a:	425a      	negs	r2, r3
 801400c:	2b00      	cmp	r3, #0
 801400e:	d149      	bne.n	80140a4 <_scanf_float+0x374>
 8014010:	2200      	movs	r2, #0
 8014012:	4641      	mov	r1, r8
 8014014:	4638      	mov	r0, r7
 8014016:	f000 ff0b 	bl	8014e30 <_strtod_r>
 801401a:	6825      	ldr	r5, [r4, #0]
 801401c:	f8da 3000 	ldr.w	r3, [sl]
 8014020:	f015 0f02 	tst.w	r5, #2
 8014024:	f103 0204 	add.w	r2, r3, #4
 8014028:	ec59 8b10 	vmov	r8, r9, d0
 801402c:	f8ca 2000 	str.w	r2, [sl]
 8014030:	d043      	beq.n	80140ba <_scanf_float+0x38a>
 8014032:	681b      	ldr	r3, [r3, #0]
 8014034:	e9c3 8900 	strd	r8, r9, [r3]
 8014038:	68e3      	ldr	r3, [r4, #12]
 801403a:	3301      	adds	r3, #1
 801403c:	60e3      	str	r3, [r4, #12]
 801403e:	e6be      	b.n	8013dbe <_scanf_float+0x8e>
 8014040:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014044:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014048:	4632      	mov	r2, r6
 801404a:	4638      	mov	r0, r7
 801404c:	4798      	blx	r3
 801404e:	6923      	ldr	r3, [r4, #16]
 8014050:	3b01      	subs	r3, #1
 8014052:	6123      	str	r3, [r4, #16]
 8014054:	e7a6      	b.n	8013fa4 <_scanf_float+0x274>
 8014056:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801405a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801405e:	4632      	mov	r2, r6
 8014060:	4638      	mov	r0, r7
 8014062:	4798      	blx	r3
 8014064:	6923      	ldr	r3, [r4, #16]
 8014066:	3b01      	subs	r3, #1
 8014068:	6123      	str	r3, [r4, #16]
 801406a:	4545      	cmp	r5, r8
 801406c:	d8f3      	bhi.n	8014056 <_scanf_float+0x326>
 801406e:	e6a5      	b.n	8013dbc <_scanf_float+0x8c>
 8014070:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014074:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014078:	4632      	mov	r2, r6
 801407a:	4638      	mov	r0, r7
 801407c:	4798      	blx	r3
 801407e:	6923      	ldr	r3, [r4, #16]
 8014080:	3b01      	subs	r3, #1
 8014082:	6123      	str	r3, [r4, #16]
 8014084:	4545      	cmp	r5, r8
 8014086:	d8f3      	bhi.n	8014070 <_scanf_float+0x340>
 8014088:	e698      	b.n	8013dbc <_scanf_float+0x8c>
 801408a:	9b03      	ldr	r3, [sp, #12]
 801408c:	2b00      	cmp	r3, #0
 801408e:	d0bf      	beq.n	8014010 <_scanf_float+0x2e0>
 8014090:	9904      	ldr	r1, [sp, #16]
 8014092:	230a      	movs	r3, #10
 8014094:	4632      	mov	r2, r6
 8014096:	3101      	adds	r1, #1
 8014098:	4638      	mov	r0, r7
 801409a:	f000 ff55 	bl	8014f48 <_strtol_r>
 801409e:	9b03      	ldr	r3, [sp, #12]
 80140a0:	9d04      	ldr	r5, [sp, #16]
 80140a2:	1ac2      	subs	r2, r0, r3
 80140a4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80140a8:	429d      	cmp	r5, r3
 80140aa:	bf28      	it	cs
 80140ac:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80140b0:	490f      	ldr	r1, [pc, #60]	; (80140f0 <_scanf_float+0x3c0>)
 80140b2:	4628      	mov	r0, r5
 80140b4:	f000 f858 	bl	8014168 <siprintf>
 80140b8:	e7aa      	b.n	8014010 <_scanf_float+0x2e0>
 80140ba:	f015 0504 	ands.w	r5, r5, #4
 80140be:	d1b8      	bne.n	8014032 <_scanf_float+0x302>
 80140c0:	681f      	ldr	r7, [r3, #0]
 80140c2:	ee10 2a10 	vmov	r2, s0
 80140c6:	464b      	mov	r3, r9
 80140c8:	ee10 0a10 	vmov	r0, s0
 80140cc:	4649      	mov	r1, r9
 80140ce:	f7ec fd45 	bl	8000b5c <__aeabi_dcmpun>
 80140d2:	b128      	cbz	r0, 80140e0 <_scanf_float+0x3b0>
 80140d4:	4628      	mov	r0, r5
 80140d6:	f000 f80d 	bl	80140f4 <nanf>
 80140da:	ed87 0a00 	vstr	s0, [r7]
 80140de:	e7ab      	b.n	8014038 <_scanf_float+0x308>
 80140e0:	4640      	mov	r0, r8
 80140e2:	4649      	mov	r1, r9
 80140e4:	f7ec fd98 	bl	8000c18 <__aeabi_d2f>
 80140e8:	6038      	str	r0, [r7, #0]
 80140ea:	e7a5      	b.n	8014038 <_scanf_float+0x308>
 80140ec:	2600      	movs	r6, #0
 80140ee:	e666      	b.n	8013dbe <_scanf_float+0x8e>
 80140f0:	08017fea 	.word	0x08017fea

080140f4 <nanf>:
 80140f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80140fc <nanf+0x8>
 80140f8:	4770      	bx	lr
 80140fa:	bf00      	nop
 80140fc:	7fc00000 	.word	0x7fc00000

08014100 <sniprintf>:
 8014100:	b40c      	push	{r2, r3}
 8014102:	b530      	push	{r4, r5, lr}
 8014104:	4b17      	ldr	r3, [pc, #92]	; (8014164 <sniprintf+0x64>)
 8014106:	1e0c      	subs	r4, r1, #0
 8014108:	b09d      	sub	sp, #116	; 0x74
 801410a:	681d      	ldr	r5, [r3, #0]
 801410c:	da08      	bge.n	8014120 <sniprintf+0x20>
 801410e:	238b      	movs	r3, #139	; 0x8b
 8014110:	602b      	str	r3, [r5, #0]
 8014112:	f04f 30ff 	mov.w	r0, #4294967295
 8014116:	b01d      	add	sp, #116	; 0x74
 8014118:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801411c:	b002      	add	sp, #8
 801411e:	4770      	bx	lr
 8014120:	f44f 7302 	mov.w	r3, #520	; 0x208
 8014124:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014128:	bf14      	ite	ne
 801412a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801412e:	4623      	moveq	r3, r4
 8014130:	9304      	str	r3, [sp, #16]
 8014132:	9307      	str	r3, [sp, #28]
 8014134:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014138:	9002      	str	r0, [sp, #8]
 801413a:	9006      	str	r0, [sp, #24]
 801413c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014140:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014142:	ab21      	add	r3, sp, #132	; 0x84
 8014144:	a902      	add	r1, sp, #8
 8014146:	4628      	mov	r0, r5
 8014148:	9301      	str	r3, [sp, #4]
 801414a:	f002 fde7 	bl	8016d1c <_svfiprintf_r>
 801414e:	1c43      	adds	r3, r0, #1
 8014150:	bfbc      	itt	lt
 8014152:	238b      	movlt	r3, #139	; 0x8b
 8014154:	602b      	strlt	r3, [r5, #0]
 8014156:	2c00      	cmp	r4, #0
 8014158:	d0dd      	beq.n	8014116 <sniprintf+0x16>
 801415a:	9b02      	ldr	r3, [sp, #8]
 801415c:	2200      	movs	r2, #0
 801415e:	701a      	strb	r2, [r3, #0]
 8014160:	e7d9      	b.n	8014116 <sniprintf+0x16>
 8014162:	bf00      	nop
 8014164:	2000000c 	.word	0x2000000c

08014168 <siprintf>:
 8014168:	b40e      	push	{r1, r2, r3}
 801416a:	b500      	push	{lr}
 801416c:	b09c      	sub	sp, #112	; 0x70
 801416e:	ab1d      	add	r3, sp, #116	; 0x74
 8014170:	9002      	str	r0, [sp, #8]
 8014172:	9006      	str	r0, [sp, #24]
 8014174:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014178:	4809      	ldr	r0, [pc, #36]	; (80141a0 <siprintf+0x38>)
 801417a:	9107      	str	r1, [sp, #28]
 801417c:	9104      	str	r1, [sp, #16]
 801417e:	4909      	ldr	r1, [pc, #36]	; (80141a4 <siprintf+0x3c>)
 8014180:	f853 2b04 	ldr.w	r2, [r3], #4
 8014184:	9105      	str	r1, [sp, #20]
 8014186:	6800      	ldr	r0, [r0, #0]
 8014188:	9301      	str	r3, [sp, #4]
 801418a:	a902      	add	r1, sp, #8
 801418c:	f002 fdc6 	bl	8016d1c <_svfiprintf_r>
 8014190:	9b02      	ldr	r3, [sp, #8]
 8014192:	2200      	movs	r2, #0
 8014194:	701a      	strb	r2, [r3, #0]
 8014196:	b01c      	add	sp, #112	; 0x70
 8014198:	f85d eb04 	ldr.w	lr, [sp], #4
 801419c:	b003      	add	sp, #12
 801419e:	4770      	bx	lr
 80141a0:	2000000c 	.word	0x2000000c
 80141a4:	ffff0208 	.word	0xffff0208

080141a8 <siscanf>:
 80141a8:	b40e      	push	{r1, r2, r3}
 80141aa:	b530      	push	{r4, r5, lr}
 80141ac:	b09c      	sub	sp, #112	; 0x70
 80141ae:	ac1f      	add	r4, sp, #124	; 0x7c
 80141b0:	f44f 7201 	mov.w	r2, #516	; 0x204
 80141b4:	f854 5b04 	ldr.w	r5, [r4], #4
 80141b8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80141bc:	9002      	str	r0, [sp, #8]
 80141be:	9006      	str	r0, [sp, #24]
 80141c0:	f7ec f81e 	bl	8000200 <strlen>
 80141c4:	4b0b      	ldr	r3, [pc, #44]	; (80141f4 <siscanf+0x4c>)
 80141c6:	9003      	str	r0, [sp, #12]
 80141c8:	9007      	str	r0, [sp, #28]
 80141ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80141cc:	480a      	ldr	r0, [pc, #40]	; (80141f8 <siscanf+0x50>)
 80141ce:	9401      	str	r4, [sp, #4]
 80141d0:	2300      	movs	r3, #0
 80141d2:	930f      	str	r3, [sp, #60]	; 0x3c
 80141d4:	9314      	str	r3, [sp, #80]	; 0x50
 80141d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80141da:	f8ad 3016 	strh.w	r3, [sp, #22]
 80141de:	462a      	mov	r2, r5
 80141e0:	4623      	mov	r3, r4
 80141e2:	a902      	add	r1, sp, #8
 80141e4:	6800      	ldr	r0, [r0, #0]
 80141e6:	f002 feeb 	bl	8016fc0 <__ssvfiscanf_r>
 80141ea:	b01c      	add	sp, #112	; 0x70
 80141ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80141f0:	b003      	add	sp, #12
 80141f2:	4770      	bx	lr
 80141f4:	080141fd 	.word	0x080141fd
 80141f8:	2000000c 	.word	0x2000000c

080141fc <__seofread>:
 80141fc:	2000      	movs	r0, #0
 80141fe:	4770      	bx	lr

08014200 <strcpy>:
 8014200:	4603      	mov	r3, r0
 8014202:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014206:	f803 2b01 	strb.w	r2, [r3], #1
 801420a:	2a00      	cmp	r2, #0
 801420c:	d1f9      	bne.n	8014202 <strcpy+0x2>
 801420e:	4770      	bx	lr

08014210 <sulp>:
 8014210:	b570      	push	{r4, r5, r6, lr}
 8014212:	4604      	mov	r4, r0
 8014214:	460d      	mov	r5, r1
 8014216:	ec45 4b10 	vmov	d0, r4, r5
 801421a:	4616      	mov	r6, r2
 801421c:	f002 fb3a 	bl	8016894 <__ulp>
 8014220:	ec51 0b10 	vmov	r0, r1, d0
 8014224:	b17e      	cbz	r6, 8014246 <sulp+0x36>
 8014226:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801422a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801422e:	2b00      	cmp	r3, #0
 8014230:	dd09      	ble.n	8014246 <sulp+0x36>
 8014232:	051b      	lsls	r3, r3, #20
 8014234:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014238:	2400      	movs	r4, #0
 801423a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801423e:	4622      	mov	r2, r4
 8014240:	462b      	mov	r3, r5
 8014242:	f7ec f9f1 	bl	8000628 <__aeabi_dmul>
 8014246:	bd70      	pop	{r4, r5, r6, pc}

08014248 <_strtod_l>:
 8014248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801424c:	461f      	mov	r7, r3
 801424e:	b0a1      	sub	sp, #132	; 0x84
 8014250:	2300      	movs	r3, #0
 8014252:	4681      	mov	r9, r0
 8014254:	4638      	mov	r0, r7
 8014256:	460e      	mov	r6, r1
 8014258:	9217      	str	r2, [sp, #92]	; 0x5c
 801425a:	931c      	str	r3, [sp, #112]	; 0x70
 801425c:	f002 f824 	bl	80162a8 <__localeconv_l>
 8014260:	4680      	mov	r8, r0
 8014262:	6800      	ldr	r0, [r0, #0]
 8014264:	f7eb ffcc 	bl	8000200 <strlen>
 8014268:	f04f 0a00 	mov.w	sl, #0
 801426c:	4604      	mov	r4, r0
 801426e:	f04f 0b00 	mov.w	fp, #0
 8014272:	961b      	str	r6, [sp, #108]	; 0x6c
 8014274:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014276:	781a      	ldrb	r2, [r3, #0]
 8014278:	2a0d      	cmp	r2, #13
 801427a:	d832      	bhi.n	80142e2 <_strtod_l+0x9a>
 801427c:	2a09      	cmp	r2, #9
 801427e:	d236      	bcs.n	80142ee <_strtod_l+0xa6>
 8014280:	2a00      	cmp	r2, #0
 8014282:	d03e      	beq.n	8014302 <_strtod_l+0xba>
 8014284:	2300      	movs	r3, #0
 8014286:	930d      	str	r3, [sp, #52]	; 0x34
 8014288:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801428a:	782b      	ldrb	r3, [r5, #0]
 801428c:	2b30      	cmp	r3, #48	; 0x30
 801428e:	f040 80ac 	bne.w	80143ea <_strtod_l+0x1a2>
 8014292:	786b      	ldrb	r3, [r5, #1]
 8014294:	2b58      	cmp	r3, #88	; 0x58
 8014296:	d001      	beq.n	801429c <_strtod_l+0x54>
 8014298:	2b78      	cmp	r3, #120	; 0x78
 801429a:	d167      	bne.n	801436c <_strtod_l+0x124>
 801429c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801429e:	9301      	str	r3, [sp, #4]
 80142a0:	ab1c      	add	r3, sp, #112	; 0x70
 80142a2:	9300      	str	r3, [sp, #0]
 80142a4:	9702      	str	r7, [sp, #8]
 80142a6:	ab1d      	add	r3, sp, #116	; 0x74
 80142a8:	4a88      	ldr	r2, [pc, #544]	; (80144cc <_strtod_l+0x284>)
 80142aa:	a91b      	add	r1, sp, #108	; 0x6c
 80142ac:	4648      	mov	r0, r9
 80142ae:	f001 fd12 	bl	8015cd6 <__gethex>
 80142b2:	f010 0407 	ands.w	r4, r0, #7
 80142b6:	4606      	mov	r6, r0
 80142b8:	d005      	beq.n	80142c6 <_strtod_l+0x7e>
 80142ba:	2c06      	cmp	r4, #6
 80142bc:	d12b      	bne.n	8014316 <_strtod_l+0xce>
 80142be:	3501      	adds	r5, #1
 80142c0:	2300      	movs	r3, #0
 80142c2:	951b      	str	r5, [sp, #108]	; 0x6c
 80142c4:	930d      	str	r3, [sp, #52]	; 0x34
 80142c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	f040 859a 	bne.w	8014e02 <_strtod_l+0xbba>
 80142ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80142d0:	b1e3      	cbz	r3, 801430c <_strtod_l+0xc4>
 80142d2:	4652      	mov	r2, sl
 80142d4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80142d8:	ec43 2b10 	vmov	d0, r2, r3
 80142dc:	b021      	add	sp, #132	; 0x84
 80142de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142e2:	2a2b      	cmp	r2, #43	; 0x2b
 80142e4:	d015      	beq.n	8014312 <_strtod_l+0xca>
 80142e6:	2a2d      	cmp	r2, #45	; 0x2d
 80142e8:	d004      	beq.n	80142f4 <_strtod_l+0xac>
 80142ea:	2a20      	cmp	r2, #32
 80142ec:	d1ca      	bne.n	8014284 <_strtod_l+0x3c>
 80142ee:	3301      	adds	r3, #1
 80142f0:	931b      	str	r3, [sp, #108]	; 0x6c
 80142f2:	e7bf      	b.n	8014274 <_strtod_l+0x2c>
 80142f4:	2201      	movs	r2, #1
 80142f6:	920d      	str	r2, [sp, #52]	; 0x34
 80142f8:	1c5a      	adds	r2, r3, #1
 80142fa:	921b      	str	r2, [sp, #108]	; 0x6c
 80142fc:	785b      	ldrb	r3, [r3, #1]
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d1c2      	bne.n	8014288 <_strtod_l+0x40>
 8014302:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014304:	961b      	str	r6, [sp, #108]	; 0x6c
 8014306:	2b00      	cmp	r3, #0
 8014308:	f040 8579 	bne.w	8014dfe <_strtod_l+0xbb6>
 801430c:	4652      	mov	r2, sl
 801430e:	465b      	mov	r3, fp
 8014310:	e7e2      	b.n	80142d8 <_strtod_l+0x90>
 8014312:	2200      	movs	r2, #0
 8014314:	e7ef      	b.n	80142f6 <_strtod_l+0xae>
 8014316:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014318:	b13a      	cbz	r2, 801432a <_strtod_l+0xe2>
 801431a:	2135      	movs	r1, #53	; 0x35
 801431c:	a81e      	add	r0, sp, #120	; 0x78
 801431e:	f002 fbb1 	bl	8016a84 <__copybits>
 8014322:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014324:	4648      	mov	r0, r9
 8014326:	f002 f81d 	bl	8016364 <_Bfree>
 801432a:	3c01      	subs	r4, #1
 801432c:	2c04      	cmp	r4, #4
 801432e:	d806      	bhi.n	801433e <_strtod_l+0xf6>
 8014330:	e8df f004 	tbb	[pc, r4]
 8014334:	1714030a 	.word	0x1714030a
 8014338:	0a          	.byte	0x0a
 8014339:	00          	.byte	0x00
 801433a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801433e:	0730      	lsls	r0, r6, #28
 8014340:	d5c1      	bpl.n	80142c6 <_strtod_l+0x7e>
 8014342:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8014346:	e7be      	b.n	80142c6 <_strtod_l+0x7e>
 8014348:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801434c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801434e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014352:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014356:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801435a:	e7f0      	b.n	801433e <_strtod_l+0xf6>
 801435c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80144d0 <_strtod_l+0x288>
 8014360:	e7ed      	b.n	801433e <_strtod_l+0xf6>
 8014362:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8014366:	f04f 3aff 	mov.w	sl, #4294967295
 801436a:	e7e8      	b.n	801433e <_strtod_l+0xf6>
 801436c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801436e:	1c5a      	adds	r2, r3, #1
 8014370:	921b      	str	r2, [sp, #108]	; 0x6c
 8014372:	785b      	ldrb	r3, [r3, #1]
 8014374:	2b30      	cmp	r3, #48	; 0x30
 8014376:	d0f9      	beq.n	801436c <_strtod_l+0x124>
 8014378:	2b00      	cmp	r3, #0
 801437a:	d0a4      	beq.n	80142c6 <_strtod_l+0x7e>
 801437c:	2301      	movs	r3, #1
 801437e:	2500      	movs	r5, #0
 8014380:	9306      	str	r3, [sp, #24]
 8014382:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014384:	9308      	str	r3, [sp, #32]
 8014386:	9507      	str	r5, [sp, #28]
 8014388:	9505      	str	r5, [sp, #20]
 801438a:	220a      	movs	r2, #10
 801438c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801438e:	7807      	ldrb	r7, [r0, #0]
 8014390:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8014394:	b2d9      	uxtb	r1, r3
 8014396:	2909      	cmp	r1, #9
 8014398:	d929      	bls.n	80143ee <_strtod_l+0x1a6>
 801439a:	4622      	mov	r2, r4
 801439c:	f8d8 1000 	ldr.w	r1, [r8]
 80143a0:	f003 f8f8 	bl	8017594 <strncmp>
 80143a4:	2800      	cmp	r0, #0
 80143a6:	d031      	beq.n	801440c <_strtod_l+0x1c4>
 80143a8:	2000      	movs	r0, #0
 80143aa:	9c05      	ldr	r4, [sp, #20]
 80143ac:	9004      	str	r0, [sp, #16]
 80143ae:	463b      	mov	r3, r7
 80143b0:	4602      	mov	r2, r0
 80143b2:	2b65      	cmp	r3, #101	; 0x65
 80143b4:	d001      	beq.n	80143ba <_strtod_l+0x172>
 80143b6:	2b45      	cmp	r3, #69	; 0x45
 80143b8:	d114      	bne.n	80143e4 <_strtod_l+0x19c>
 80143ba:	b924      	cbnz	r4, 80143c6 <_strtod_l+0x17e>
 80143bc:	b910      	cbnz	r0, 80143c4 <_strtod_l+0x17c>
 80143be:	9b06      	ldr	r3, [sp, #24]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d09e      	beq.n	8014302 <_strtod_l+0xba>
 80143c4:	2400      	movs	r4, #0
 80143c6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80143c8:	1c73      	adds	r3, r6, #1
 80143ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80143cc:	7873      	ldrb	r3, [r6, #1]
 80143ce:	2b2b      	cmp	r3, #43	; 0x2b
 80143d0:	d078      	beq.n	80144c4 <_strtod_l+0x27c>
 80143d2:	2b2d      	cmp	r3, #45	; 0x2d
 80143d4:	d070      	beq.n	80144b8 <_strtod_l+0x270>
 80143d6:	f04f 0c00 	mov.w	ip, #0
 80143da:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80143de:	2f09      	cmp	r7, #9
 80143e0:	d97c      	bls.n	80144dc <_strtod_l+0x294>
 80143e2:	961b      	str	r6, [sp, #108]	; 0x6c
 80143e4:	f04f 0e00 	mov.w	lr, #0
 80143e8:	e09a      	b.n	8014520 <_strtod_l+0x2d8>
 80143ea:	2300      	movs	r3, #0
 80143ec:	e7c7      	b.n	801437e <_strtod_l+0x136>
 80143ee:	9905      	ldr	r1, [sp, #20]
 80143f0:	2908      	cmp	r1, #8
 80143f2:	bfdd      	ittte	le
 80143f4:	9907      	ldrle	r1, [sp, #28]
 80143f6:	fb02 3301 	mlale	r3, r2, r1, r3
 80143fa:	9307      	strle	r3, [sp, #28]
 80143fc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8014400:	9b05      	ldr	r3, [sp, #20]
 8014402:	3001      	adds	r0, #1
 8014404:	3301      	adds	r3, #1
 8014406:	9305      	str	r3, [sp, #20]
 8014408:	901b      	str	r0, [sp, #108]	; 0x6c
 801440a:	e7bf      	b.n	801438c <_strtod_l+0x144>
 801440c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801440e:	191a      	adds	r2, r3, r4
 8014410:	921b      	str	r2, [sp, #108]	; 0x6c
 8014412:	9a05      	ldr	r2, [sp, #20]
 8014414:	5d1b      	ldrb	r3, [r3, r4]
 8014416:	2a00      	cmp	r2, #0
 8014418:	d037      	beq.n	801448a <_strtod_l+0x242>
 801441a:	9c05      	ldr	r4, [sp, #20]
 801441c:	4602      	mov	r2, r0
 801441e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8014422:	2909      	cmp	r1, #9
 8014424:	d913      	bls.n	801444e <_strtod_l+0x206>
 8014426:	2101      	movs	r1, #1
 8014428:	9104      	str	r1, [sp, #16]
 801442a:	e7c2      	b.n	80143b2 <_strtod_l+0x16a>
 801442c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801442e:	1c5a      	adds	r2, r3, #1
 8014430:	921b      	str	r2, [sp, #108]	; 0x6c
 8014432:	785b      	ldrb	r3, [r3, #1]
 8014434:	3001      	adds	r0, #1
 8014436:	2b30      	cmp	r3, #48	; 0x30
 8014438:	d0f8      	beq.n	801442c <_strtod_l+0x1e4>
 801443a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801443e:	2a08      	cmp	r2, #8
 8014440:	f200 84e4 	bhi.w	8014e0c <_strtod_l+0xbc4>
 8014444:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8014446:	9208      	str	r2, [sp, #32]
 8014448:	4602      	mov	r2, r0
 801444a:	2000      	movs	r0, #0
 801444c:	4604      	mov	r4, r0
 801444e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8014452:	f100 0101 	add.w	r1, r0, #1
 8014456:	d012      	beq.n	801447e <_strtod_l+0x236>
 8014458:	440a      	add	r2, r1
 801445a:	eb00 0c04 	add.w	ip, r0, r4
 801445e:	4621      	mov	r1, r4
 8014460:	270a      	movs	r7, #10
 8014462:	458c      	cmp	ip, r1
 8014464:	d113      	bne.n	801448e <_strtod_l+0x246>
 8014466:	1821      	adds	r1, r4, r0
 8014468:	2908      	cmp	r1, #8
 801446a:	f104 0401 	add.w	r4, r4, #1
 801446e:	4404      	add	r4, r0
 8014470:	dc19      	bgt.n	80144a6 <_strtod_l+0x25e>
 8014472:	9b07      	ldr	r3, [sp, #28]
 8014474:	210a      	movs	r1, #10
 8014476:	fb01 e303 	mla	r3, r1, r3, lr
 801447a:	9307      	str	r3, [sp, #28]
 801447c:	2100      	movs	r1, #0
 801447e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014480:	1c58      	adds	r0, r3, #1
 8014482:	901b      	str	r0, [sp, #108]	; 0x6c
 8014484:	785b      	ldrb	r3, [r3, #1]
 8014486:	4608      	mov	r0, r1
 8014488:	e7c9      	b.n	801441e <_strtod_l+0x1d6>
 801448a:	9805      	ldr	r0, [sp, #20]
 801448c:	e7d3      	b.n	8014436 <_strtod_l+0x1ee>
 801448e:	2908      	cmp	r1, #8
 8014490:	f101 0101 	add.w	r1, r1, #1
 8014494:	dc03      	bgt.n	801449e <_strtod_l+0x256>
 8014496:	9b07      	ldr	r3, [sp, #28]
 8014498:	437b      	muls	r3, r7
 801449a:	9307      	str	r3, [sp, #28]
 801449c:	e7e1      	b.n	8014462 <_strtod_l+0x21a>
 801449e:	2910      	cmp	r1, #16
 80144a0:	bfd8      	it	le
 80144a2:	437d      	mulle	r5, r7
 80144a4:	e7dd      	b.n	8014462 <_strtod_l+0x21a>
 80144a6:	2c10      	cmp	r4, #16
 80144a8:	bfdc      	itt	le
 80144aa:	210a      	movle	r1, #10
 80144ac:	fb01 e505 	mlale	r5, r1, r5, lr
 80144b0:	e7e4      	b.n	801447c <_strtod_l+0x234>
 80144b2:	2301      	movs	r3, #1
 80144b4:	9304      	str	r3, [sp, #16]
 80144b6:	e781      	b.n	80143bc <_strtod_l+0x174>
 80144b8:	f04f 0c01 	mov.w	ip, #1
 80144bc:	1cb3      	adds	r3, r6, #2
 80144be:	931b      	str	r3, [sp, #108]	; 0x6c
 80144c0:	78b3      	ldrb	r3, [r6, #2]
 80144c2:	e78a      	b.n	80143da <_strtod_l+0x192>
 80144c4:	f04f 0c00 	mov.w	ip, #0
 80144c8:	e7f8      	b.n	80144bc <_strtod_l+0x274>
 80144ca:	bf00      	nop
 80144cc:	08017ff0 	.word	0x08017ff0
 80144d0:	7ff00000 	.word	0x7ff00000
 80144d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80144d6:	1c5f      	adds	r7, r3, #1
 80144d8:	971b      	str	r7, [sp, #108]	; 0x6c
 80144da:	785b      	ldrb	r3, [r3, #1]
 80144dc:	2b30      	cmp	r3, #48	; 0x30
 80144de:	d0f9      	beq.n	80144d4 <_strtod_l+0x28c>
 80144e0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80144e4:	2f08      	cmp	r7, #8
 80144e6:	f63f af7d 	bhi.w	80143e4 <_strtod_l+0x19c>
 80144ea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80144ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80144f0:	930a      	str	r3, [sp, #40]	; 0x28
 80144f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80144f4:	1c5f      	adds	r7, r3, #1
 80144f6:	971b      	str	r7, [sp, #108]	; 0x6c
 80144f8:	785b      	ldrb	r3, [r3, #1]
 80144fa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80144fe:	f1b8 0f09 	cmp.w	r8, #9
 8014502:	d937      	bls.n	8014574 <_strtod_l+0x32c>
 8014504:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014506:	1a7f      	subs	r7, r7, r1
 8014508:	2f08      	cmp	r7, #8
 801450a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801450e:	dc37      	bgt.n	8014580 <_strtod_l+0x338>
 8014510:	45be      	cmp	lr, r7
 8014512:	bfa8      	it	ge
 8014514:	46be      	movge	lr, r7
 8014516:	f1bc 0f00 	cmp.w	ip, #0
 801451a:	d001      	beq.n	8014520 <_strtod_l+0x2d8>
 801451c:	f1ce 0e00 	rsb	lr, lr, #0
 8014520:	2c00      	cmp	r4, #0
 8014522:	d151      	bne.n	80145c8 <_strtod_l+0x380>
 8014524:	2800      	cmp	r0, #0
 8014526:	f47f aece 	bne.w	80142c6 <_strtod_l+0x7e>
 801452a:	9a06      	ldr	r2, [sp, #24]
 801452c:	2a00      	cmp	r2, #0
 801452e:	f47f aeca 	bne.w	80142c6 <_strtod_l+0x7e>
 8014532:	9a04      	ldr	r2, [sp, #16]
 8014534:	2a00      	cmp	r2, #0
 8014536:	f47f aee4 	bne.w	8014302 <_strtod_l+0xba>
 801453a:	2b4e      	cmp	r3, #78	; 0x4e
 801453c:	d027      	beq.n	801458e <_strtod_l+0x346>
 801453e:	dc21      	bgt.n	8014584 <_strtod_l+0x33c>
 8014540:	2b49      	cmp	r3, #73	; 0x49
 8014542:	f47f aede 	bne.w	8014302 <_strtod_l+0xba>
 8014546:	49a0      	ldr	r1, [pc, #640]	; (80147c8 <_strtod_l+0x580>)
 8014548:	a81b      	add	r0, sp, #108	; 0x6c
 801454a:	f001 fdf7 	bl	801613c <__match>
 801454e:	2800      	cmp	r0, #0
 8014550:	f43f aed7 	beq.w	8014302 <_strtod_l+0xba>
 8014554:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014556:	499d      	ldr	r1, [pc, #628]	; (80147cc <_strtod_l+0x584>)
 8014558:	3b01      	subs	r3, #1
 801455a:	a81b      	add	r0, sp, #108	; 0x6c
 801455c:	931b      	str	r3, [sp, #108]	; 0x6c
 801455e:	f001 fded 	bl	801613c <__match>
 8014562:	b910      	cbnz	r0, 801456a <_strtod_l+0x322>
 8014564:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014566:	3301      	adds	r3, #1
 8014568:	931b      	str	r3, [sp, #108]	; 0x6c
 801456a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80147e0 <_strtod_l+0x598>
 801456e:	f04f 0a00 	mov.w	sl, #0
 8014572:	e6a8      	b.n	80142c6 <_strtod_l+0x7e>
 8014574:	210a      	movs	r1, #10
 8014576:	fb01 3e0e 	mla	lr, r1, lr, r3
 801457a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801457e:	e7b8      	b.n	80144f2 <_strtod_l+0x2aa>
 8014580:	46be      	mov	lr, r7
 8014582:	e7c8      	b.n	8014516 <_strtod_l+0x2ce>
 8014584:	2b69      	cmp	r3, #105	; 0x69
 8014586:	d0de      	beq.n	8014546 <_strtod_l+0x2fe>
 8014588:	2b6e      	cmp	r3, #110	; 0x6e
 801458a:	f47f aeba 	bne.w	8014302 <_strtod_l+0xba>
 801458e:	4990      	ldr	r1, [pc, #576]	; (80147d0 <_strtod_l+0x588>)
 8014590:	a81b      	add	r0, sp, #108	; 0x6c
 8014592:	f001 fdd3 	bl	801613c <__match>
 8014596:	2800      	cmp	r0, #0
 8014598:	f43f aeb3 	beq.w	8014302 <_strtod_l+0xba>
 801459c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801459e:	781b      	ldrb	r3, [r3, #0]
 80145a0:	2b28      	cmp	r3, #40	; 0x28
 80145a2:	d10e      	bne.n	80145c2 <_strtod_l+0x37a>
 80145a4:	aa1e      	add	r2, sp, #120	; 0x78
 80145a6:	498b      	ldr	r1, [pc, #556]	; (80147d4 <_strtod_l+0x58c>)
 80145a8:	a81b      	add	r0, sp, #108	; 0x6c
 80145aa:	f001 fddb 	bl	8016164 <__hexnan>
 80145ae:	2805      	cmp	r0, #5
 80145b0:	d107      	bne.n	80145c2 <_strtod_l+0x37a>
 80145b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80145b4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80145b8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80145bc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80145c0:	e681      	b.n	80142c6 <_strtod_l+0x7e>
 80145c2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80147e8 <_strtod_l+0x5a0>
 80145c6:	e7d2      	b.n	801456e <_strtod_l+0x326>
 80145c8:	ebae 0302 	sub.w	r3, lr, r2
 80145cc:	9306      	str	r3, [sp, #24]
 80145ce:	9b05      	ldr	r3, [sp, #20]
 80145d0:	9807      	ldr	r0, [sp, #28]
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	bf08      	it	eq
 80145d6:	4623      	moveq	r3, r4
 80145d8:	2c10      	cmp	r4, #16
 80145da:	9305      	str	r3, [sp, #20]
 80145dc:	46a0      	mov	r8, r4
 80145de:	bfa8      	it	ge
 80145e0:	f04f 0810 	movge.w	r8, #16
 80145e4:	f7eb ffa6 	bl	8000534 <__aeabi_ui2d>
 80145e8:	2c09      	cmp	r4, #9
 80145ea:	4682      	mov	sl, r0
 80145ec:	468b      	mov	fp, r1
 80145ee:	dc13      	bgt.n	8014618 <_strtod_l+0x3d0>
 80145f0:	9b06      	ldr	r3, [sp, #24]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	f43f ae67 	beq.w	80142c6 <_strtod_l+0x7e>
 80145f8:	9b06      	ldr	r3, [sp, #24]
 80145fa:	dd7a      	ble.n	80146f2 <_strtod_l+0x4aa>
 80145fc:	2b16      	cmp	r3, #22
 80145fe:	dc61      	bgt.n	80146c4 <_strtod_l+0x47c>
 8014600:	4a75      	ldr	r2, [pc, #468]	; (80147d8 <_strtod_l+0x590>)
 8014602:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8014606:	e9de 0100 	ldrd	r0, r1, [lr]
 801460a:	4652      	mov	r2, sl
 801460c:	465b      	mov	r3, fp
 801460e:	f7ec f80b 	bl	8000628 <__aeabi_dmul>
 8014612:	4682      	mov	sl, r0
 8014614:	468b      	mov	fp, r1
 8014616:	e656      	b.n	80142c6 <_strtod_l+0x7e>
 8014618:	4b6f      	ldr	r3, [pc, #444]	; (80147d8 <_strtod_l+0x590>)
 801461a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801461e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014622:	f7ec f801 	bl	8000628 <__aeabi_dmul>
 8014626:	4606      	mov	r6, r0
 8014628:	4628      	mov	r0, r5
 801462a:	460f      	mov	r7, r1
 801462c:	f7eb ff82 	bl	8000534 <__aeabi_ui2d>
 8014630:	4602      	mov	r2, r0
 8014632:	460b      	mov	r3, r1
 8014634:	4630      	mov	r0, r6
 8014636:	4639      	mov	r1, r7
 8014638:	f7eb fe40 	bl	80002bc <__adddf3>
 801463c:	2c0f      	cmp	r4, #15
 801463e:	4682      	mov	sl, r0
 8014640:	468b      	mov	fp, r1
 8014642:	ddd5      	ble.n	80145f0 <_strtod_l+0x3a8>
 8014644:	9b06      	ldr	r3, [sp, #24]
 8014646:	eba4 0808 	sub.w	r8, r4, r8
 801464a:	4498      	add	r8, r3
 801464c:	f1b8 0f00 	cmp.w	r8, #0
 8014650:	f340 8096 	ble.w	8014780 <_strtod_l+0x538>
 8014654:	f018 030f 	ands.w	r3, r8, #15
 8014658:	d00a      	beq.n	8014670 <_strtod_l+0x428>
 801465a:	495f      	ldr	r1, [pc, #380]	; (80147d8 <_strtod_l+0x590>)
 801465c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014660:	4652      	mov	r2, sl
 8014662:	465b      	mov	r3, fp
 8014664:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014668:	f7eb ffde 	bl	8000628 <__aeabi_dmul>
 801466c:	4682      	mov	sl, r0
 801466e:	468b      	mov	fp, r1
 8014670:	f038 080f 	bics.w	r8, r8, #15
 8014674:	d073      	beq.n	801475e <_strtod_l+0x516>
 8014676:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801467a:	dd47      	ble.n	801470c <_strtod_l+0x4c4>
 801467c:	2400      	movs	r4, #0
 801467e:	46a0      	mov	r8, r4
 8014680:	9407      	str	r4, [sp, #28]
 8014682:	9405      	str	r4, [sp, #20]
 8014684:	2322      	movs	r3, #34	; 0x22
 8014686:	f8df b158 	ldr.w	fp, [pc, #344]	; 80147e0 <_strtod_l+0x598>
 801468a:	f8c9 3000 	str.w	r3, [r9]
 801468e:	f04f 0a00 	mov.w	sl, #0
 8014692:	9b07      	ldr	r3, [sp, #28]
 8014694:	2b00      	cmp	r3, #0
 8014696:	f43f ae16 	beq.w	80142c6 <_strtod_l+0x7e>
 801469a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801469c:	4648      	mov	r0, r9
 801469e:	f001 fe61 	bl	8016364 <_Bfree>
 80146a2:	9905      	ldr	r1, [sp, #20]
 80146a4:	4648      	mov	r0, r9
 80146a6:	f001 fe5d 	bl	8016364 <_Bfree>
 80146aa:	4641      	mov	r1, r8
 80146ac:	4648      	mov	r0, r9
 80146ae:	f001 fe59 	bl	8016364 <_Bfree>
 80146b2:	9907      	ldr	r1, [sp, #28]
 80146b4:	4648      	mov	r0, r9
 80146b6:	f001 fe55 	bl	8016364 <_Bfree>
 80146ba:	4621      	mov	r1, r4
 80146bc:	4648      	mov	r0, r9
 80146be:	f001 fe51 	bl	8016364 <_Bfree>
 80146c2:	e600      	b.n	80142c6 <_strtod_l+0x7e>
 80146c4:	9a06      	ldr	r2, [sp, #24]
 80146c6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80146ca:	4293      	cmp	r3, r2
 80146cc:	dbba      	blt.n	8014644 <_strtod_l+0x3fc>
 80146ce:	4d42      	ldr	r5, [pc, #264]	; (80147d8 <_strtod_l+0x590>)
 80146d0:	f1c4 040f 	rsb	r4, r4, #15
 80146d4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80146d8:	4652      	mov	r2, sl
 80146da:	465b      	mov	r3, fp
 80146dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80146e0:	f7eb ffa2 	bl	8000628 <__aeabi_dmul>
 80146e4:	9b06      	ldr	r3, [sp, #24]
 80146e6:	1b1c      	subs	r4, r3, r4
 80146e8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80146ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80146f0:	e78d      	b.n	801460e <_strtod_l+0x3c6>
 80146f2:	f113 0f16 	cmn.w	r3, #22
 80146f6:	dba5      	blt.n	8014644 <_strtod_l+0x3fc>
 80146f8:	4a37      	ldr	r2, [pc, #220]	; (80147d8 <_strtod_l+0x590>)
 80146fa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80146fe:	e9d2 2300 	ldrd	r2, r3, [r2]
 8014702:	4650      	mov	r0, sl
 8014704:	4659      	mov	r1, fp
 8014706:	f7ec f8b9 	bl	800087c <__aeabi_ddiv>
 801470a:	e782      	b.n	8014612 <_strtod_l+0x3ca>
 801470c:	2300      	movs	r3, #0
 801470e:	4e33      	ldr	r6, [pc, #204]	; (80147dc <_strtod_l+0x594>)
 8014710:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014714:	4650      	mov	r0, sl
 8014716:	4659      	mov	r1, fp
 8014718:	461d      	mov	r5, r3
 801471a:	f1b8 0f01 	cmp.w	r8, #1
 801471e:	dc21      	bgt.n	8014764 <_strtod_l+0x51c>
 8014720:	b10b      	cbz	r3, 8014726 <_strtod_l+0x4de>
 8014722:	4682      	mov	sl, r0
 8014724:	468b      	mov	fp, r1
 8014726:	4b2d      	ldr	r3, [pc, #180]	; (80147dc <_strtod_l+0x594>)
 8014728:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801472c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014730:	4652      	mov	r2, sl
 8014732:	465b      	mov	r3, fp
 8014734:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014738:	f7eb ff76 	bl	8000628 <__aeabi_dmul>
 801473c:	4b28      	ldr	r3, [pc, #160]	; (80147e0 <_strtod_l+0x598>)
 801473e:	460a      	mov	r2, r1
 8014740:	400b      	ands	r3, r1
 8014742:	4928      	ldr	r1, [pc, #160]	; (80147e4 <_strtod_l+0x59c>)
 8014744:	428b      	cmp	r3, r1
 8014746:	4682      	mov	sl, r0
 8014748:	d898      	bhi.n	801467c <_strtod_l+0x434>
 801474a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801474e:	428b      	cmp	r3, r1
 8014750:	bf86      	itte	hi
 8014752:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80147ec <_strtod_l+0x5a4>
 8014756:	f04f 3aff 	movhi.w	sl, #4294967295
 801475a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801475e:	2300      	movs	r3, #0
 8014760:	9304      	str	r3, [sp, #16]
 8014762:	e077      	b.n	8014854 <_strtod_l+0x60c>
 8014764:	f018 0f01 	tst.w	r8, #1
 8014768:	d006      	beq.n	8014778 <_strtod_l+0x530>
 801476a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801476e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014772:	f7eb ff59 	bl	8000628 <__aeabi_dmul>
 8014776:	2301      	movs	r3, #1
 8014778:	3501      	adds	r5, #1
 801477a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801477e:	e7cc      	b.n	801471a <_strtod_l+0x4d2>
 8014780:	d0ed      	beq.n	801475e <_strtod_l+0x516>
 8014782:	f1c8 0800 	rsb	r8, r8, #0
 8014786:	f018 020f 	ands.w	r2, r8, #15
 801478a:	d00a      	beq.n	80147a2 <_strtod_l+0x55a>
 801478c:	4b12      	ldr	r3, [pc, #72]	; (80147d8 <_strtod_l+0x590>)
 801478e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014792:	4650      	mov	r0, sl
 8014794:	4659      	mov	r1, fp
 8014796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801479a:	f7ec f86f 	bl	800087c <__aeabi_ddiv>
 801479e:	4682      	mov	sl, r0
 80147a0:	468b      	mov	fp, r1
 80147a2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80147a6:	d0da      	beq.n	801475e <_strtod_l+0x516>
 80147a8:	f1b8 0f1f 	cmp.w	r8, #31
 80147ac:	dd20      	ble.n	80147f0 <_strtod_l+0x5a8>
 80147ae:	2400      	movs	r4, #0
 80147b0:	46a0      	mov	r8, r4
 80147b2:	9407      	str	r4, [sp, #28]
 80147b4:	9405      	str	r4, [sp, #20]
 80147b6:	2322      	movs	r3, #34	; 0x22
 80147b8:	f04f 0a00 	mov.w	sl, #0
 80147bc:	f04f 0b00 	mov.w	fp, #0
 80147c0:	f8c9 3000 	str.w	r3, [r9]
 80147c4:	e765      	b.n	8014692 <_strtod_l+0x44a>
 80147c6:	bf00      	nop
 80147c8:	08017fbd 	.word	0x08017fbd
 80147cc:	08018043 	.word	0x08018043
 80147d0:	08017fc5 	.word	0x08017fc5
 80147d4:	08018004 	.word	0x08018004
 80147d8:	080180e8 	.word	0x080180e8
 80147dc:	080180c0 	.word	0x080180c0
 80147e0:	7ff00000 	.word	0x7ff00000
 80147e4:	7ca00000 	.word	0x7ca00000
 80147e8:	fff80000 	.word	0xfff80000
 80147ec:	7fefffff 	.word	0x7fefffff
 80147f0:	f018 0310 	ands.w	r3, r8, #16
 80147f4:	bf18      	it	ne
 80147f6:	236a      	movne	r3, #106	; 0x6a
 80147f8:	4da0      	ldr	r5, [pc, #640]	; (8014a7c <_strtod_l+0x834>)
 80147fa:	9304      	str	r3, [sp, #16]
 80147fc:	4650      	mov	r0, sl
 80147fe:	4659      	mov	r1, fp
 8014800:	2300      	movs	r3, #0
 8014802:	f1b8 0f00 	cmp.w	r8, #0
 8014806:	f300 810a 	bgt.w	8014a1e <_strtod_l+0x7d6>
 801480a:	b10b      	cbz	r3, 8014810 <_strtod_l+0x5c8>
 801480c:	4682      	mov	sl, r0
 801480e:	468b      	mov	fp, r1
 8014810:	9b04      	ldr	r3, [sp, #16]
 8014812:	b1bb      	cbz	r3, 8014844 <_strtod_l+0x5fc>
 8014814:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014818:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801481c:	2b00      	cmp	r3, #0
 801481e:	4659      	mov	r1, fp
 8014820:	dd10      	ble.n	8014844 <_strtod_l+0x5fc>
 8014822:	2b1f      	cmp	r3, #31
 8014824:	f340 8107 	ble.w	8014a36 <_strtod_l+0x7ee>
 8014828:	2b34      	cmp	r3, #52	; 0x34
 801482a:	bfde      	ittt	le
 801482c:	3b20      	suble	r3, #32
 801482e:	f04f 32ff 	movle.w	r2, #4294967295
 8014832:	fa02 f303 	lslle.w	r3, r2, r3
 8014836:	f04f 0a00 	mov.w	sl, #0
 801483a:	bfcc      	ite	gt
 801483c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014840:	ea03 0b01 	andle.w	fp, r3, r1
 8014844:	2200      	movs	r2, #0
 8014846:	2300      	movs	r3, #0
 8014848:	4650      	mov	r0, sl
 801484a:	4659      	mov	r1, fp
 801484c:	f7ec f954 	bl	8000af8 <__aeabi_dcmpeq>
 8014850:	2800      	cmp	r0, #0
 8014852:	d1ac      	bne.n	80147ae <_strtod_l+0x566>
 8014854:	9b07      	ldr	r3, [sp, #28]
 8014856:	9300      	str	r3, [sp, #0]
 8014858:	9a05      	ldr	r2, [sp, #20]
 801485a:	9908      	ldr	r1, [sp, #32]
 801485c:	4623      	mov	r3, r4
 801485e:	4648      	mov	r0, r9
 8014860:	f001 fdd2 	bl	8016408 <__s2b>
 8014864:	9007      	str	r0, [sp, #28]
 8014866:	2800      	cmp	r0, #0
 8014868:	f43f af08 	beq.w	801467c <_strtod_l+0x434>
 801486c:	9a06      	ldr	r2, [sp, #24]
 801486e:	9b06      	ldr	r3, [sp, #24]
 8014870:	2a00      	cmp	r2, #0
 8014872:	f1c3 0300 	rsb	r3, r3, #0
 8014876:	bfa8      	it	ge
 8014878:	2300      	movge	r3, #0
 801487a:	930e      	str	r3, [sp, #56]	; 0x38
 801487c:	2400      	movs	r4, #0
 801487e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014882:	9316      	str	r3, [sp, #88]	; 0x58
 8014884:	46a0      	mov	r8, r4
 8014886:	9b07      	ldr	r3, [sp, #28]
 8014888:	4648      	mov	r0, r9
 801488a:	6859      	ldr	r1, [r3, #4]
 801488c:	f001 fd36 	bl	80162fc <_Balloc>
 8014890:	9005      	str	r0, [sp, #20]
 8014892:	2800      	cmp	r0, #0
 8014894:	f43f aef6 	beq.w	8014684 <_strtod_l+0x43c>
 8014898:	9b07      	ldr	r3, [sp, #28]
 801489a:	691a      	ldr	r2, [r3, #16]
 801489c:	3202      	adds	r2, #2
 801489e:	f103 010c 	add.w	r1, r3, #12
 80148a2:	0092      	lsls	r2, r2, #2
 80148a4:	300c      	adds	r0, #12
 80148a6:	f7fe fdd3 	bl	8013450 <memcpy>
 80148aa:	aa1e      	add	r2, sp, #120	; 0x78
 80148ac:	a91d      	add	r1, sp, #116	; 0x74
 80148ae:	ec4b ab10 	vmov	d0, sl, fp
 80148b2:	4648      	mov	r0, r9
 80148b4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80148b8:	f002 f862 	bl	8016980 <__d2b>
 80148bc:	901c      	str	r0, [sp, #112]	; 0x70
 80148be:	2800      	cmp	r0, #0
 80148c0:	f43f aee0 	beq.w	8014684 <_strtod_l+0x43c>
 80148c4:	2101      	movs	r1, #1
 80148c6:	4648      	mov	r0, r9
 80148c8:	f001 fe2a 	bl	8016520 <__i2b>
 80148cc:	4680      	mov	r8, r0
 80148ce:	2800      	cmp	r0, #0
 80148d0:	f43f aed8 	beq.w	8014684 <_strtod_l+0x43c>
 80148d4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80148d6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80148d8:	2e00      	cmp	r6, #0
 80148da:	bfab      	itete	ge
 80148dc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80148de:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80148e0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80148e2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80148e4:	bfac      	ite	ge
 80148e6:	18f7      	addge	r7, r6, r3
 80148e8:	1b9d      	sublt	r5, r3, r6
 80148ea:	9b04      	ldr	r3, [sp, #16]
 80148ec:	1af6      	subs	r6, r6, r3
 80148ee:	4416      	add	r6, r2
 80148f0:	4b63      	ldr	r3, [pc, #396]	; (8014a80 <_strtod_l+0x838>)
 80148f2:	3e01      	subs	r6, #1
 80148f4:	429e      	cmp	r6, r3
 80148f6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80148fa:	f280 80af 	bge.w	8014a5c <_strtod_l+0x814>
 80148fe:	1b9b      	subs	r3, r3, r6
 8014900:	2b1f      	cmp	r3, #31
 8014902:	eba2 0203 	sub.w	r2, r2, r3
 8014906:	f04f 0101 	mov.w	r1, #1
 801490a:	f300 809b 	bgt.w	8014a44 <_strtod_l+0x7fc>
 801490e:	fa01 f303 	lsl.w	r3, r1, r3
 8014912:	930f      	str	r3, [sp, #60]	; 0x3c
 8014914:	2300      	movs	r3, #0
 8014916:	930a      	str	r3, [sp, #40]	; 0x28
 8014918:	18be      	adds	r6, r7, r2
 801491a:	9b04      	ldr	r3, [sp, #16]
 801491c:	42b7      	cmp	r7, r6
 801491e:	4415      	add	r5, r2
 8014920:	441d      	add	r5, r3
 8014922:	463b      	mov	r3, r7
 8014924:	bfa8      	it	ge
 8014926:	4633      	movge	r3, r6
 8014928:	42ab      	cmp	r3, r5
 801492a:	bfa8      	it	ge
 801492c:	462b      	movge	r3, r5
 801492e:	2b00      	cmp	r3, #0
 8014930:	bfc2      	ittt	gt
 8014932:	1af6      	subgt	r6, r6, r3
 8014934:	1aed      	subgt	r5, r5, r3
 8014936:	1aff      	subgt	r7, r7, r3
 8014938:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801493a:	b1bb      	cbz	r3, 801496c <_strtod_l+0x724>
 801493c:	4641      	mov	r1, r8
 801493e:	461a      	mov	r2, r3
 8014940:	4648      	mov	r0, r9
 8014942:	f001 fe8d 	bl	8016660 <__pow5mult>
 8014946:	4680      	mov	r8, r0
 8014948:	2800      	cmp	r0, #0
 801494a:	f43f ae9b 	beq.w	8014684 <_strtod_l+0x43c>
 801494e:	4601      	mov	r1, r0
 8014950:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014952:	4648      	mov	r0, r9
 8014954:	f001 fded 	bl	8016532 <__multiply>
 8014958:	900c      	str	r0, [sp, #48]	; 0x30
 801495a:	2800      	cmp	r0, #0
 801495c:	f43f ae92 	beq.w	8014684 <_strtod_l+0x43c>
 8014960:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014962:	4648      	mov	r0, r9
 8014964:	f001 fcfe 	bl	8016364 <_Bfree>
 8014968:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801496a:	931c      	str	r3, [sp, #112]	; 0x70
 801496c:	2e00      	cmp	r6, #0
 801496e:	dc7a      	bgt.n	8014a66 <_strtod_l+0x81e>
 8014970:	9b06      	ldr	r3, [sp, #24]
 8014972:	2b00      	cmp	r3, #0
 8014974:	dd08      	ble.n	8014988 <_strtod_l+0x740>
 8014976:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014978:	9905      	ldr	r1, [sp, #20]
 801497a:	4648      	mov	r0, r9
 801497c:	f001 fe70 	bl	8016660 <__pow5mult>
 8014980:	9005      	str	r0, [sp, #20]
 8014982:	2800      	cmp	r0, #0
 8014984:	f43f ae7e 	beq.w	8014684 <_strtod_l+0x43c>
 8014988:	2d00      	cmp	r5, #0
 801498a:	dd08      	ble.n	801499e <_strtod_l+0x756>
 801498c:	462a      	mov	r2, r5
 801498e:	9905      	ldr	r1, [sp, #20]
 8014990:	4648      	mov	r0, r9
 8014992:	f001 feb3 	bl	80166fc <__lshift>
 8014996:	9005      	str	r0, [sp, #20]
 8014998:	2800      	cmp	r0, #0
 801499a:	f43f ae73 	beq.w	8014684 <_strtod_l+0x43c>
 801499e:	2f00      	cmp	r7, #0
 80149a0:	dd08      	ble.n	80149b4 <_strtod_l+0x76c>
 80149a2:	4641      	mov	r1, r8
 80149a4:	463a      	mov	r2, r7
 80149a6:	4648      	mov	r0, r9
 80149a8:	f001 fea8 	bl	80166fc <__lshift>
 80149ac:	4680      	mov	r8, r0
 80149ae:	2800      	cmp	r0, #0
 80149b0:	f43f ae68 	beq.w	8014684 <_strtod_l+0x43c>
 80149b4:	9a05      	ldr	r2, [sp, #20]
 80149b6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80149b8:	4648      	mov	r0, r9
 80149ba:	f001 ff0d 	bl	80167d8 <__mdiff>
 80149be:	4604      	mov	r4, r0
 80149c0:	2800      	cmp	r0, #0
 80149c2:	f43f ae5f 	beq.w	8014684 <_strtod_l+0x43c>
 80149c6:	68c3      	ldr	r3, [r0, #12]
 80149c8:	930c      	str	r3, [sp, #48]	; 0x30
 80149ca:	2300      	movs	r3, #0
 80149cc:	60c3      	str	r3, [r0, #12]
 80149ce:	4641      	mov	r1, r8
 80149d0:	f001 fee8 	bl	80167a4 <__mcmp>
 80149d4:	2800      	cmp	r0, #0
 80149d6:	da55      	bge.n	8014a84 <_strtod_l+0x83c>
 80149d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80149da:	b9e3      	cbnz	r3, 8014a16 <_strtod_l+0x7ce>
 80149dc:	f1ba 0f00 	cmp.w	sl, #0
 80149e0:	d119      	bne.n	8014a16 <_strtod_l+0x7ce>
 80149e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80149e6:	b9b3      	cbnz	r3, 8014a16 <_strtod_l+0x7ce>
 80149e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80149ec:	0d1b      	lsrs	r3, r3, #20
 80149ee:	051b      	lsls	r3, r3, #20
 80149f0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80149f4:	d90f      	bls.n	8014a16 <_strtod_l+0x7ce>
 80149f6:	6963      	ldr	r3, [r4, #20]
 80149f8:	b913      	cbnz	r3, 8014a00 <_strtod_l+0x7b8>
 80149fa:	6923      	ldr	r3, [r4, #16]
 80149fc:	2b01      	cmp	r3, #1
 80149fe:	dd0a      	ble.n	8014a16 <_strtod_l+0x7ce>
 8014a00:	4621      	mov	r1, r4
 8014a02:	2201      	movs	r2, #1
 8014a04:	4648      	mov	r0, r9
 8014a06:	f001 fe79 	bl	80166fc <__lshift>
 8014a0a:	4641      	mov	r1, r8
 8014a0c:	4604      	mov	r4, r0
 8014a0e:	f001 fec9 	bl	80167a4 <__mcmp>
 8014a12:	2800      	cmp	r0, #0
 8014a14:	dc67      	bgt.n	8014ae6 <_strtod_l+0x89e>
 8014a16:	9b04      	ldr	r3, [sp, #16]
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d171      	bne.n	8014b00 <_strtod_l+0x8b8>
 8014a1c:	e63d      	b.n	801469a <_strtod_l+0x452>
 8014a1e:	f018 0f01 	tst.w	r8, #1
 8014a22:	d004      	beq.n	8014a2e <_strtod_l+0x7e6>
 8014a24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014a28:	f7eb fdfe 	bl	8000628 <__aeabi_dmul>
 8014a2c:	2301      	movs	r3, #1
 8014a2e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014a32:	3508      	adds	r5, #8
 8014a34:	e6e5      	b.n	8014802 <_strtod_l+0x5ba>
 8014a36:	f04f 32ff 	mov.w	r2, #4294967295
 8014a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8014a3e:	ea03 0a0a 	and.w	sl, r3, sl
 8014a42:	e6ff      	b.n	8014844 <_strtod_l+0x5fc>
 8014a44:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014a48:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014a4c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014a50:	36e2      	adds	r6, #226	; 0xe2
 8014a52:	fa01 f306 	lsl.w	r3, r1, r6
 8014a56:	930a      	str	r3, [sp, #40]	; 0x28
 8014a58:	910f      	str	r1, [sp, #60]	; 0x3c
 8014a5a:	e75d      	b.n	8014918 <_strtod_l+0x6d0>
 8014a5c:	2300      	movs	r3, #0
 8014a5e:	930a      	str	r3, [sp, #40]	; 0x28
 8014a60:	2301      	movs	r3, #1
 8014a62:	930f      	str	r3, [sp, #60]	; 0x3c
 8014a64:	e758      	b.n	8014918 <_strtod_l+0x6d0>
 8014a66:	4632      	mov	r2, r6
 8014a68:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014a6a:	4648      	mov	r0, r9
 8014a6c:	f001 fe46 	bl	80166fc <__lshift>
 8014a70:	901c      	str	r0, [sp, #112]	; 0x70
 8014a72:	2800      	cmp	r0, #0
 8014a74:	f47f af7c 	bne.w	8014970 <_strtod_l+0x728>
 8014a78:	e604      	b.n	8014684 <_strtod_l+0x43c>
 8014a7a:	bf00      	nop
 8014a7c:	08018018 	.word	0x08018018
 8014a80:	fffffc02 	.word	0xfffffc02
 8014a84:	465d      	mov	r5, fp
 8014a86:	f040 8086 	bne.w	8014b96 <_strtod_l+0x94e>
 8014a8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014a8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014a90:	b32a      	cbz	r2, 8014ade <_strtod_l+0x896>
 8014a92:	4aaf      	ldr	r2, [pc, #700]	; (8014d50 <_strtod_l+0xb08>)
 8014a94:	4293      	cmp	r3, r2
 8014a96:	d153      	bne.n	8014b40 <_strtod_l+0x8f8>
 8014a98:	9b04      	ldr	r3, [sp, #16]
 8014a9a:	4650      	mov	r0, sl
 8014a9c:	b1d3      	cbz	r3, 8014ad4 <_strtod_l+0x88c>
 8014a9e:	4aad      	ldr	r2, [pc, #692]	; (8014d54 <_strtod_l+0xb0c>)
 8014aa0:	402a      	ands	r2, r5
 8014aa2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8014aa6:	f04f 31ff 	mov.w	r1, #4294967295
 8014aaa:	d816      	bhi.n	8014ada <_strtod_l+0x892>
 8014aac:	0d12      	lsrs	r2, r2, #20
 8014aae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8014ab6:	4298      	cmp	r0, r3
 8014ab8:	d142      	bne.n	8014b40 <_strtod_l+0x8f8>
 8014aba:	4ba7      	ldr	r3, [pc, #668]	; (8014d58 <_strtod_l+0xb10>)
 8014abc:	429d      	cmp	r5, r3
 8014abe:	d102      	bne.n	8014ac6 <_strtod_l+0x87e>
 8014ac0:	3001      	adds	r0, #1
 8014ac2:	f43f addf 	beq.w	8014684 <_strtod_l+0x43c>
 8014ac6:	4ba3      	ldr	r3, [pc, #652]	; (8014d54 <_strtod_l+0xb0c>)
 8014ac8:	402b      	ands	r3, r5
 8014aca:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8014ace:	f04f 0a00 	mov.w	sl, #0
 8014ad2:	e7a0      	b.n	8014a16 <_strtod_l+0x7ce>
 8014ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8014ad8:	e7ed      	b.n	8014ab6 <_strtod_l+0x86e>
 8014ada:	460b      	mov	r3, r1
 8014adc:	e7eb      	b.n	8014ab6 <_strtod_l+0x86e>
 8014ade:	bb7b      	cbnz	r3, 8014b40 <_strtod_l+0x8f8>
 8014ae0:	f1ba 0f00 	cmp.w	sl, #0
 8014ae4:	d12c      	bne.n	8014b40 <_strtod_l+0x8f8>
 8014ae6:	9904      	ldr	r1, [sp, #16]
 8014ae8:	4a9a      	ldr	r2, [pc, #616]	; (8014d54 <_strtod_l+0xb0c>)
 8014aea:	465b      	mov	r3, fp
 8014aec:	b1f1      	cbz	r1, 8014b2c <_strtod_l+0x8e4>
 8014aee:	ea02 010b 	and.w	r1, r2, fp
 8014af2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014af6:	dc19      	bgt.n	8014b2c <_strtod_l+0x8e4>
 8014af8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014afc:	f77f ae5b 	ble.w	80147b6 <_strtod_l+0x56e>
 8014b00:	4a96      	ldr	r2, [pc, #600]	; (8014d5c <_strtod_l+0xb14>)
 8014b02:	2300      	movs	r3, #0
 8014b04:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014b08:	4650      	mov	r0, sl
 8014b0a:	4659      	mov	r1, fp
 8014b0c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014b10:	f7eb fd8a 	bl	8000628 <__aeabi_dmul>
 8014b14:	4682      	mov	sl, r0
 8014b16:	468b      	mov	fp, r1
 8014b18:	2900      	cmp	r1, #0
 8014b1a:	f47f adbe 	bne.w	801469a <_strtod_l+0x452>
 8014b1e:	2800      	cmp	r0, #0
 8014b20:	f47f adbb 	bne.w	801469a <_strtod_l+0x452>
 8014b24:	2322      	movs	r3, #34	; 0x22
 8014b26:	f8c9 3000 	str.w	r3, [r9]
 8014b2a:	e5b6      	b.n	801469a <_strtod_l+0x452>
 8014b2c:	4013      	ands	r3, r2
 8014b2e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014b32:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014b36:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014b3a:	f04f 3aff 	mov.w	sl, #4294967295
 8014b3e:	e76a      	b.n	8014a16 <_strtod_l+0x7ce>
 8014b40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b42:	b193      	cbz	r3, 8014b6a <_strtod_l+0x922>
 8014b44:	422b      	tst	r3, r5
 8014b46:	f43f af66 	beq.w	8014a16 <_strtod_l+0x7ce>
 8014b4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014b4c:	9a04      	ldr	r2, [sp, #16]
 8014b4e:	4650      	mov	r0, sl
 8014b50:	4659      	mov	r1, fp
 8014b52:	b173      	cbz	r3, 8014b72 <_strtod_l+0x92a>
 8014b54:	f7ff fb5c 	bl	8014210 <sulp>
 8014b58:	4602      	mov	r2, r0
 8014b5a:	460b      	mov	r3, r1
 8014b5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014b60:	f7eb fbac 	bl	80002bc <__adddf3>
 8014b64:	4682      	mov	sl, r0
 8014b66:	468b      	mov	fp, r1
 8014b68:	e755      	b.n	8014a16 <_strtod_l+0x7ce>
 8014b6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014b6c:	ea13 0f0a 	tst.w	r3, sl
 8014b70:	e7e9      	b.n	8014b46 <_strtod_l+0x8fe>
 8014b72:	f7ff fb4d 	bl	8014210 <sulp>
 8014b76:	4602      	mov	r2, r0
 8014b78:	460b      	mov	r3, r1
 8014b7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014b7e:	f7eb fb9b 	bl	80002b8 <__aeabi_dsub>
 8014b82:	2200      	movs	r2, #0
 8014b84:	2300      	movs	r3, #0
 8014b86:	4682      	mov	sl, r0
 8014b88:	468b      	mov	fp, r1
 8014b8a:	f7eb ffb5 	bl	8000af8 <__aeabi_dcmpeq>
 8014b8e:	2800      	cmp	r0, #0
 8014b90:	f47f ae11 	bne.w	80147b6 <_strtod_l+0x56e>
 8014b94:	e73f      	b.n	8014a16 <_strtod_l+0x7ce>
 8014b96:	4641      	mov	r1, r8
 8014b98:	4620      	mov	r0, r4
 8014b9a:	f001 ff40 	bl	8016a1e <__ratio>
 8014b9e:	ec57 6b10 	vmov	r6, r7, d0
 8014ba2:	2200      	movs	r2, #0
 8014ba4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014ba8:	ee10 0a10 	vmov	r0, s0
 8014bac:	4639      	mov	r1, r7
 8014bae:	f7eb ffb7 	bl	8000b20 <__aeabi_dcmple>
 8014bb2:	2800      	cmp	r0, #0
 8014bb4:	d077      	beq.n	8014ca6 <_strtod_l+0xa5e>
 8014bb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d04a      	beq.n	8014c52 <_strtod_l+0xa0a>
 8014bbc:	4b68      	ldr	r3, [pc, #416]	; (8014d60 <_strtod_l+0xb18>)
 8014bbe:	2200      	movs	r2, #0
 8014bc0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014bc4:	4f66      	ldr	r7, [pc, #408]	; (8014d60 <_strtod_l+0xb18>)
 8014bc6:	2600      	movs	r6, #0
 8014bc8:	4b62      	ldr	r3, [pc, #392]	; (8014d54 <_strtod_l+0xb0c>)
 8014bca:	402b      	ands	r3, r5
 8014bcc:	930f      	str	r3, [sp, #60]	; 0x3c
 8014bce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014bd0:	4b64      	ldr	r3, [pc, #400]	; (8014d64 <_strtod_l+0xb1c>)
 8014bd2:	429a      	cmp	r2, r3
 8014bd4:	f040 80ce 	bne.w	8014d74 <_strtod_l+0xb2c>
 8014bd8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014bdc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014be0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8014be4:	ec4b ab10 	vmov	d0, sl, fp
 8014be8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8014bec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014bf0:	f001 fe50 	bl	8016894 <__ulp>
 8014bf4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014bf8:	ec53 2b10 	vmov	r2, r3, d0
 8014bfc:	f7eb fd14 	bl	8000628 <__aeabi_dmul>
 8014c00:	4652      	mov	r2, sl
 8014c02:	465b      	mov	r3, fp
 8014c04:	f7eb fb5a 	bl	80002bc <__adddf3>
 8014c08:	460b      	mov	r3, r1
 8014c0a:	4952      	ldr	r1, [pc, #328]	; (8014d54 <_strtod_l+0xb0c>)
 8014c0c:	4a56      	ldr	r2, [pc, #344]	; (8014d68 <_strtod_l+0xb20>)
 8014c0e:	4019      	ands	r1, r3
 8014c10:	4291      	cmp	r1, r2
 8014c12:	4682      	mov	sl, r0
 8014c14:	d95b      	bls.n	8014cce <_strtod_l+0xa86>
 8014c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c18:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014c1c:	4293      	cmp	r3, r2
 8014c1e:	d103      	bne.n	8014c28 <_strtod_l+0x9e0>
 8014c20:	9b08      	ldr	r3, [sp, #32]
 8014c22:	3301      	adds	r3, #1
 8014c24:	f43f ad2e 	beq.w	8014684 <_strtod_l+0x43c>
 8014c28:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014d58 <_strtod_l+0xb10>
 8014c2c:	f04f 3aff 	mov.w	sl, #4294967295
 8014c30:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014c32:	4648      	mov	r0, r9
 8014c34:	f001 fb96 	bl	8016364 <_Bfree>
 8014c38:	9905      	ldr	r1, [sp, #20]
 8014c3a:	4648      	mov	r0, r9
 8014c3c:	f001 fb92 	bl	8016364 <_Bfree>
 8014c40:	4641      	mov	r1, r8
 8014c42:	4648      	mov	r0, r9
 8014c44:	f001 fb8e 	bl	8016364 <_Bfree>
 8014c48:	4621      	mov	r1, r4
 8014c4a:	4648      	mov	r0, r9
 8014c4c:	f001 fb8a 	bl	8016364 <_Bfree>
 8014c50:	e619      	b.n	8014886 <_strtod_l+0x63e>
 8014c52:	f1ba 0f00 	cmp.w	sl, #0
 8014c56:	d11a      	bne.n	8014c8e <_strtod_l+0xa46>
 8014c58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014c5c:	b9eb      	cbnz	r3, 8014c9a <_strtod_l+0xa52>
 8014c5e:	2200      	movs	r2, #0
 8014c60:	4b3f      	ldr	r3, [pc, #252]	; (8014d60 <_strtod_l+0xb18>)
 8014c62:	4630      	mov	r0, r6
 8014c64:	4639      	mov	r1, r7
 8014c66:	f7eb ff51 	bl	8000b0c <__aeabi_dcmplt>
 8014c6a:	b9c8      	cbnz	r0, 8014ca0 <_strtod_l+0xa58>
 8014c6c:	4630      	mov	r0, r6
 8014c6e:	4639      	mov	r1, r7
 8014c70:	2200      	movs	r2, #0
 8014c72:	4b3e      	ldr	r3, [pc, #248]	; (8014d6c <_strtod_l+0xb24>)
 8014c74:	f7eb fcd8 	bl	8000628 <__aeabi_dmul>
 8014c78:	4606      	mov	r6, r0
 8014c7a:	460f      	mov	r7, r1
 8014c7c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014c80:	9618      	str	r6, [sp, #96]	; 0x60
 8014c82:	9319      	str	r3, [sp, #100]	; 0x64
 8014c84:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8014c88:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014c8c:	e79c      	b.n	8014bc8 <_strtod_l+0x980>
 8014c8e:	f1ba 0f01 	cmp.w	sl, #1
 8014c92:	d102      	bne.n	8014c9a <_strtod_l+0xa52>
 8014c94:	2d00      	cmp	r5, #0
 8014c96:	f43f ad8e 	beq.w	80147b6 <_strtod_l+0x56e>
 8014c9a:	2200      	movs	r2, #0
 8014c9c:	4b34      	ldr	r3, [pc, #208]	; (8014d70 <_strtod_l+0xb28>)
 8014c9e:	e78f      	b.n	8014bc0 <_strtod_l+0x978>
 8014ca0:	2600      	movs	r6, #0
 8014ca2:	4f32      	ldr	r7, [pc, #200]	; (8014d6c <_strtod_l+0xb24>)
 8014ca4:	e7ea      	b.n	8014c7c <_strtod_l+0xa34>
 8014ca6:	4b31      	ldr	r3, [pc, #196]	; (8014d6c <_strtod_l+0xb24>)
 8014ca8:	4630      	mov	r0, r6
 8014caa:	4639      	mov	r1, r7
 8014cac:	2200      	movs	r2, #0
 8014cae:	f7eb fcbb 	bl	8000628 <__aeabi_dmul>
 8014cb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014cb4:	4606      	mov	r6, r0
 8014cb6:	460f      	mov	r7, r1
 8014cb8:	b933      	cbnz	r3, 8014cc8 <_strtod_l+0xa80>
 8014cba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014cbe:	9010      	str	r0, [sp, #64]	; 0x40
 8014cc0:	9311      	str	r3, [sp, #68]	; 0x44
 8014cc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014cc6:	e7df      	b.n	8014c88 <_strtod_l+0xa40>
 8014cc8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8014ccc:	e7f9      	b.n	8014cc2 <_strtod_l+0xa7a>
 8014cce:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014cd2:	9b04      	ldr	r3, [sp, #16]
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d1ab      	bne.n	8014c30 <_strtod_l+0x9e8>
 8014cd8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014cdc:	0d1b      	lsrs	r3, r3, #20
 8014cde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014ce0:	051b      	lsls	r3, r3, #20
 8014ce2:	429a      	cmp	r2, r3
 8014ce4:	465d      	mov	r5, fp
 8014ce6:	d1a3      	bne.n	8014c30 <_strtod_l+0x9e8>
 8014ce8:	4639      	mov	r1, r7
 8014cea:	4630      	mov	r0, r6
 8014cec:	f7eb ff4c 	bl	8000b88 <__aeabi_d2iz>
 8014cf0:	f7eb fc30 	bl	8000554 <__aeabi_i2d>
 8014cf4:	460b      	mov	r3, r1
 8014cf6:	4602      	mov	r2, r0
 8014cf8:	4639      	mov	r1, r7
 8014cfa:	4630      	mov	r0, r6
 8014cfc:	f7eb fadc 	bl	80002b8 <__aeabi_dsub>
 8014d00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d02:	4606      	mov	r6, r0
 8014d04:	460f      	mov	r7, r1
 8014d06:	b933      	cbnz	r3, 8014d16 <_strtod_l+0xace>
 8014d08:	f1ba 0f00 	cmp.w	sl, #0
 8014d0c:	d103      	bne.n	8014d16 <_strtod_l+0xace>
 8014d0e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014d12:	2d00      	cmp	r5, #0
 8014d14:	d06d      	beq.n	8014df2 <_strtod_l+0xbaa>
 8014d16:	a30a      	add	r3, pc, #40	; (adr r3, 8014d40 <_strtod_l+0xaf8>)
 8014d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d1c:	4630      	mov	r0, r6
 8014d1e:	4639      	mov	r1, r7
 8014d20:	f7eb fef4 	bl	8000b0c <__aeabi_dcmplt>
 8014d24:	2800      	cmp	r0, #0
 8014d26:	f47f acb8 	bne.w	801469a <_strtod_l+0x452>
 8014d2a:	a307      	add	r3, pc, #28	; (adr r3, 8014d48 <_strtod_l+0xb00>)
 8014d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d30:	4630      	mov	r0, r6
 8014d32:	4639      	mov	r1, r7
 8014d34:	f7eb ff08 	bl	8000b48 <__aeabi_dcmpgt>
 8014d38:	2800      	cmp	r0, #0
 8014d3a:	f43f af79 	beq.w	8014c30 <_strtod_l+0x9e8>
 8014d3e:	e4ac      	b.n	801469a <_strtod_l+0x452>
 8014d40:	94a03595 	.word	0x94a03595
 8014d44:	3fdfffff 	.word	0x3fdfffff
 8014d48:	35afe535 	.word	0x35afe535
 8014d4c:	3fe00000 	.word	0x3fe00000
 8014d50:	000fffff 	.word	0x000fffff
 8014d54:	7ff00000 	.word	0x7ff00000
 8014d58:	7fefffff 	.word	0x7fefffff
 8014d5c:	39500000 	.word	0x39500000
 8014d60:	3ff00000 	.word	0x3ff00000
 8014d64:	7fe00000 	.word	0x7fe00000
 8014d68:	7c9fffff 	.word	0x7c9fffff
 8014d6c:	3fe00000 	.word	0x3fe00000
 8014d70:	bff00000 	.word	0xbff00000
 8014d74:	9b04      	ldr	r3, [sp, #16]
 8014d76:	b333      	cbz	r3, 8014dc6 <_strtod_l+0xb7e>
 8014d78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014d7a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014d7e:	d822      	bhi.n	8014dc6 <_strtod_l+0xb7e>
 8014d80:	a327      	add	r3, pc, #156	; (adr r3, 8014e20 <_strtod_l+0xbd8>)
 8014d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d86:	4630      	mov	r0, r6
 8014d88:	4639      	mov	r1, r7
 8014d8a:	f7eb fec9 	bl	8000b20 <__aeabi_dcmple>
 8014d8e:	b1a0      	cbz	r0, 8014dba <_strtod_l+0xb72>
 8014d90:	4639      	mov	r1, r7
 8014d92:	4630      	mov	r0, r6
 8014d94:	f7eb ff20 	bl	8000bd8 <__aeabi_d2uiz>
 8014d98:	2800      	cmp	r0, #0
 8014d9a:	bf08      	it	eq
 8014d9c:	2001      	moveq	r0, #1
 8014d9e:	f7eb fbc9 	bl	8000534 <__aeabi_ui2d>
 8014da2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014da4:	4606      	mov	r6, r0
 8014da6:	460f      	mov	r7, r1
 8014da8:	bb03      	cbnz	r3, 8014dec <_strtod_l+0xba4>
 8014daa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014dae:	9012      	str	r0, [sp, #72]	; 0x48
 8014db0:	9313      	str	r3, [sp, #76]	; 0x4c
 8014db2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8014db6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014dbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014dbe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014dc2:	1a9b      	subs	r3, r3, r2
 8014dc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8014dc6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8014dca:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8014dce:	f001 fd61 	bl	8016894 <__ulp>
 8014dd2:	4650      	mov	r0, sl
 8014dd4:	ec53 2b10 	vmov	r2, r3, d0
 8014dd8:	4659      	mov	r1, fp
 8014dda:	f7eb fc25 	bl	8000628 <__aeabi_dmul>
 8014dde:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014de2:	f7eb fa6b 	bl	80002bc <__adddf3>
 8014de6:	4682      	mov	sl, r0
 8014de8:	468b      	mov	fp, r1
 8014dea:	e772      	b.n	8014cd2 <_strtod_l+0xa8a>
 8014dec:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014df0:	e7df      	b.n	8014db2 <_strtod_l+0xb6a>
 8014df2:	a30d      	add	r3, pc, #52	; (adr r3, 8014e28 <_strtod_l+0xbe0>)
 8014df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014df8:	f7eb fe88 	bl	8000b0c <__aeabi_dcmplt>
 8014dfc:	e79c      	b.n	8014d38 <_strtod_l+0xaf0>
 8014dfe:	2300      	movs	r3, #0
 8014e00:	930d      	str	r3, [sp, #52]	; 0x34
 8014e02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014e04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014e06:	6013      	str	r3, [r2, #0]
 8014e08:	f7ff ba61 	b.w	80142ce <_strtod_l+0x86>
 8014e0c:	2b65      	cmp	r3, #101	; 0x65
 8014e0e:	f04f 0200 	mov.w	r2, #0
 8014e12:	f43f ab4e 	beq.w	80144b2 <_strtod_l+0x26a>
 8014e16:	2101      	movs	r1, #1
 8014e18:	4614      	mov	r4, r2
 8014e1a:	9104      	str	r1, [sp, #16]
 8014e1c:	f7ff bacb 	b.w	80143b6 <_strtod_l+0x16e>
 8014e20:	ffc00000 	.word	0xffc00000
 8014e24:	41dfffff 	.word	0x41dfffff
 8014e28:	94a03595 	.word	0x94a03595
 8014e2c:	3fcfffff 	.word	0x3fcfffff

08014e30 <_strtod_r>:
 8014e30:	4b05      	ldr	r3, [pc, #20]	; (8014e48 <_strtod_r+0x18>)
 8014e32:	681b      	ldr	r3, [r3, #0]
 8014e34:	b410      	push	{r4}
 8014e36:	6a1b      	ldr	r3, [r3, #32]
 8014e38:	4c04      	ldr	r4, [pc, #16]	; (8014e4c <_strtod_r+0x1c>)
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	bf08      	it	eq
 8014e3e:	4623      	moveq	r3, r4
 8014e40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014e44:	f7ff ba00 	b.w	8014248 <_strtod_l>
 8014e48:	2000000c 	.word	0x2000000c
 8014e4c:	20000070 	.word	0x20000070

08014e50 <_strtol_l.isra.0>:
 8014e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e54:	4680      	mov	r8, r0
 8014e56:	4689      	mov	r9, r1
 8014e58:	4692      	mov	sl, r2
 8014e5a:	461e      	mov	r6, r3
 8014e5c:	460f      	mov	r7, r1
 8014e5e:	463d      	mov	r5, r7
 8014e60:	9808      	ldr	r0, [sp, #32]
 8014e62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014e66:	f001 fa0d 	bl	8016284 <__locale_ctype_ptr_l>
 8014e6a:	4420      	add	r0, r4
 8014e6c:	7843      	ldrb	r3, [r0, #1]
 8014e6e:	f013 0308 	ands.w	r3, r3, #8
 8014e72:	d132      	bne.n	8014eda <_strtol_l.isra.0+0x8a>
 8014e74:	2c2d      	cmp	r4, #45	; 0x2d
 8014e76:	d132      	bne.n	8014ede <_strtol_l.isra.0+0x8e>
 8014e78:	787c      	ldrb	r4, [r7, #1]
 8014e7a:	1cbd      	adds	r5, r7, #2
 8014e7c:	2201      	movs	r2, #1
 8014e7e:	2e00      	cmp	r6, #0
 8014e80:	d05d      	beq.n	8014f3e <_strtol_l.isra.0+0xee>
 8014e82:	2e10      	cmp	r6, #16
 8014e84:	d109      	bne.n	8014e9a <_strtol_l.isra.0+0x4a>
 8014e86:	2c30      	cmp	r4, #48	; 0x30
 8014e88:	d107      	bne.n	8014e9a <_strtol_l.isra.0+0x4a>
 8014e8a:	782b      	ldrb	r3, [r5, #0]
 8014e8c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014e90:	2b58      	cmp	r3, #88	; 0x58
 8014e92:	d14f      	bne.n	8014f34 <_strtol_l.isra.0+0xe4>
 8014e94:	786c      	ldrb	r4, [r5, #1]
 8014e96:	2610      	movs	r6, #16
 8014e98:	3502      	adds	r5, #2
 8014e9a:	2a00      	cmp	r2, #0
 8014e9c:	bf14      	ite	ne
 8014e9e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8014ea2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8014ea6:	2700      	movs	r7, #0
 8014ea8:	fbb1 fcf6 	udiv	ip, r1, r6
 8014eac:	4638      	mov	r0, r7
 8014eae:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014eb2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014eb6:	2b09      	cmp	r3, #9
 8014eb8:	d817      	bhi.n	8014eea <_strtol_l.isra.0+0x9a>
 8014eba:	461c      	mov	r4, r3
 8014ebc:	42a6      	cmp	r6, r4
 8014ebe:	dd23      	ble.n	8014f08 <_strtol_l.isra.0+0xb8>
 8014ec0:	1c7b      	adds	r3, r7, #1
 8014ec2:	d007      	beq.n	8014ed4 <_strtol_l.isra.0+0x84>
 8014ec4:	4584      	cmp	ip, r0
 8014ec6:	d31c      	bcc.n	8014f02 <_strtol_l.isra.0+0xb2>
 8014ec8:	d101      	bne.n	8014ece <_strtol_l.isra.0+0x7e>
 8014eca:	45a6      	cmp	lr, r4
 8014ecc:	db19      	blt.n	8014f02 <_strtol_l.isra.0+0xb2>
 8014ece:	fb00 4006 	mla	r0, r0, r6, r4
 8014ed2:	2701      	movs	r7, #1
 8014ed4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014ed8:	e7eb      	b.n	8014eb2 <_strtol_l.isra.0+0x62>
 8014eda:	462f      	mov	r7, r5
 8014edc:	e7bf      	b.n	8014e5e <_strtol_l.isra.0+0xe>
 8014ede:	2c2b      	cmp	r4, #43	; 0x2b
 8014ee0:	bf04      	itt	eq
 8014ee2:	1cbd      	addeq	r5, r7, #2
 8014ee4:	787c      	ldrbeq	r4, [r7, #1]
 8014ee6:	461a      	mov	r2, r3
 8014ee8:	e7c9      	b.n	8014e7e <_strtol_l.isra.0+0x2e>
 8014eea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8014eee:	2b19      	cmp	r3, #25
 8014ef0:	d801      	bhi.n	8014ef6 <_strtol_l.isra.0+0xa6>
 8014ef2:	3c37      	subs	r4, #55	; 0x37
 8014ef4:	e7e2      	b.n	8014ebc <_strtol_l.isra.0+0x6c>
 8014ef6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8014efa:	2b19      	cmp	r3, #25
 8014efc:	d804      	bhi.n	8014f08 <_strtol_l.isra.0+0xb8>
 8014efe:	3c57      	subs	r4, #87	; 0x57
 8014f00:	e7dc      	b.n	8014ebc <_strtol_l.isra.0+0x6c>
 8014f02:	f04f 37ff 	mov.w	r7, #4294967295
 8014f06:	e7e5      	b.n	8014ed4 <_strtol_l.isra.0+0x84>
 8014f08:	1c7b      	adds	r3, r7, #1
 8014f0a:	d108      	bne.n	8014f1e <_strtol_l.isra.0+0xce>
 8014f0c:	2322      	movs	r3, #34	; 0x22
 8014f0e:	f8c8 3000 	str.w	r3, [r8]
 8014f12:	4608      	mov	r0, r1
 8014f14:	f1ba 0f00 	cmp.w	sl, #0
 8014f18:	d107      	bne.n	8014f2a <_strtol_l.isra.0+0xda>
 8014f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f1e:	b102      	cbz	r2, 8014f22 <_strtol_l.isra.0+0xd2>
 8014f20:	4240      	negs	r0, r0
 8014f22:	f1ba 0f00 	cmp.w	sl, #0
 8014f26:	d0f8      	beq.n	8014f1a <_strtol_l.isra.0+0xca>
 8014f28:	b10f      	cbz	r7, 8014f2e <_strtol_l.isra.0+0xde>
 8014f2a:	f105 39ff 	add.w	r9, r5, #4294967295
 8014f2e:	f8ca 9000 	str.w	r9, [sl]
 8014f32:	e7f2      	b.n	8014f1a <_strtol_l.isra.0+0xca>
 8014f34:	2430      	movs	r4, #48	; 0x30
 8014f36:	2e00      	cmp	r6, #0
 8014f38:	d1af      	bne.n	8014e9a <_strtol_l.isra.0+0x4a>
 8014f3a:	2608      	movs	r6, #8
 8014f3c:	e7ad      	b.n	8014e9a <_strtol_l.isra.0+0x4a>
 8014f3e:	2c30      	cmp	r4, #48	; 0x30
 8014f40:	d0a3      	beq.n	8014e8a <_strtol_l.isra.0+0x3a>
 8014f42:	260a      	movs	r6, #10
 8014f44:	e7a9      	b.n	8014e9a <_strtol_l.isra.0+0x4a>
	...

08014f48 <_strtol_r>:
 8014f48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014f4a:	4c06      	ldr	r4, [pc, #24]	; (8014f64 <_strtol_r+0x1c>)
 8014f4c:	4d06      	ldr	r5, [pc, #24]	; (8014f68 <_strtol_r+0x20>)
 8014f4e:	6824      	ldr	r4, [r4, #0]
 8014f50:	6a24      	ldr	r4, [r4, #32]
 8014f52:	2c00      	cmp	r4, #0
 8014f54:	bf08      	it	eq
 8014f56:	462c      	moveq	r4, r5
 8014f58:	9400      	str	r4, [sp, #0]
 8014f5a:	f7ff ff79 	bl	8014e50 <_strtol_l.isra.0>
 8014f5e:	b003      	add	sp, #12
 8014f60:	bd30      	pop	{r4, r5, pc}
 8014f62:	bf00      	nop
 8014f64:	2000000c 	.word	0x2000000c
 8014f68:	20000070 	.word	0x20000070

08014f6c <_vsiprintf_r>:
 8014f6c:	b500      	push	{lr}
 8014f6e:	b09b      	sub	sp, #108	; 0x6c
 8014f70:	9100      	str	r1, [sp, #0]
 8014f72:	9104      	str	r1, [sp, #16]
 8014f74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014f78:	9105      	str	r1, [sp, #20]
 8014f7a:	9102      	str	r1, [sp, #8]
 8014f7c:	4905      	ldr	r1, [pc, #20]	; (8014f94 <_vsiprintf_r+0x28>)
 8014f7e:	9103      	str	r1, [sp, #12]
 8014f80:	4669      	mov	r1, sp
 8014f82:	f001 fecb 	bl	8016d1c <_svfiprintf_r>
 8014f86:	9b00      	ldr	r3, [sp, #0]
 8014f88:	2200      	movs	r2, #0
 8014f8a:	701a      	strb	r2, [r3, #0]
 8014f8c:	b01b      	add	sp, #108	; 0x6c
 8014f8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014f92:	bf00      	nop
 8014f94:	ffff0208 	.word	0xffff0208

08014f98 <vsiprintf>:
 8014f98:	4613      	mov	r3, r2
 8014f9a:	460a      	mov	r2, r1
 8014f9c:	4601      	mov	r1, r0
 8014f9e:	4802      	ldr	r0, [pc, #8]	; (8014fa8 <vsiprintf+0x10>)
 8014fa0:	6800      	ldr	r0, [r0, #0]
 8014fa2:	f7ff bfe3 	b.w	8014f6c <_vsiprintf_r>
 8014fa6:	bf00      	nop
 8014fa8:	2000000c 	.word	0x2000000c

08014fac <quorem>:
 8014fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fb0:	6903      	ldr	r3, [r0, #16]
 8014fb2:	690c      	ldr	r4, [r1, #16]
 8014fb4:	42a3      	cmp	r3, r4
 8014fb6:	4680      	mov	r8, r0
 8014fb8:	f2c0 8082 	blt.w	80150c0 <quorem+0x114>
 8014fbc:	3c01      	subs	r4, #1
 8014fbe:	f101 0714 	add.w	r7, r1, #20
 8014fc2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014fc6:	f100 0614 	add.w	r6, r0, #20
 8014fca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014fce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014fd2:	eb06 030c 	add.w	r3, r6, ip
 8014fd6:	3501      	adds	r5, #1
 8014fd8:	eb07 090c 	add.w	r9, r7, ip
 8014fdc:	9301      	str	r3, [sp, #4]
 8014fde:	fbb0 f5f5 	udiv	r5, r0, r5
 8014fe2:	b395      	cbz	r5, 801504a <quorem+0x9e>
 8014fe4:	f04f 0a00 	mov.w	sl, #0
 8014fe8:	4638      	mov	r0, r7
 8014fea:	46b6      	mov	lr, r6
 8014fec:	46d3      	mov	fp, sl
 8014fee:	f850 2b04 	ldr.w	r2, [r0], #4
 8014ff2:	b293      	uxth	r3, r2
 8014ff4:	fb05 a303 	mla	r3, r5, r3, sl
 8014ff8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014ffc:	b29b      	uxth	r3, r3
 8014ffe:	ebab 0303 	sub.w	r3, fp, r3
 8015002:	0c12      	lsrs	r2, r2, #16
 8015004:	f8de b000 	ldr.w	fp, [lr]
 8015008:	fb05 a202 	mla	r2, r5, r2, sl
 801500c:	fa13 f38b 	uxtah	r3, r3, fp
 8015010:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8015014:	fa1f fb82 	uxth.w	fp, r2
 8015018:	f8de 2000 	ldr.w	r2, [lr]
 801501c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8015020:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015024:	b29b      	uxth	r3, r3
 8015026:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801502a:	4581      	cmp	r9, r0
 801502c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8015030:	f84e 3b04 	str.w	r3, [lr], #4
 8015034:	d2db      	bcs.n	8014fee <quorem+0x42>
 8015036:	f856 300c 	ldr.w	r3, [r6, ip]
 801503a:	b933      	cbnz	r3, 801504a <quorem+0x9e>
 801503c:	9b01      	ldr	r3, [sp, #4]
 801503e:	3b04      	subs	r3, #4
 8015040:	429e      	cmp	r6, r3
 8015042:	461a      	mov	r2, r3
 8015044:	d330      	bcc.n	80150a8 <quorem+0xfc>
 8015046:	f8c8 4010 	str.w	r4, [r8, #16]
 801504a:	4640      	mov	r0, r8
 801504c:	f001 fbaa 	bl	80167a4 <__mcmp>
 8015050:	2800      	cmp	r0, #0
 8015052:	db25      	blt.n	80150a0 <quorem+0xf4>
 8015054:	3501      	adds	r5, #1
 8015056:	4630      	mov	r0, r6
 8015058:	f04f 0c00 	mov.w	ip, #0
 801505c:	f857 2b04 	ldr.w	r2, [r7], #4
 8015060:	f8d0 e000 	ldr.w	lr, [r0]
 8015064:	b293      	uxth	r3, r2
 8015066:	ebac 0303 	sub.w	r3, ip, r3
 801506a:	0c12      	lsrs	r2, r2, #16
 801506c:	fa13 f38e 	uxtah	r3, r3, lr
 8015070:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015074:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015078:	b29b      	uxth	r3, r3
 801507a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801507e:	45b9      	cmp	r9, r7
 8015080:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015084:	f840 3b04 	str.w	r3, [r0], #4
 8015088:	d2e8      	bcs.n	801505c <quorem+0xb0>
 801508a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801508e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8015092:	b92a      	cbnz	r2, 80150a0 <quorem+0xf4>
 8015094:	3b04      	subs	r3, #4
 8015096:	429e      	cmp	r6, r3
 8015098:	461a      	mov	r2, r3
 801509a:	d30b      	bcc.n	80150b4 <quorem+0x108>
 801509c:	f8c8 4010 	str.w	r4, [r8, #16]
 80150a0:	4628      	mov	r0, r5
 80150a2:	b003      	add	sp, #12
 80150a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150a8:	6812      	ldr	r2, [r2, #0]
 80150aa:	3b04      	subs	r3, #4
 80150ac:	2a00      	cmp	r2, #0
 80150ae:	d1ca      	bne.n	8015046 <quorem+0x9a>
 80150b0:	3c01      	subs	r4, #1
 80150b2:	e7c5      	b.n	8015040 <quorem+0x94>
 80150b4:	6812      	ldr	r2, [r2, #0]
 80150b6:	3b04      	subs	r3, #4
 80150b8:	2a00      	cmp	r2, #0
 80150ba:	d1ef      	bne.n	801509c <quorem+0xf0>
 80150bc:	3c01      	subs	r4, #1
 80150be:	e7ea      	b.n	8015096 <quorem+0xea>
 80150c0:	2000      	movs	r0, #0
 80150c2:	e7ee      	b.n	80150a2 <quorem+0xf6>
 80150c4:	0000      	movs	r0, r0
	...

080150c8 <_dtoa_r>:
 80150c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150cc:	ec57 6b10 	vmov	r6, r7, d0
 80150d0:	b097      	sub	sp, #92	; 0x5c
 80150d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80150d4:	9106      	str	r1, [sp, #24]
 80150d6:	4604      	mov	r4, r0
 80150d8:	920b      	str	r2, [sp, #44]	; 0x2c
 80150da:	9312      	str	r3, [sp, #72]	; 0x48
 80150dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80150e0:	e9cd 6700 	strd	r6, r7, [sp]
 80150e4:	b93d      	cbnz	r5, 80150f6 <_dtoa_r+0x2e>
 80150e6:	2010      	movs	r0, #16
 80150e8:	f001 f8ee 	bl	80162c8 <malloc>
 80150ec:	6260      	str	r0, [r4, #36]	; 0x24
 80150ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80150f2:	6005      	str	r5, [r0, #0]
 80150f4:	60c5      	str	r5, [r0, #12]
 80150f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80150f8:	6819      	ldr	r1, [r3, #0]
 80150fa:	b151      	cbz	r1, 8015112 <_dtoa_r+0x4a>
 80150fc:	685a      	ldr	r2, [r3, #4]
 80150fe:	604a      	str	r2, [r1, #4]
 8015100:	2301      	movs	r3, #1
 8015102:	4093      	lsls	r3, r2
 8015104:	608b      	str	r3, [r1, #8]
 8015106:	4620      	mov	r0, r4
 8015108:	f001 f92c 	bl	8016364 <_Bfree>
 801510c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801510e:	2200      	movs	r2, #0
 8015110:	601a      	str	r2, [r3, #0]
 8015112:	1e3b      	subs	r3, r7, #0
 8015114:	bfbb      	ittet	lt
 8015116:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801511a:	9301      	strlt	r3, [sp, #4]
 801511c:	2300      	movge	r3, #0
 801511e:	2201      	movlt	r2, #1
 8015120:	bfac      	ite	ge
 8015122:	f8c8 3000 	strge.w	r3, [r8]
 8015126:	f8c8 2000 	strlt.w	r2, [r8]
 801512a:	4baf      	ldr	r3, [pc, #700]	; (80153e8 <_dtoa_r+0x320>)
 801512c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8015130:	ea33 0308 	bics.w	r3, r3, r8
 8015134:	d114      	bne.n	8015160 <_dtoa_r+0x98>
 8015136:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015138:	f242 730f 	movw	r3, #9999	; 0x270f
 801513c:	6013      	str	r3, [r2, #0]
 801513e:	9b00      	ldr	r3, [sp, #0]
 8015140:	b923      	cbnz	r3, 801514c <_dtoa_r+0x84>
 8015142:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8015146:	2800      	cmp	r0, #0
 8015148:	f000 8542 	beq.w	8015bd0 <_dtoa_r+0xb08>
 801514c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801514e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80153fc <_dtoa_r+0x334>
 8015152:	2b00      	cmp	r3, #0
 8015154:	f000 8544 	beq.w	8015be0 <_dtoa_r+0xb18>
 8015158:	f10b 0303 	add.w	r3, fp, #3
 801515c:	f000 bd3e 	b.w	8015bdc <_dtoa_r+0xb14>
 8015160:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015164:	2200      	movs	r2, #0
 8015166:	2300      	movs	r3, #0
 8015168:	4630      	mov	r0, r6
 801516a:	4639      	mov	r1, r7
 801516c:	f7eb fcc4 	bl	8000af8 <__aeabi_dcmpeq>
 8015170:	4681      	mov	r9, r0
 8015172:	b168      	cbz	r0, 8015190 <_dtoa_r+0xc8>
 8015174:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015176:	2301      	movs	r3, #1
 8015178:	6013      	str	r3, [r2, #0]
 801517a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801517c:	2b00      	cmp	r3, #0
 801517e:	f000 8524 	beq.w	8015bca <_dtoa_r+0xb02>
 8015182:	4b9a      	ldr	r3, [pc, #616]	; (80153ec <_dtoa_r+0x324>)
 8015184:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015186:	f103 3bff 	add.w	fp, r3, #4294967295
 801518a:	6013      	str	r3, [r2, #0]
 801518c:	f000 bd28 	b.w	8015be0 <_dtoa_r+0xb18>
 8015190:	aa14      	add	r2, sp, #80	; 0x50
 8015192:	a915      	add	r1, sp, #84	; 0x54
 8015194:	ec47 6b10 	vmov	d0, r6, r7
 8015198:	4620      	mov	r0, r4
 801519a:	f001 fbf1 	bl	8016980 <__d2b>
 801519e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80151a2:	9004      	str	r0, [sp, #16]
 80151a4:	2d00      	cmp	r5, #0
 80151a6:	d07c      	beq.n	80152a2 <_dtoa_r+0x1da>
 80151a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80151ac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80151b0:	46b2      	mov	sl, r6
 80151b2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80151b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80151ba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80151be:	2200      	movs	r2, #0
 80151c0:	4b8b      	ldr	r3, [pc, #556]	; (80153f0 <_dtoa_r+0x328>)
 80151c2:	4650      	mov	r0, sl
 80151c4:	4659      	mov	r1, fp
 80151c6:	f7eb f877 	bl	80002b8 <__aeabi_dsub>
 80151ca:	a381      	add	r3, pc, #516	; (adr r3, 80153d0 <_dtoa_r+0x308>)
 80151cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151d0:	f7eb fa2a 	bl	8000628 <__aeabi_dmul>
 80151d4:	a380      	add	r3, pc, #512	; (adr r3, 80153d8 <_dtoa_r+0x310>)
 80151d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151da:	f7eb f86f 	bl	80002bc <__adddf3>
 80151de:	4606      	mov	r6, r0
 80151e0:	4628      	mov	r0, r5
 80151e2:	460f      	mov	r7, r1
 80151e4:	f7eb f9b6 	bl	8000554 <__aeabi_i2d>
 80151e8:	a37d      	add	r3, pc, #500	; (adr r3, 80153e0 <_dtoa_r+0x318>)
 80151ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151ee:	f7eb fa1b 	bl	8000628 <__aeabi_dmul>
 80151f2:	4602      	mov	r2, r0
 80151f4:	460b      	mov	r3, r1
 80151f6:	4630      	mov	r0, r6
 80151f8:	4639      	mov	r1, r7
 80151fa:	f7eb f85f 	bl	80002bc <__adddf3>
 80151fe:	4606      	mov	r6, r0
 8015200:	460f      	mov	r7, r1
 8015202:	f7eb fcc1 	bl	8000b88 <__aeabi_d2iz>
 8015206:	2200      	movs	r2, #0
 8015208:	4682      	mov	sl, r0
 801520a:	2300      	movs	r3, #0
 801520c:	4630      	mov	r0, r6
 801520e:	4639      	mov	r1, r7
 8015210:	f7eb fc7c 	bl	8000b0c <__aeabi_dcmplt>
 8015214:	b148      	cbz	r0, 801522a <_dtoa_r+0x162>
 8015216:	4650      	mov	r0, sl
 8015218:	f7eb f99c 	bl	8000554 <__aeabi_i2d>
 801521c:	4632      	mov	r2, r6
 801521e:	463b      	mov	r3, r7
 8015220:	f7eb fc6a 	bl	8000af8 <__aeabi_dcmpeq>
 8015224:	b908      	cbnz	r0, 801522a <_dtoa_r+0x162>
 8015226:	f10a 3aff 	add.w	sl, sl, #4294967295
 801522a:	f1ba 0f16 	cmp.w	sl, #22
 801522e:	d859      	bhi.n	80152e4 <_dtoa_r+0x21c>
 8015230:	4970      	ldr	r1, [pc, #448]	; (80153f4 <_dtoa_r+0x32c>)
 8015232:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015236:	e9dd 2300 	ldrd	r2, r3, [sp]
 801523a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801523e:	f7eb fc83 	bl	8000b48 <__aeabi_dcmpgt>
 8015242:	2800      	cmp	r0, #0
 8015244:	d050      	beq.n	80152e8 <_dtoa_r+0x220>
 8015246:	f10a 3aff 	add.w	sl, sl, #4294967295
 801524a:	2300      	movs	r3, #0
 801524c:	930f      	str	r3, [sp, #60]	; 0x3c
 801524e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015250:	1b5d      	subs	r5, r3, r5
 8015252:	f1b5 0801 	subs.w	r8, r5, #1
 8015256:	bf49      	itett	mi
 8015258:	f1c5 0301 	rsbmi	r3, r5, #1
 801525c:	2300      	movpl	r3, #0
 801525e:	9305      	strmi	r3, [sp, #20]
 8015260:	f04f 0800 	movmi.w	r8, #0
 8015264:	bf58      	it	pl
 8015266:	9305      	strpl	r3, [sp, #20]
 8015268:	f1ba 0f00 	cmp.w	sl, #0
 801526c:	db3e      	blt.n	80152ec <_dtoa_r+0x224>
 801526e:	2300      	movs	r3, #0
 8015270:	44d0      	add	r8, sl
 8015272:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8015276:	9307      	str	r3, [sp, #28]
 8015278:	9b06      	ldr	r3, [sp, #24]
 801527a:	2b09      	cmp	r3, #9
 801527c:	f200 8090 	bhi.w	80153a0 <_dtoa_r+0x2d8>
 8015280:	2b05      	cmp	r3, #5
 8015282:	bfc4      	itt	gt
 8015284:	3b04      	subgt	r3, #4
 8015286:	9306      	strgt	r3, [sp, #24]
 8015288:	9b06      	ldr	r3, [sp, #24]
 801528a:	f1a3 0302 	sub.w	r3, r3, #2
 801528e:	bfcc      	ite	gt
 8015290:	2500      	movgt	r5, #0
 8015292:	2501      	movle	r5, #1
 8015294:	2b03      	cmp	r3, #3
 8015296:	f200 808f 	bhi.w	80153b8 <_dtoa_r+0x2f0>
 801529a:	e8df f003 	tbb	[pc, r3]
 801529e:	7f7d      	.short	0x7f7d
 80152a0:	7131      	.short	0x7131
 80152a2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80152a6:	441d      	add	r5, r3
 80152a8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80152ac:	2820      	cmp	r0, #32
 80152ae:	dd13      	ble.n	80152d8 <_dtoa_r+0x210>
 80152b0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80152b4:	9b00      	ldr	r3, [sp, #0]
 80152b6:	fa08 f800 	lsl.w	r8, r8, r0
 80152ba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80152be:	fa23 f000 	lsr.w	r0, r3, r0
 80152c2:	ea48 0000 	orr.w	r0, r8, r0
 80152c6:	f7eb f935 	bl	8000534 <__aeabi_ui2d>
 80152ca:	2301      	movs	r3, #1
 80152cc:	4682      	mov	sl, r0
 80152ce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80152d2:	3d01      	subs	r5, #1
 80152d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80152d6:	e772      	b.n	80151be <_dtoa_r+0xf6>
 80152d8:	9b00      	ldr	r3, [sp, #0]
 80152da:	f1c0 0020 	rsb	r0, r0, #32
 80152de:	fa03 f000 	lsl.w	r0, r3, r0
 80152e2:	e7f0      	b.n	80152c6 <_dtoa_r+0x1fe>
 80152e4:	2301      	movs	r3, #1
 80152e6:	e7b1      	b.n	801524c <_dtoa_r+0x184>
 80152e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80152ea:	e7b0      	b.n	801524e <_dtoa_r+0x186>
 80152ec:	9b05      	ldr	r3, [sp, #20]
 80152ee:	eba3 030a 	sub.w	r3, r3, sl
 80152f2:	9305      	str	r3, [sp, #20]
 80152f4:	f1ca 0300 	rsb	r3, sl, #0
 80152f8:	9307      	str	r3, [sp, #28]
 80152fa:	2300      	movs	r3, #0
 80152fc:	930e      	str	r3, [sp, #56]	; 0x38
 80152fe:	e7bb      	b.n	8015278 <_dtoa_r+0x1b0>
 8015300:	2301      	movs	r3, #1
 8015302:	930a      	str	r3, [sp, #40]	; 0x28
 8015304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015306:	2b00      	cmp	r3, #0
 8015308:	dd59      	ble.n	80153be <_dtoa_r+0x2f6>
 801530a:	9302      	str	r3, [sp, #8]
 801530c:	4699      	mov	r9, r3
 801530e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015310:	2200      	movs	r2, #0
 8015312:	6072      	str	r2, [r6, #4]
 8015314:	2204      	movs	r2, #4
 8015316:	f102 0014 	add.w	r0, r2, #20
 801531a:	4298      	cmp	r0, r3
 801531c:	6871      	ldr	r1, [r6, #4]
 801531e:	d953      	bls.n	80153c8 <_dtoa_r+0x300>
 8015320:	4620      	mov	r0, r4
 8015322:	f000 ffeb 	bl	80162fc <_Balloc>
 8015326:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015328:	6030      	str	r0, [r6, #0]
 801532a:	f1b9 0f0e 	cmp.w	r9, #14
 801532e:	f8d3 b000 	ldr.w	fp, [r3]
 8015332:	f200 80e6 	bhi.w	8015502 <_dtoa_r+0x43a>
 8015336:	2d00      	cmp	r5, #0
 8015338:	f000 80e3 	beq.w	8015502 <_dtoa_r+0x43a>
 801533c:	ed9d 7b00 	vldr	d7, [sp]
 8015340:	f1ba 0f00 	cmp.w	sl, #0
 8015344:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8015348:	dd74      	ble.n	8015434 <_dtoa_r+0x36c>
 801534a:	4a2a      	ldr	r2, [pc, #168]	; (80153f4 <_dtoa_r+0x32c>)
 801534c:	f00a 030f 	and.w	r3, sl, #15
 8015350:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015354:	ed93 7b00 	vldr	d7, [r3]
 8015358:	ea4f 162a 	mov.w	r6, sl, asr #4
 801535c:	06f0      	lsls	r0, r6, #27
 801535e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015362:	d565      	bpl.n	8015430 <_dtoa_r+0x368>
 8015364:	4b24      	ldr	r3, [pc, #144]	; (80153f8 <_dtoa_r+0x330>)
 8015366:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801536a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801536e:	f7eb fa85 	bl	800087c <__aeabi_ddiv>
 8015372:	e9cd 0100 	strd	r0, r1, [sp]
 8015376:	f006 060f 	and.w	r6, r6, #15
 801537a:	2503      	movs	r5, #3
 801537c:	4f1e      	ldr	r7, [pc, #120]	; (80153f8 <_dtoa_r+0x330>)
 801537e:	e04c      	b.n	801541a <_dtoa_r+0x352>
 8015380:	2301      	movs	r3, #1
 8015382:	930a      	str	r3, [sp, #40]	; 0x28
 8015384:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015386:	4453      	add	r3, sl
 8015388:	f103 0901 	add.w	r9, r3, #1
 801538c:	9302      	str	r3, [sp, #8]
 801538e:	464b      	mov	r3, r9
 8015390:	2b01      	cmp	r3, #1
 8015392:	bfb8      	it	lt
 8015394:	2301      	movlt	r3, #1
 8015396:	e7ba      	b.n	801530e <_dtoa_r+0x246>
 8015398:	2300      	movs	r3, #0
 801539a:	e7b2      	b.n	8015302 <_dtoa_r+0x23a>
 801539c:	2300      	movs	r3, #0
 801539e:	e7f0      	b.n	8015382 <_dtoa_r+0x2ba>
 80153a0:	2501      	movs	r5, #1
 80153a2:	2300      	movs	r3, #0
 80153a4:	9306      	str	r3, [sp, #24]
 80153a6:	950a      	str	r5, [sp, #40]	; 0x28
 80153a8:	f04f 33ff 	mov.w	r3, #4294967295
 80153ac:	9302      	str	r3, [sp, #8]
 80153ae:	4699      	mov	r9, r3
 80153b0:	2200      	movs	r2, #0
 80153b2:	2312      	movs	r3, #18
 80153b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80153b6:	e7aa      	b.n	801530e <_dtoa_r+0x246>
 80153b8:	2301      	movs	r3, #1
 80153ba:	930a      	str	r3, [sp, #40]	; 0x28
 80153bc:	e7f4      	b.n	80153a8 <_dtoa_r+0x2e0>
 80153be:	2301      	movs	r3, #1
 80153c0:	9302      	str	r3, [sp, #8]
 80153c2:	4699      	mov	r9, r3
 80153c4:	461a      	mov	r2, r3
 80153c6:	e7f5      	b.n	80153b4 <_dtoa_r+0x2ec>
 80153c8:	3101      	adds	r1, #1
 80153ca:	6071      	str	r1, [r6, #4]
 80153cc:	0052      	lsls	r2, r2, #1
 80153ce:	e7a2      	b.n	8015316 <_dtoa_r+0x24e>
 80153d0:	636f4361 	.word	0x636f4361
 80153d4:	3fd287a7 	.word	0x3fd287a7
 80153d8:	8b60c8b3 	.word	0x8b60c8b3
 80153dc:	3fc68a28 	.word	0x3fc68a28
 80153e0:	509f79fb 	.word	0x509f79fb
 80153e4:	3fd34413 	.word	0x3fd34413
 80153e8:	7ff00000 	.word	0x7ff00000
 80153ec:	080181e4 	.word	0x080181e4
 80153f0:	3ff80000 	.word	0x3ff80000
 80153f4:	080180e8 	.word	0x080180e8
 80153f8:	080180c0 	.word	0x080180c0
 80153fc:	08018049 	.word	0x08018049
 8015400:	07f1      	lsls	r1, r6, #31
 8015402:	d508      	bpl.n	8015416 <_dtoa_r+0x34e>
 8015404:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015408:	e9d7 2300 	ldrd	r2, r3, [r7]
 801540c:	f7eb f90c 	bl	8000628 <__aeabi_dmul>
 8015410:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015414:	3501      	adds	r5, #1
 8015416:	1076      	asrs	r6, r6, #1
 8015418:	3708      	adds	r7, #8
 801541a:	2e00      	cmp	r6, #0
 801541c:	d1f0      	bne.n	8015400 <_dtoa_r+0x338>
 801541e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015422:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015426:	f7eb fa29 	bl	800087c <__aeabi_ddiv>
 801542a:	e9cd 0100 	strd	r0, r1, [sp]
 801542e:	e01a      	b.n	8015466 <_dtoa_r+0x39e>
 8015430:	2502      	movs	r5, #2
 8015432:	e7a3      	b.n	801537c <_dtoa_r+0x2b4>
 8015434:	f000 80a0 	beq.w	8015578 <_dtoa_r+0x4b0>
 8015438:	f1ca 0600 	rsb	r6, sl, #0
 801543c:	4b9f      	ldr	r3, [pc, #636]	; (80156bc <_dtoa_r+0x5f4>)
 801543e:	4fa0      	ldr	r7, [pc, #640]	; (80156c0 <_dtoa_r+0x5f8>)
 8015440:	f006 020f 	and.w	r2, r6, #15
 8015444:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801544c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015450:	f7eb f8ea 	bl	8000628 <__aeabi_dmul>
 8015454:	e9cd 0100 	strd	r0, r1, [sp]
 8015458:	1136      	asrs	r6, r6, #4
 801545a:	2300      	movs	r3, #0
 801545c:	2502      	movs	r5, #2
 801545e:	2e00      	cmp	r6, #0
 8015460:	d17f      	bne.n	8015562 <_dtoa_r+0x49a>
 8015462:	2b00      	cmp	r3, #0
 8015464:	d1e1      	bne.n	801542a <_dtoa_r+0x362>
 8015466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015468:	2b00      	cmp	r3, #0
 801546a:	f000 8087 	beq.w	801557c <_dtoa_r+0x4b4>
 801546e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015472:	2200      	movs	r2, #0
 8015474:	4b93      	ldr	r3, [pc, #588]	; (80156c4 <_dtoa_r+0x5fc>)
 8015476:	4630      	mov	r0, r6
 8015478:	4639      	mov	r1, r7
 801547a:	f7eb fb47 	bl	8000b0c <__aeabi_dcmplt>
 801547e:	2800      	cmp	r0, #0
 8015480:	d07c      	beq.n	801557c <_dtoa_r+0x4b4>
 8015482:	f1b9 0f00 	cmp.w	r9, #0
 8015486:	d079      	beq.n	801557c <_dtoa_r+0x4b4>
 8015488:	9b02      	ldr	r3, [sp, #8]
 801548a:	2b00      	cmp	r3, #0
 801548c:	dd35      	ble.n	80154fa <_dtoa_r+0x432>
 801548e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8015492:	9308      	str	r3, [sp, #32]
 8015494:	4639      	mov	r1, r7
 8015496:	2200      	movs	r2, #0
 8015498:	4b8b      	ldr	r3, [pc, #556]	; (80156c8 <_dtoa_r+0x600>)
 801549a:	4630      	mov	r0, r6
 801549c:	f7eb f8c4 	bl	8000628 <__aeabi_dmul>
 80154a0:	e9cd 0100 	strd	r0, r1, [sp]
 80154a4:	9f02      	ldr	r7, [sp, #8]
 80154a6:	3501      	adds	r5, #1
 80154a8:	4628      	mov	r0, r5
 80154aa:	f7eb f853 	bl	8000554 <__aeabi_i2d>
 80154ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80154b2:	f7eb f8b9 	bl	8000628 <__aeabi_dmul>
 80154b6:	2200      	movs	r2, #0
 80154b8:	4b84      	ldr	r3, [pc, #528]	; (80156cc <_dtoa_r+0x604>)
 80154ba:	f7ea feff 	bl	80002bc <__adddf3>
 80154be:	4605      	mov	r5, r0
 80154c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80154c4:	2f00      	cmp	r7, #0
 80154c6:	d15d      	bne.n	8015584 <_dtoa_r+0x4bc>
 80154c8:	2200      	movs	r2, #0
 80154ca:	4b81      	ldr	r3, [pc, #516]	; (80156d0 <_dtoa_r+0x608>)
 80154cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80154d0:	f7ea fef2 	bl	80002b8 <__aeabi_dsub>
 80154d4:	462a      	mov	r2, r5
 80154d6:	4633      	mov	r3, r6
 80154d8:	e9cd 0100 	strd	r0, r1, [sp]
 80154dc:	f7eb fb34 	bl	8000b48 <__aeabi_dcmpgt>
 80154e0:	2800      	cmp	r0, #0
 80154e2:	f040 8288 	bne.w	80159f6 <_dtoa_r+0x92e>
 80154e6:	462a      	mov	r2, r5
 80154e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80154ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80154f0:	f7eb fb0c 	bl	8000b0c <__aeabi_dcmplt>
 80154f4:	2800      	cmp	r0, #0
 80154f6:	f040 827c 	bne.w	80159f2 <_dtoa_r+0x92a>
 80154fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80154fe:	e9cd 2300 	strd	r2, r3, [sp]
 8015502:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015504:	2b00      	cmp	r3, #0
 8015506:	f2c0 8150 	blt.w	80157aa <_dtoa_r+0x6e2>
 801550a:	f1ba 0f0e 	cmp.w	sl, #14
 801550e:	f300 814c 	bgt.w	80157aa <_dtoa_r+0x6e2>
 8015512:	4b6a      	ldr	r3, [pc, #424]	; (80156bc <_dtoa_r+0x5f4>)
 8015514:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015518:	ed93 7b00 	vldr	d7, [r3]
 801551c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801551e:	2b00      	cmp	r3, #0
 8015520:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015524:	f280 80d8 	bge.w	80156d8 <_dtoa_r+0x610>
 8015528:	f1b9 0f00 	cmp.w	r9, #0
 801552c:	f300 80d4 	bgt.w	80156d8 <_dtoa_r+0x610>
 8015530:	f040 825e 	bne.w	80159f0 <_dtoa_r+0x928>
 8015534:	2200      	movs	r2, #0
 8015536:	4b66      	ldr	r3, [pc, #408]	; (80156d0 <_dtoa_r+0x608>)
 8015538:	ec51 0b17 	vmov	r0, r1, d7
 801553c:	f7eb f874 	bl	8000628 <__aeabi_dmul>
 8015540:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015544:	f7eb faf6 	bl	8000b34 <__aeabi_dcmpge>
 8015548:	464f      	mov	r7, r9
 801554a:	464e      	mov	r6, r9
 801554c:	2800      	cmp	r0, #0
 801554e:	f040 8234 	bne.w	80159ba <_dtoa_r+0x8f2>
 8015552:	2331      	movs	r3, #49	; 0x31
 8015554:	f10b 0501 	add.w	r5, fp, #1
 8015558:	f88b 3000 	strb.w	r3, [fp]
 801555c:	f10a 0a01 	add.w	sl, sl, #1
 8015560:	e22f      	b.n	80159c2 <_dtoa_r+0x8fa>
 8015562:	07f2      	lsls	r2, r6, #31
 8015564:	d505      	bpl.n	8015572 <_dtoa_r+0x4aa>
 8015566:	e9d7 2300 	ldrd	r2, r3, [r7]
 801556a:	f7eb f85d 	bl	8000628 <__aeabi_dmul>
 801556e:	3501      	adds	r5, #1
 8015570:	2301      	movs	r3, #1
 8015572:	1076      	asrs	r6, r6, #1
 8015574:	3708      	adds	r7, #8
 8015576:	e772      	b.n	801545e <_dtoa_r+0x396>
 8015578:	2502      	movs	r5, #2
 801557a:	e774      	b.n	8015466 <_dtoa_r+0x39e>
 801557c:	f8cd a020 	str.w	sl, [sp, #32]
 8015580:	464f      	mov	r7, r9
 8015582:	e791      	b.n	80154a8 <_dtoa_r+0x3e0>
 8015584:	4b4d      	ldr	r3, [pc, #308]	; (80156bc <_dtoa_r+0x5f4>)
 8015586:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801558a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801558e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015590:	2b00      	cmp	r3, #0
 8015592:	d047      	beq.n	8015624 <_dtoa_r+0x55c>
 8015594:	4602      	mov	r2, r0
 8015596:	460b      	mov	r3, r1
 8015598:	2000      	movs	r0, #0
 801559a:	494e      	ldr	r1, [pc, #312]	; (80156d4 <_dtoa_r+0x60c>)
 801559c:	f7eb f96e 	bl	800087c <__aeabi_ddiv>
 80155a0:	462a      	mov	r2, r5
 80155a2:	4633      	mov	r3, r6
 80155a4:	f7ea fe88 	bl	80002b8 <__aeabi_dsub>
 80155a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80155ac:	465d      	mov	r5, fp
 80155ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80155b2:	f7eb fae9 	bl	8000b88 <__aeabi_d2iz>
 80155b6:	4606      	mov	r6, r0
 80155b8:	f7ea ffcc 	bl	8000554 <__aeabi_i2d>
 80155bc:	4602      	mov	r2, r0
 80155be:	460b      	mov	r3, r1
 80155c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80155c4:	f7ea fe78 	bl	80002b8 <__aeabi_dsub>
 80155c8:	3630      	adds	r6, #48	; 0x30
 80155ca:	f805 6b01 	strb.w	r6, [r5], #1
 80155ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80155d2:	e9cd 0100 	strd	r0, r1, [sp]
 80155d6:	f7eb fa99 	bl	8000b0c <__aeabi_dcmplt>
 80155da:	2800      	cmp	r0, #0
 80155dc:	d163      	bne.n	80156a6 <_dtoa_r+0x5de>
 80155de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80155e2:	2000      	movs	r0, #0
 80155e4:	4937      	ldr	r1, [pc, #220]	; (80156c4 <_dtoa_r+0x5fc>)
 80155e6:	f7ea fe67 	bl	80002b8 <__aeabi_dsub>
 80155ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80155ee:	f7eb fa8d 	bl	8000b0c <__aeabi_dcmplt>
 80155f2:	2800      	cmp	r0, #0
 80155f4:	f040 80b7 	bne.w	8015766 <_dtoa_r+0x69e>
 80155f8:	eba5 030b 	sub.w	r3, r5, fp
 80155fc:	429f      	cmp	r7, r3
 80155fe:	f77f af7c 	ble.w	80154fa <_dtoa_r+0x432>
 8015602:	2200      	movs	r2, #0
 8015604:	4b30      	ldr	r3, [pc, #192]	; (80156c8 <_dtoa_r+0x600>)
 8015606:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801560a:	f7eb f80d 	bl	8000628 <__aeabi_dmul>
 801560e:	2200      	movs	r2, #0
 8015610:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015614:	4b2c      	ldr	r3, [pc, #176]	; (80156c8 <_dtoa_r+0x600>)
 8015616:	e9dd 0100 	ldrd	r0, r1, [sp]
 801561a:	f7eb f805 	bl	8000628 <__aeabi_dmul>
 801561e:	e9cd 0100 	strd	r0, r1, [sp]
 8015622:	e7c4      	b.n	80155ae <_dtoa_r+0x4e6>
 8015624:	462a      	mov	r2, r5
 8015626:	4633      	mov	r3, r6
 8015628:	f7ea fffe 	bl	8000628 <__aeabi_dmul>
 801562c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015630:	eb0b 0507 	add.w	r5, fp, r7
 8015634:	465e      	mov	r6, fp
 8015636:	e9dd 0100 	ldrd	r0, r1, [sp]
 801563a:	f7eb faa5 	bl	8000b88 <__aeabi_d2iz>
 801563e:	4607      	mov	r7, r0
 8015640:	f7ea ff88 	bl	8000554 <__aeabi_i2d>
 8015644:	3730      	adds	r7, #48	; 0x30
 8015646:	4602      	mov	r2, r0
 8015648:	460b      	mov	r3, r1
 801564a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801564e:	f7ea fe33 	bl	80002b8 <__aeabi_dsub>
 8015652:	f806 7b01 	strb.w	r7, [r6], #1
 8015656:	42ae      	cmp	r6, r5
 8015658:	e9cd 0100 	strd	r0, r1, [sp]
 801565c:	f04f 0200 	mov.w	r2, #0
 8015660:	d126      	bne.n	80156b0 <_dtoa_r+0x5e8>
 8015662:	4b1c      	ldr	r3, [pc, #112]	; (80156d4 <_dtoa_r+0x60c>)
 8015664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015668:	f7ea fe28 	bl	80002bc <__adddf3>
 801566c:	4602      	mov	r2, r0
 801566e:	460b      	mov	r3, r1
 8015670:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015674:	f7eb fa68 	bl	8000b48 <__aeabi_dcmpgt>
 8015678:	2800      	cmp	r0, #0
 801567a:	d174      	bne.n	8015766 <_dtoa_r+0x69e>
 801567c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015680:	2000      	movs	r0, #0
 8015682:	4914      	ldr	r1, [pc, #80]	; (80156d4 <_dtoa_r+0x60c>)
 8015684:	f7ea fe18 	bl	80002b8 <__aeabi_dsub>
 8015688:	4602      	mov	r2, r0
 801568a:	460b      	mov	r3, r1
 801568c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015690:	f7eb fa3c 	bl	8000b0c <__aeabi_dcmplt>
 8015694:	2800      	cmp	r0, #0
 8015696:	f43f af30 	beq.w	80154fa <_dtoa_r+0x432>
 801569a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801569e:	2b30      	cmp	r3, #48	; 0x30
 80156a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80156a4:	d002      	beq.n	80156ac <_dtoa_r+0x5e4>
 80156a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80156aa:	e04a      	b.n	8015742 <_dtoa_r+0x67a>
 80156ac:	4615      	mov	r5, r2
 80156ae:	e7f4      	b.n	801569a <_dtoa_r+0x5d2>
 80156b0:	4b05      	ldr	r3, [pc, #20]	; (80156c8 <_dtoa_r+0x600>)
 80156b2:	f7ea ffb9 	bl	8000628 <__aeabi_dmul>
 80156b6:	e9cd 0100 	strd	r0, r1, [sp]
 80156ba:	e7bc      	b.n	8015636 <_dtoa_r+0x56e>
 80156bc:	080180e8 	.word	0x080180e8
 80156c0:	080180c0 	.word	0x080180c0
 80156c4:	3ff00000 	.word	0x3ff00000
 80156c8:	40240000 	.word	0x40240000
 80156cc:	401c0000 	.word	0x401c0000
 80156d0:	40140000 	.word	0x40140000
 80156d4:	3fe00000 	.word	0x3fe00000
 80156d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80156dc:	465d      	mov	r5, fp
 80156de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80156e2:	4630      	mov	r0, r6
 80156e4:	4639      	mov	r1, r7
 80156e6:	f7eb f8c9 	bl	800087c <__aeabi_ddiv>
 80156ea:	f7eb fa4d 	bl	8000b88 <__aeabi_d2iz>
 80156ee:	4680      	mov	r8, r0
 80156f0:	f7ea ff30 	bl	8000554 <__aeabi_i2d>
 80156f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80156f8:	f7ea ff96 	bl	8000628 <__aeabi_dmul>
 80156fc:	4602      	mov	r2, r0
 80156fe:	460b      	mov	r3, r1
 8015700:	4630      	mov	r0, r6
 8015702:	4639      	mov	r1, r7
 8015704:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015708:	f7ea fdd6 	bl	80002b8 <__aeabi_dsub>
 801570c:	f805 6b01 	strb.w	r6, [r5], #1
 8015710:	eba5 060b 	sub.w	r6, r5, fp
 8015714:	45b1      	cmp	r9, r6
 8015716:	4602      	mov	r2, r0
 8015718:	460b      	mov	r3, r1
 801571a:	d139      	bne.n	8015790 <_dtoa_r+0x6c8>
 801571c:	f7ea fdce 	bl	80002bc <__adddf3>
 8015720:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015724:	4606      	mov	r6, r0
 8015726:	460f      	mov	r7, r1
 8015728:	f7eb fa0e 	bl	8000b48 <__aeabi_dcmpgt>
 801572c:	b9c8      	cbnz	r0, 8015762 <_dtoa_r+0x69a>
 801572e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015732:	4630      	mov	r0, r6
 8015734:	4639      	mov	r1, r7
 8015736:	f7eb f9df 	bl	8000af8 <__aeabi_dcmpeq>
 801573a:	b110      	cbz	r0, 8015742 <_dtoa_r+0x67a>
 801573c:	f018 0f01 	tst.w	r8, #1
 8015740:	d10f      	bne.n	8015762 <_dtoa_r+0x69a>
 8015742:	9904      	ldr	r1, [sp, #16]
 8015744:	4620      	mov	r0, r4
 8015746:	f000 fe0d 	bl	8016364 <_Bfree>
 801574a:	2300      	movs	r3, #0
 801574c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801574e:	702b      	strb	r3, [r5, #0]
 8015750:	f10a 0301 	add.w	r3, sl, #1
 8015754:	6013      	str	r3, [r2, #0]
 8015756:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015758:	2b00      	cmp	r3, #0
 801575a:	f000 8241 	beq.w	8015be0 <_dtoa_r+0xb18>
 801575e:	601d      	str	r5, [r3, #0]
 8015760:	e23e      	b.n	8015be0 <_dtoa_r+0xb18>
 8015762:	f8cd a020 	str.w	sl, [sp, #32]
 8015766:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801576a:	2a39      	cmp	r2, #57	; 0x39
 801576c:	f105 33ff 	add.w	r3, r5, #4294967295
 8015770:	d108      	bne.n	8015784 <_dtoa_r+0x6bc>
 8015772:	459b      	cmp	fp, r3
 8015774:	d10a      	bne.n	801578c <_dtoa_r+0x6c4>
 8015776:	9b08      	ldr	r3, [sp, #32]
 8015778:	3301      	adds	r3, #1
 801577a:	9308      	str	r3, [sp, #32]
 801577c:	2330      	movs	r3, #48	; 0x30
 801577e:	f88b 3000 	strb.w	r3, [fp]
 8015782:	465b      	mov	r3, fp
 8015784:	781a      	ldrb	r2, [r3, #0]
 8015786:	3201      	adds	r2, #1
 8015788:	701a      	strb	r2, [r3, #0]
 801578a:	e78c      	b.n	80156a6 <_dtoa_r+0x5de>
 801578c:	461d      	mov	r5, r3
 801578e:	e7ea      	b.n	8015766 <_dtoa_r+0x69e>
 8015790:	2200      	movs	r2, #0
 8015792:	4b9b      	ldr	r3, [pc, #620]	; (8015a00 <_dtoa_r+0x938>)
 8015794:	f7ea ff48 	bl	8000628 <__aeabi_dmul>
 8015798:	2200      	movs	r2, #0
 801579a:	2300      	movs	r3, #0
 801579c:	4606      	mov	r6, r0
 801579e:	460f      	mov	r7, r1
 80157a0:	f7eb f9aa 	bl	8000af8 <__aeabi_dcmpeq>
 80157a4:	2800      	cmp	r0, #0
 80157a6:	d09a      	beq.n	80156de <_dtoa_r+0x616>
 80157a8:	e7cb      	b.n	8015742 <_dtoa_r+0x67a>
 80157aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80157ac:	2a00      	cmp	r2, #0
 80157ae:	f000 808b 	beq.w	80158c8 <_dtoa_r+0x800>
 80157b2:	9a06      	ldr	r2, [sp, #24]
 80157b4:	2a01      	cmp	r2, #1
 80157b6:	dc6e      	bgt.n	8015896 <_dtoa_r+0x7ce>
 80157b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80157ba:	2a00      	cmp	r2, #0
 80157bc:	d067      	beq.n	801588e <_dtoa_r+0x7c6>
 80157be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80157c2:	9f07      	ldr	r7, [sp, #28]
 80157c4:	9d05      	ldr	r5, [sp, #20]
 80157c6:	9a05      	ldr	r2, [sp, #20]
 80157c8:	2101      	movs	r1, #1
 80157ca:	441a      	add	r2, r3
 80157cc:	4620      	mov	r0, r4
 80157ce:	9205      	str	r2, [sp, #20]
 80157d0:	4498      	add	r8, r3
 80157d2:	f000 fea5 	bl	8016520 <__i2b>
 80157d6:	4606      	mov	r6, r0
 80157d8:	2d00      	cmp	r5, #0
 80157da:	dd0c      	ble.n	80157f6 <_dtoa_r+0x72e>
 80157dc:	f1b8 0f00 	cmp.w	r8, #0
 80157e0:	dd09      	ble.n	80157f6 <_dtoa_r+0x72e>
 80157e2:	4545      	cmp	r5, r8
 80157e4:	9a05      	ldr	r2, [sp, #20]
 80157e6:	462b      	mov	r3, r5
 80157e8:	bfa8      	it	ge
 80157ea:	4643      	movge	r3, r8
 80157ec:	1ad2      	subs	r2, r2, r3
 80157ee:	9205      	str	r2, [sp, #20]
 80157f0:	1aed      	subs	r5, r5, r3
 80157f2:	eba8 0803 	sub.w	r8, r8, r3
 80157f6:	9b07      	ldr	r3, [sp, #28]
 80157f8:	b1eb      	cbz	r3, 8015836 <_dtoa_r+0x76e>
 80157fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d067      	beq.n	80158d0 <_dtoa_r+0x808>
 8015800:	b18f      	cbz	r7, 8015826 <_dtoa_r+0x75e>
 8015802:	4631      	mov	r1, r6
 8015804:	463a      	mov	r2, r7
 8015806:	4620      	mov	r0, r4
 8015808:	f000 ff2a 	bl	8016660 <__pow5mult>
 801580c:	9a04      	ldr	r2, [sp, #16]
 801580e:	4601      	mov	r1, r0
 8015810:	4606      	mov	r6, r0
 8015812:	4620      	mov	r0, r4
 8015814:	f000 fe8d 	bl	8016532 <__multiply>
 8015818:	9904      	ldr	r1, [sp, #16]
 801581a:	9008      	str	r0, [sp, #32]
 801581c:	4620      	mov	r0, r4
 801581e:	f000 fda1 	bl	8016364 <_Bfree>
 8015822:	9b08      	ldr	r3, [sp, #32]
 8015824:	9304      	str	r3, [sp, #16]
 8015826:	9b07      	ldr	r3, [sp, #28]
 8015828:	1bda      	subs	r2, r3, r7
 801582a:	d004      	beq.n	8015836 <_dtoa_r+0x76e>
 801582c:	9904      	ldr	r1, [sp, #16]
 801582e:	4620      	mov	r0, r4
 8015830:	f000 ff16 	bl	8016660 <__pow5mult>
 8015834:	9004      	str	r0, [sp, #16]
 8015836:	2101      	movs	r1, #1
 8015838:	4620      	mov	r0, r4
 801583a:	f000 fe71 	bl	8016520 <__i2b>
 801583e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015840:	4607      	mov	r7, r0
 8015842:	2b00      	cmp	r3, #0
 8015844:	f000 81d0 	beq.w	8015be8 <_dtoa_r+0xb20>
 8015848:	461a      	mov	r2, r3
 801584a:	4601      	mov	r1, r0
 801584c:	4620      	mov	r0, r4
 801584e:	f000 ff07 	bl	8016660 <__pow5mult>
 8015852:	9b06      	ldr	r3, [sp, #24]
 8015854:	2b01      	cmp	r3, #1
 8015856:	4607      	mov	r7, r0
 8015858:	dc40      	bgt.n	80158dc <_dtoa_r+0x814>
 801585a:	9b00      	ldr	r3, [sp, #0]
 801585c:	2b00      	cmp	r3, #0
 801585e:	d139      	bne.n	80158d4 <_dtoa_r+0x80c>
 8015860:	9b01      	ldr	r3, [sp, #4]
 8015862:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015866:	2b00      	cmp	r3, #0
 8015868:	d136      	bne.n	80158d8 <_dtoa_r+0x810>
 801586a:	9b01      	ldr	r3, [sp, #4]
 801586c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015870:	0d1b      	lsrs	r3, r3, #20
 8015872:	051b      	lsls	r3, r3, #20
 8015874:	b12b      	cbz	r3, 8015882 <_dtoa_r+0x7ba>
 8015876:	9b05      	ldr	r3, [sp, #20]
 8015878:	3301      	adds	r3, #1
 801587a:	9305      	str	r3, [sp, #20]
 801587c:	f108 0801 	add.w	r8, r8, #1
 8015880:	2301      	movs	r3, #1
 8015882:	9307      	str	r3, [sp, #28]
 8015884:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015886:	2b00      	cmp	r3, #0
 8015888:	d12a      	bne.n	80158e0 <_dtoa_r+0x818>
 801588a:	2001      	movs	r0, #1
 801588c:	e030      	b.n	80158f0 <_dtoa_r+0x828>
 801588e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015890:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015894:	e795      	b.n	80157c2 <_dtoa_r+0x6fa>
 8015896:	9b07      	ldr	r3, [sp, #28]
 8015898:	f109 37ff 	add.w	r7, r9, #4294967295
 801589c:	42bb      	cmp	r3, r7
 801589e:	bfbf      	itttt	lt
 80158a0:	9b07      	ldrlt	r3, [sp, #28]
 80158a2:	9707      	strlt	r7, [sp, #28]
 80158a4:	1afa      	sublt	r2, r7, r3
 80158a6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80158a8:	bfbb      	ittet	lt
 80158aa:	189b      	addlt	r3, r3, r2
 80158ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80158ae:	1bdf      	subge	r7, r3, r7
 80158b0:	2700      	movlt	r7, #0
 80158b2:	f1b9 0f00 	cmp.w	r9, #0
 80158b6:	bfb5      	itete	lt
 80158b8:	9b05      	ldrlt	r3, [sp, #20]
 80158ba:	9d05      	ldrge	r5, [sp, #20]
 80158bc:	eba3 0509 	sublt.w	r5, r3, r9
 80158c0:	464b      	movge	r3, r9
 80158c2:	bfb8      	it	lt
 80158c4:	2300      	movlt	r3, #0
 80158c6:	e77e      	b.n	80157c6 <_dtoa_r+0x6fe>
 80158c8:	9f07      	ldr	r7, [sp, #28]
 80158ca:	9d05      	ldr	r5, [sp, #20]
 80158cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80158ce:	e783      	b.n	80157d8 <_dtoa_r+0x710>
 80158d0:	9a07      	ldr	r2, [sp, #28]
 80158d2:	e7ab      	b.n	801582c <_dtoa_r+0x764>
 80158d4:	2300      	movs	r3, #0
 80158d6:	e7d4      	b.n	8015882 <_dtoa_r+0x7ba>
 80158d8:	9b00      	ldr	r3, [sp, #0]
 80158da:	e7d2      	b.n	8015882 <_dtoa_r+0x7ba>
 80158dc:	2300      	movs	r3, #0
 80158de:	9307      	str	r3, [sp, #28]
 80158e0:	693b      	ldr	r3, [r7, #16]
 80158e2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80158e6:	6918      	ldr	r0, [r3, #16]
 80158e8:	f000 fdcc 	bl	8016484 <__hi0bits>
 80158ec:	f1c0 0020 	rsb	r0, r0, #32
 80158f0:	4440      	add	r0, r8
 80158f2:	f010 001f 	ands.w	r0, r0, #31
 80158f6:	d047      	beq.n	8015988 <_dtoa_r+0x8c0>
 80158f8:	f1c0 0320 	rsb	r3, r0, #32
 80158fc:	2b04      	cmp	r3, #4
 80158fe:	dd3b      	ble.n	8015978 <_dtoa_r+0x8b0>
 8015900:	9b05      	ldr	r3, [sp, #20]
 8015902:	f1c0 001c 	rsb	r0, r0, #28
 8015906:	4403      	add	r3, r0
 8015908:	9305      	str	r3, [sp, #20]
 801590a:	4405      	add	r5, r0
 801590c:	4480      	add	r8, r0
 801590e:	9b05      	ldr	r3, [sp, #20]
 8015910:	2b00      	cmp	r3, #0
 8015912:	dd05      	ble.n	8015920 <_dtoa_r+0x858>
 8015914:	461a      	mov	r2, r3
 8015916:	9904      	ldr	r1, [sp, #16]
 8015918:	4620      	mov	r0, r4
 801591a:	f000 feef 	bl	80166fc <__lshift>
 801591e:	9004      	str	r0, [sp, #16]
 8015920:	f1b8 0f00 	cmp.w	r8, #0
 8015924:	dd05      	ble.n	8015932 <_dtoa_r+0x86a>
 8015926:	4639      	mov	r1, r7
 8015928:	4642      	mov	r2, r8
 801592a:	4620      	mov	r0, r4
 801592c:	f000 fee6 	bl	80166fc <__lshift>
 8015930:	4607      	mov	r7, r0
 8015932:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015934:	b353      	cbz	r3, 801598c <_dtoa_r+0x8c4>
 8015936:	4639      	mov	r1, r7
 8015938:	9804      	ldr	r0, [sp, #16]
 801593a:	f000 ff33 	bl	80167a4 <__mcmp>
 801593e:	2800      	cmp	r0, #0
 8015940:	da24      	bge.n	801598c <_dtoa_r+0x8c4>
 8015942:	2300      	movs	r3, #0
 8015944:	220a      	movs	r2, #10
 8015946:	9904      	ldr	r1, [sp, #16]
 8015948:	4620      	mov	r0, r4
 801594a:	f000 fd22 	bl	8016392 <__multadd>
 801594e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015950:	9004      	str	r0, [sp, #16]
 8015952:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015956:	2b00      	cmp	r3, #0
 8015958:	f000 814d 	beq.w	8015bf6 <_dtoa_r+0xb2e>
 801595c:	2300      	movs	r3, #0
 801595e:	4631      	mov	r1, r6
 8015960:	220a      	movs	r2, #10
 8015962:	4620      	mov	r0, r4
 8015964:	f000 fd15 	bl	8016392 <__multadd>
 8015968:	9b02      	ldr	r3, [sp, #8]
 801596a:	2b00      	cmp	r3, #0
 801596c:	4606      	mov	r6, r0
 801596e:	dc4f      	bgt.n	8015a10 <_dtoa_r+0x948>
 8015970:	9b06      	ldr	r3, [sp, #24]
 8015972:	2b02      	cmp	r3, #2
 8015974:	dd4c      	ble.n	8015a10 <_dtoa_r+0x948>
 8015976:	e011      	b.n	801599c <_dtoa_r+0x8d4>
 8015978:	d0c9      	beq.n	801590e <_dtoa_r+0x846>
 801597a:	9a05      	ldr	r2, [sp, #20]
 801597c:	331c      	adds	r3, #28
 801597e:	441a      	add	r2, r3
 8015980:	9205      	str	r2, [sp, #20]
 8015982:	441d      	add	r5, r3
 8015984:	4498      	add	r8, r3
 8015986:	e7c2      	b.n	801590e <_dtoa_r+0x846>
 8015988:	4603      	mov	r3, r0
 801598a:	e7f6      	b.n	801597a <_dtoa_r+0x8b2>
 801598c:	f1b9 0f00 	cmp.w	r9, #0
 8015990:	dc38      	bgt.n	8015a04 <_dtoa_r+0x93c>
 8015992:	9b06      	ldr	r3, [sp, #24]
 8015994:	2b02      	cmp	r3, #2
 8015996:	dd35      	ble.n	8015a04 <_dtoa_r+0x93c>
 8015998:	f8cd 9008 	str.w	r9, [sp, #8]
 801599c:	9b02      	ldr	r3, [sp, #8]
 801599e:	b963      	cbnz	r3, 80159ba <_dtoa_r+0x8f2>
 80159a0:	4639      	mov	r1, r7
 80159a2:	2205      	movs	r2, #5
 80159a4:	4620      	mov	r0, r4
 80159a6:	f000 fcf4 	bl	8016392 <__multadd>
 80159aa:	4601      	mov	r1, r0
 80159ac:	4607      	mov	r7, r0
 80159ae:	9804      	ldr	r0, [sp, #16]
 80159b0:	f000 fef8 	bl	80167a4 <__mcmp>
 80159b4:	2800      	cmp	r0, #0
 80159b6:	f73f adcc 	bgt.w	8015552 <_dtoa_r+0x48a>
 80159ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80159bc:	465d      	mov	r5, fp
 80159be:	ea6f 0a03 	mvn.w	sl, r3
 80159c2:	f04f 0900 	mov.w	r9, #0
 80159c6:	4639      	mov	r1, r7
 80159c8:	4620      	mov	r0, r4
 80159ca:	f000 fccb 	bl	8016364 <_Bfree>
 80159ce:	2e00      	cmp	r6, #0
 80159d0:	f43f aeb7 	beq.w	8015742 <_dtoa_r+0x67a>
 80159d4:	f1b9 0f00 	cmp.w	r9, #0
 80159d8:	d005      	beq.n	80159e6 <_dtoa_r+0x91e>
 80159da:	45b1      	cmp	r9, r6
 80159dc:	d003      	beq.n	80159e6 <_dtoa_r+0x91e>
 80159de:	4649      	mov	r1, r9
 80159e0:	4620      	mov	r0, r4
 80159e2:	f000 fcbf 	bl	8016364 <_Bfree>
 80159e6:	4631      	mov	r1, r6
 80159e8:	4620      	mov	r0, r4
 80159ea:	f000 fcbb 	bl	8016364 <_Bfree>
 80159ee:	e6a8      	b.n	8015742 <_dtoa_r+0x67a>
 80159f0:	2700      	movs	r7, #0
 80159f2:	463e      	mov	r6, r7
 80159f4:	e7e1      	b.n	80159ba <_dtoa_r+0x8f2>
 80159f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80159fa:	463e      	mov	r6, r7
 80159fc:	e5a9      	b.n	8015552 <_dtoa_r+0x48a>
 80159fe:	bf00      	nop
 8015a00:	40240000 	.word	0x40240000
 8015a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a06:	f8cd 9008 	str.w	r9, [sp, #8]
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	f000 80fa 	beq.w	8015c04 <_dtoa_r+0xb3c>
 8015a10:	2d00      	cmp	r5, #0
 8015a12:	dd05      	ble.n	8015a20 <_dtoa_r+0x958>
 8015a14:	4631      	mov	r1, r6
 8015a16:	462a      	mov	r2, r5
 8015a18:	4620      	mov	r0, r4
 8015a1a:	f000 fe6f 	bl	80166fc <__lshift>
 8015a1e:	4606      	mov	r6, r0
 8015a20:	9b07      	ldr	r3, [sp, #28]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d04c      	beq.n	8015ac0 <_dtoa_r+0x9f8>
 8015a26:	6871      	ldr	r1, [r6, #4]
 8015a28:	4620      	mov	r0, r4
 8015a2a:	f000 fc67 	bl	80162fc <_Balloc>
 8015a2e:	6932      	ldr	r2, [r6, #16]
 8015a30:	3202      	adds	r2, #2
 8015a32:	4605      	mov	r5, r0
 8015a34:	0092      	lsls	r2, r2, #2
 8015a36:	f106 010c 	add.w	r1, r6, #12
 8015a3a:	300c      	adds	r0, #12
 8015a3c:	f7fd fd08 	bl	8013450 <memcpy>
 8015a40:	2201      	movs	r2, #1
 8015a42:	4629      	mov	r1, r5
 8015a44:	4620      	mov	r0, r4
 8015a46:	f000 fe59 	bl	80166fc <__lshift>
 8015a4a:	9b00      	ldr	r3, [sp, #0]
 8015a4c:	f8cd b014 	str.w	fp, [sp, #20]
 8015a50:	f003 0301 	and.w	r3, r3, #1
 8015a54:	46b1      	mov	r9, r6
 8015a56:	9307      	str	r3, [sp, #28]
 8015a58:	4606      	mov	r6, r0
 8015a5a:	4639      	mov	r1, r7
 8015a5c:	9804      	ldr	r0, [sp, #16]
 8015a5e:	f7ff faa5 	bl	8014fac <quorem>
 8015a62:	4649      	mov	r1, r9
 8015a64:	4605      	mov	r5, r0
 8015a66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015a6a:	9804      	ldr	r0, [sp, #16]
 8015a6c:	f000 fe9a 	bl	80167a4 <__mcmp>
 8015a70:	4632      	mov	r2, r6
 8015a72:	9000      	str	r0, [sp, #0]
 8015a74:	4639      	mov	r1, r7
 8015a76:	4620      	mov	r0, r4
 8015a78:	f000 feae 	bl	80167d8 <__mdiff>
 8015a7c:	68c3      	ldr	r3, [r0, #12]
 8015a7e:	4602      	mov	r2, r0
 8015a80:	bb03      	cbnz	r3, 8015ac4 <_dtoa_r+0x9fc>
 8015a82:	4601      	mov	r1, r0
 8015a84:	9008      	str	r0, [sp, #32]
 8015a86:	9804      	ldr	r0, [sp, #16]
 8015a88:	f000 fe8c 	bl	80167a4 <__mcmp>
 8015a8c:	9a08      	ldr	r2, [sp, #32]
 8015a8e:	4603      	mov	r3, r0
 8015a90:	4611      	mov	r1, r2
 8015a92:	4620      	mov	r0, r4
 8015a94:	9308      	str	r3, [sp, #32]
 8015a96:	f000 fc65 	bl	8016364 <_Bfree>
 8015a9a:	9b08      	ldr	r3, [sp, #32]
 8015a9c:	b9a3      	cbnz	r3, 8015ac8 <_dtoa_r+0xa00>
 8015a9e:	9a06      	ldr	r2, [sp, #24]
 8015aa0:	b992      	cbnz	r2, 8015ac8 <_dtoa_r+0xa00>
 8015aa2:	9a07      	ldr	r2, [sp, #28]
 8015aa4:	b982      	cbnz	r2, 8015ac8 <_dtoa_r+0xa00>
 8015aa6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015aaa:	d029      	beq.n	8015b00 <_dtoa_r+0xa38>
 8015aac:	9b00      	ldr	r3, [sp, #0]
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	dd01      	ble.n	8015ab6 <_dtoa_r+0x9ee>
 8015ab2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8015ab6:	9b05      	ldr	r3, [sp, #20]
 8015ab8:	1c5d      	adds	r5, r3, #1
 8015aba:	f883 8000 	strb.w	r8, [r3]
 8015abe:	e782      	b.n	80159c6 <_dtoa_r+0x8fe>
 8015ac0:	4630      	mov	r0, r6
 8015ac2:	e7c2      	b.n	8015a4a <_dtoa_r+0x982>
 8015ac4:	2301      	movs	r3, #1
 8015ac6:	e7e3      	b.n	8015a90 <_dtoa_r+0x9c8>
 8015ac8:	9a00      	ldr	r2, [sp, #0]
 8015aca:	2a00      	cmp	r2, #0
 8015acc:	db04      	blt.n	8015ad8 <_dtoa_r+0xa10>
 8015ace:	d125      	bne.n	8015b1c <_dtoa_r+0xa54>
 8015ad0:	9a06      	ldr	r2, [sp, #24]
 8015ad2:	bb1a      	cbnz	r2, 8015b1c <_dtoa_r+0xa54>
 8015ad4:	9a07      	ldr	r2, [sp, #28]
 8015ad6:	bb0a      	cbnz	r2, 8015b1c <_dtoa_r+0xa54>
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	ddec      	ble.n	8015ab6 <_dtoa_r+0x9ee>
 8015adc:	2201      	movs	r2, #1
 8015ade:	9904      	ldr	r1, [sp, #16]
 8015ae0:	4620      	mov	r0, r4
 8015ae2:	f000 fe0b 	bl	80166fc <__lshift>
 8015ae6:	4639      	mov	r1, r7
 8015ae8:	9004      	str	r0, [sp, #16]
 8015aea:	f000 fe5b 	bl	80167a4 <__mcmp>
 8015aee:	2800      	cmp	r0, #0
 8015af0:	dc03      	bgt.n	8015afa <_dtoa_r+0xa32>
 8015af2:	d1e0      	bne.n	8015ab6 <_dtoa_r+0x9ee>
 8015af4:	f018 0f01 	tst.w	r8, #1
 8015af8:	d0dd      	beq.n	8015ab6 <_dtoa_r+0x9ee>
 8015afa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015afe:	d1d8      	bne.n	8015ab2 <_dtoa_r+0x9ea>
 8015b00:	9b05      	ldr	r3, [sp, #20]
 8015b02:	9a05      	ldr	r2, [sp, #20]
 8015b04:	1c5d      	adds	r5, r3, #1
 8015b06:	2339      	movs	r3, #57	; 0x39
 8015b08:	7013      	strb	r3, [r2, #0]
 8015b0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015b0e:	2b39      	cmp	r3, #57	; 0x39
 8015b10:	f105 32ff 	add.w	r2, r5, #4294967295
 8015b14:	d04f      	beq.n	8015bb6 <_dtoa_r+0xaee>
 8015b16:	3301      	adds	r3, #1
 8015b18:	7013      	strb	r3, [r2, #0]
 8015b1a:	e754      	b.n	80159c6 <_dtoa_r+0x8fe>
 8015b1c:	9a05      	ldr	r2, [sp, #20]
 8015b1e:	2b00      	cmp	r3, #0
 8015b20:	f102 0501 	add.w	r5, r2, #1
 8015b24:	dd06      	ble.n	8015b34 <_dtoa_r+0xa6c>
 8015b26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015b2a:	d0e9      	beq.n	8015b00 <_dtoa_r+0xa38>
 8015b2c:	f108 0801 	add.w	r8, r8, #1
 8015b30:	9b05      	ldr	r3, [sp, #20]
 8015b32:	e7c2      	b.n	8015aba <_dtoa_r+0x9f2>
 8015b34:	9a02      	ldr	r2, [sp, #8]
 8015b36:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015b3a:	eba5 030b 	sub.w	r3, r5, fp
 8015b3e:	4293      	cmp	r3, r2
 8015b40:	d021      	beq.n	8015b86 <_dtoa_r+0xabe>
 8015b42:	2300      	movs	r3, #0
 8015b44:	220a      	movs	r2, #10
 8015b46:	9904      	ldr	r1, [sp, #16]
 8015b48:	4620      	mov	r0, r4
 8015b4a:	f000 fc22 	bl	8016392 <__multadd>
 8015b4e:	45b1      	cmp	r9, r6
 8015b50:	9004      	str	r0, [sp, #16]
 8015b52:	f04f 0300 	mov.w	r3, #0
 8015b56:	f04f 020a 	mov.w	r2, #10
 8015b5a:	4649      	mov	r1, r9
 8015b5c:	4620      	mov	r0, r4
 8015b5e:	d105      	bne.n	8015b6c <_dtoa_r+0xaa4>
 8015b60:	f000 fc17 	bl	8016392 <__multadd>
 8015b64:	4681      	mov	r9, r0
 8015b66:	4606      	mov	r6, r0
 8015b68:	9505      	str	r5, [sp, #20]
 8015b6a:	e776      	b.n	8015a5a <_dtoa_r+0x992>
 8015b6c:	f000 fc11 	bl	8016392 <__multadd>
 8015b70:	4631      	mov	r1, r6
 8015b72:	4681      	mov	r9, r0
 8015b74:	2300      	movs	r3, #0
 8015b76:	220a      	movs	r2, #10
 8015b78:	4620      	mov	r0, r4
 8015b7a:	f000 fc0a 	bl	8016392 <__multadd>
 8015b7e:	4606      	mov	r6, r0
 8015b80:	e7f2      	b.n	8015b68 <_dtoa_r+0xaa0>
 8015b82:	f04f 0900 	mov.w	r9, #0
 8015b86:	2201      	movs	r2, #1
 8015b88:	9904      	ldr	r1, [sp, #16]
 8015b8a:	4620      	mov	r0, r4
 8015b8c:	f000 fdb6 	bl	80166fc <__lshift>
 8015b90:	4639      	mov	r1, r7
 8015b92:	9004      	str	r0, [sp, #16]
 8015b94:	f000 fe06 	bl	80167a4 <__mcmp>
 8015b98:	2800      	cmp	r0, #0
 8015b9a:	dcb6      	bgt.n	8015b0a <_dtoa_r+0xa42>
 8015b9c:	d102      	bne.n	8015ba4 <_dtoa_r+0xadc>
 8015b9e:	f018 0f01 	tst.w	r8, #1
 8015ba2:	d1b2      	bne.n	8015b0a <_dtoa_r+0xa42>
 8015ba4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015ba8:	2b30      	cmp	r3, #48	; 0x30
 8015baa:	f105 32ff 	add.w	r2, r5, #4294967295
 8015bae:	f47f af0a 	bne.w	80159c6 <_dtoa_r+0x8fe>
 8015bb2:	4615      	mov	r5, r2
 8015bb4:	e7f6      	b.n	8015ba4 <_dtoa_r+0xadc>
 8015bb6:	4593      	cmp	fp, r2
 8015bb8:	d105      	bne.n	8015bc6 <_dtoa_r+0xafe>
 8015bba:	2331      	movs	r3, #49	; 0x31
 8015bbc:	f10a 0a01 	add.w	sl, sl, #1
 8015bc0:	f88b 3000 	strb.w	r3, [fp]
 8015bc4:	e6ff      	b.n	80159c6 <_dtoa_r+0x8fe>
 8015bc6:	4615      	mov	r5, r2
 8015bc8:	e79f      	b.n	8015b0a <_dtoa_r+0xa42>
 8015bca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015c30 <_dtoa_r+0xb68>
 8015bce:	e007      	b.n	8015be0 <_dtoa_r+0xb18>
 8015bd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015bd2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015c34 <_dtoa_r+0xb6c>
 8015bd6:	b11b      	cbz	r3, 8015be0 <_dtoa_r+0xb18>
 8015bd8:	f10b 0308 	add.w	r3, fp, #8
 8015bdc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015bde:	6013      	str	r3, [r2, #0]
 8015be0:	4658      	mov	r0, fp
 8015be2:	b017      	add	sp, #92	; 0x5c
 8015be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015be8:	9b06      	ldr	r3, [sp, #24]
 8015bea:	2b01      	cmp	r3, #1
 8015bec:	f77f ae35 	ble.w	801585a <_dtoa_r+0x792>
 8015bf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015bf2:	9307      	str	r3, [sp, #28]
 8015bf4:	e649      	b.n	801588a <_dtoa_r+0x7c2>
 8015bf6:	9b02      	ldr	r3, [sp, #8]
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	dc03      	bgt.n	8015c04 <_dtoa_r+0xb3c>
 8015bfc:	9b06      	ldr	r3, [sp, #24]
 8015bfe:	2b02      	cmp	r3, #2
 8015c00:	f73f aecc 	bgt.w	801599c <_dtoa_r+0x8d4>
 8015c04:	465d      	mov	r5, fp
 8015c06:	4639      	mov	r1, r7
 8015c08:	9804      	ldr	r0, [sp, #16]
 8015c0a:	f7ff f9cf 	bl	8014fac <quorem>
 8015c0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015c12:	f805 8b01 	strb.w	r8, [r5], #1
 8015c16:	9a02      	ldr	r2, [sp, #8]
 8015c18:	eba5 030b 	sub.w	r3, r5, fp
 8015c1c:	429a      	cmp	r2, r3
 8015c1e:	ddb0      	ble.n	8015b82 <_dtoa_r+0xaba>
 8015c20:	2300      	movs	r3, #0
 8015c22:	220a      	movs	r2, #10
 8015c24:	9904      	ldr	r1, [sp, #16]
 8015c26:	4620      	mov	r0, r4
 8015c28:	f000 fbb3 	bl	8016392 <__multadd>
 8015c2c:	9004      	str	r0, [sp, #16]
 8015c2e:	e7ea      	b.n	8015c06 <_dtoa_r+0xb3e>
 8015c30:	080181e3 	.word	0x080181e3
 8015c34:	08018040 	.word	0x08018040

08015c38 <rshift>:
 8015c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c3a:	6906      	ldr	r6, [r0, #16]
 8015c3c:	114b      	asrs	r3, r1, #5
 8015c3e:	429e      	cmp	r6, r3
 8015c40:	f100 0414 	add.w	r4, r0, #20
 8015c44:	dd30      	ble.n	8015ca8 <rshift+0x70>
 8015c46:	f011 011f 	ands.w	r1, r1, #31
 8015c4a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8015c4e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015c52:	d108      	bne.n	8015c66 <rshift+0x2e>
 8015c54:	4621      	mov	r1, r4
 8015c56:	42b2      	cmp	r2, r6
 8015c58:	460b      	mov	r3, r1
 8015c5a:	d211      	bcs.n	8015c80 <rshift+0x48>
 8015c5c:	f852 3b04 	ldr.w	r3, [r2], #4
 8015c60:	f841 3b04 	str.w	r3, [r1], #4
 8015c64:	e7f7      	b.n	8015c56 <rshift+0x1e>
 8015c66:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8015c6a:	f1c1 0c20 	rsb	ip, r1, #32
 8015c6e:	40cd      	lsrs	r5, r1
 8015c70:	3204      	adds	r2, #4
 8015c72:	4623      	mov	r3, r4
 8015c74:	42b2      	cmp	r2, r6
 8015c76:	4617      	mov	r7, r2
 8015c78:	d30c      	bcc.n	8015c94 <rshift+0x5c>
 8015c7a:	601d      	str	r5, [r3, #0]
 8015c7c:	b105      	cbz	r5, 8015c80 <rshift+0x48>
 8015c7e:	3304      	adds	r3, #4
 8015c80:	1b1a      	subs	r2, r3, r4
 8015c82:	42a3      	cmp	r3, r4
 8015c84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015c88:	bf08      	it	eq
 8015c8a:	2300      	moveq	r3, #0
 8015c8c:	6102      	str	r2, [r0, #16]
 8015c8e:	bf08      	it	eq
 8015c90:	6143      	streq	r3, [r0, #20]
 8015c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c94:	683f      	ldr	r7, [r7, #0]
 8015c96:	fa07 f70c 	lsl.w	r7, r7, ip
 8015c9a:	433d      	orrs	r5, r7
 8015c9c:	f843 5b04 	str.w	r5, [r3], #4
 8015ca0:	f852 5b04 	ldr.w	r5, [r2], #4
 8015ca4:	40cd      	lsrs	r5, r1
 8015ca6:	e7e5      	b.n	8015c74 <rshift+0x3c>
 8015ca8:	4623      	mov	r3, r4
 8015caa:	e7e9      	b.n	8015c80 <rshift+0x48>

08015cac <__hexdig_fun>:
 8015cac:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015cb0:	2b09      	cmp	r3, #9
 8015cb2:	d802      	bhi.n	8015cba <__hexdig_fun+0xe>
 8015cb4:	3820      	subs	r0, #32
 8015cb6:	b2c0      	uxtb	r0, r0
 8015cb8:	4770      	bx	lr
 8015cba:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015cbe:	2b05      	cmp	r3, #5
 8015cc0:	d801      	bhi.n	8015cc6 <__hexdig_fun+0x1a>
 8015cc2:	3847      	subs	r0, #71	; 0x47
 8015cc4:	e7f7      	b.n	8015cb6 <__hexdig_fun+0xa>
 8015cc6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015cca:	2b05      	cmp	r3, #5
 8015ccc:	d801      	bhi.n	8015cd2 <__hexdig_fun+0x26>
 8015cce:	3827      	subs	r0, #39	; 0x27
 8015cd0:	e7f1      	b.n	8015cb6 <__hexdig_fun+0xa>
 8015cd2:	2000      	movs	r0, #0
 8015cd4:	4770      	bx	lr

08015cd6 <__gethex>:
 8015cd6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cda:	b08b      	sub	sp, #44	; 0x2c
 8015cdc:	468a      	mov	sl, r1
 8015cde:	9002      	str	r0, [sp, #8]
 8015ce0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015ce2:	9306      	str	r3, [sp, #24]
 8015ce4:	4690      	mov	r8, r2
 8015ce6:	f000 fadf 	bl	80162a8 <__localeconv_l>
 8015cea:	6803      	ldr	r3, [r0, #0]
 8015cec:	9303      	str	r3, [sp, #12]
 8015cee:	4618      	mov	r0, r3
 8015cf0:	f7ea fa86 	bl	8000200 <strlen>
 8015cf4:	9b03      	ldr	r3, [sp, #12]
 8015cf6:	9001      	str	r0, [sp, #4]
 8015cf8:	4403      	add	r3, r0
 8015cfa:	f04f 0b00 	mov.w	fp, #0
 8015cfe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015d02:	9307      	str	r3, [sp, #28]
 8015d04:	f8da 3000 	ldr.w	r3, [sl]
 8015d08:	3302      	adds	r3, #2
 8015d0a:	461f      	mov	r7, r3
 8015d0c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015d10:	2830      	cmp	r0, #48	; 0x30
 8015d12:	d06c      	beq.n	8015dee <__gethex+0x118>
 8015d14:	f7ff ffca 	bl	8015cac <__hexdig_fun>
 8015d18:	4604      	mov	r4, r0
 8015d1a:	2800      	cmp	r0, #0
 8015d1c:	d16a      	bne.n	8015df4 <__gethex+0x11e>
 8015d1e:	9a01      	ldr	r2, [sp, #4]
 8015d20:	9903      	ldr	r1, [sp, #12]
 8015d22:	4638      	mov	r0, r7
 8015d24:	f001 fc36 	bl	8017594 <strncmp>
 8015d28:	2800      	cmp	r0, #0
 8015d2a:	d166      	bne.n	8015dfa <__gethex+0x124>
 8015d2c:	9b01      	ldr	r3, [sp, #4]
 8015d2e:	5cf8      	ldrb	r0, [r7, r3]
 8015d30:	18fe      	adds	r6, r7, r3
 8015d32:	f7ff ffbb 	bl	8015cac <__hexdig_fun>
 8015d36:	2800      	cmp	r0, #0
 8015d38:	d062      	beq.n	8015e00 <__gethex+0x12a>
 8015d3a:	4633      	mov	r3, r6
 8015d3c:	7818      	ldrb	r0, [r3, #0]
 8015d3e:	2830      	cmp	r0, #48	; 0x30
 8015d40:	461f      	mov	r7, r3
 8015d42:	f103 0301 	add.w	r3, r3, #1
 8015d46:	d0f9      	beq.n	8015d3c <__gethex+0x66>
 8015d48:	f7ff ffb0 	bl	8015cac <__hexdig_fun>
 8015d4c:	fab0 f580 	clz	r5, r0
 8015d50:	096d      	lsrs	r5, r5, #5
 8015d52:	4634      	mov	r4, r6
 8015d54:	f04f 0b01 	mov.w	fp, #1
 8015d58:	463a      	mov	r2, r7
 8015d5a:	4616      	mov	r6, r2
 8015d5c:	3201      	adds	r2, #1
 8015d5e:	7830      	ldrb	r0, [r6, #0]
 8015d60:	f7ff ffa4 	bl	8015cac <__hexdig_fun>
 8015d64:	2800      	cmp	r0, #0
 8015d66:	d1f8      	bne.n	8015d5a <__gethex+0x84>
 8015d68:	9a01      	ldr	r2, [sp, #4]
 8015d6a:	9903      	ldr	r1, [sp, #12]
 8015d6c:	4630      	mov	r0, r6
 8015d6e:	f001 fc11 	bl	8017594 <strncmp>
 8015d72:	b950      	cbnz	r0, 8015d8a <__gethex+0xb4>
 8015d74:	b954      	cbnz	r4, 8015d8c <__gethex+0xb6>
 8015d76:	9b01      	ldr	r3, [sp, #4]
 8015d78:	18f4      	adds	r4, r6, r3
 8015d7a:	4622      	mov	r2, r4
 8015d7c:	4616      	mov	r6, r2
 8015d7e:	3201      	adds	r2, #1
 8015d80:	7830      	ldrb	r0, [r6, #0]
 8015d82:	f7ff ff93 	bl	8015cac <__hexdig_fun>
 8015d86:	2800      	cmp	r0, #0
 8015d88:	d1f8      	bne.n	8015d7c <__gethex+0xa6>
 8015d8a:	b10c      	cbz	r4, 8015d90 <__gethex+0xba>
 8015d8c:	1ba4      	subs	r4, r4, r6
 8015d8e:	00a4      	lsls	r4, r4, #2
 8015d90:	7833      	ldrb	r3, [r6, #0]
 8015d92:	2b50      	cmp	r3, #80	; 0x50
 8015d94:	d001      	beq.n	8015d9a <__gethex+0xc4>
 8015d96:	2b70      	cmp	r3, #112	; 0x70
 8015d98:	d140      	bne.n	8015e1c <__gethex+0x146>
 8015d9a:	7873      	ldrb	r3, [r6, #1]
 8015d9c:	2b2b      	cmp	r3, #43	; 0x2b
 8015d9e:	d031      	beq.n	8015e04 <__gethex+0x12e>
 8015da0:	2b2d      	cmp	r3, #45	; 0x2d
 8015da2:	d033      	beq.n	8015e0c <__gethex+0x136>
 8015da4:	1c71      	adds	r1, r6, #1
 8015da6:	f04f 0900 	mov.w	r9, #0
 8015daa:	7808      	ldrb	r0, [r1, #0]
 8015dac:	f7ff ff7e 	bl	8015cac <__hexdig_fun>
 8015db0:	1e43      	subs	r3, r0, #1
 8015db2:	b2db      	uxtb	r3, r3
 8015db4:	2b18      	cmp	r3, #24
 8015db6:	d831      	bhi.n	8015e1c <__gethex+0x146>
 8015db8:	f1a0 0210 	sub.w	r2, r0, #16
 8015dbc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015dc0:	f7ff ff74 	bl	8015cac <__hexdig_fun>
 8015dc4:	1e43      	subs	r3, r0, #1
 8015dc6:	b2db      	uxtb	r3, r3
 8015dc8:	2b18      	cmp	r3, #24
 8015dca:	d922      	bls.n	8015e12 <__gethex+0x13c>
 8015dcc:	f1b9 0f00 	cmp.w	r9, #0
 8015dd0:	d000      	beq.n	8015dd4 <__gethex+0xfe>
 8015dd2:	4252      	negs	r2, r2
 8015dd4:	4414      	add	r4, r2
 8015dd6:	f8ca 1000 	str.w	r1, [sl]
 8015dda:	b30d      	cbz	r5, 8015e20 <__gethex+0x14a>
 8015ddc:	f1bb 0f00 	cmp.w	fp, #0
 8015de0:	bf0c      	ite	eq
 8015de2:	2706      	moveq	r7, #6
 8015de4:	2700      	movne	r7, #0
 8015de6:	4638      	mov	r0, r7
 8015de8:	b00b      	add	sp, #44	; 0x2c
 8015dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dee:	f10b 0b01 	add.w	fp, fp, #1
 8015df2:	e78a      	b.n	8015d0a <__gethex+0x34>
 8015df4:	2500      	movs	r5, #0
 8015df6:	462c      	mov	r4, r5
 8015df8:	e7ae      	b.n	8015d58 <__gethex+0x82>
 8015dfa:	463e      	mov	r6, r7
 8015dfc:	2501      	movs	r5, #1
 8015dfe:	e7c7      	b.n	8015d90 <__gethex+0xba>
 8015e00:	4604      	mov	r4, r0
 8015e02:	e7fb      	b.n	8015dfc <__gethex+0x126>
 8015e04:	f04f 0900 	mov.w	r9, #0
 8015e08:	1cb1      	adds	r1, r6, #2
 8015e0a:	e7ce      	b.n	8015daa <__gethex+0xd4>
 8015e0c:	f04f 0901 	mov.w	r9, #1
 8015e10:	e7fa      	b.n	8015e08 <__gethex+0x132>
 8015e12:	230a      	movs	r3, #10
 8015e14:	fb03 0202 	mla	r2, r3, r2, r0
 8015e18:	3a10      	subs	r2, #16
 8015e1a:	e7cf      	b.n	8015dbc <__gethex+0xe6>
 8015e1c:	4631      	mov	r1, r6
 8015e1e:	e7da      	b.n	8015dd6 <__gethex+0x100>
 8015e20:	1bf3      	subs	r3, r6, r7
 8015e22:	3b01      	subs	r3, #1
 8015e24:	4629      	mov	r1, r5
 8015e26:	2b07      	cmp	r3, #7
 8015e28:	dc49      	bgt.n	8015ebe <__gethex+0x1e8>
 8015e2a:	9802      	ldr	r0, [sp, #8]
 8015e2c:	f000 fa66 	bl	80162fc <_Balloc>
 8015e30:	9b01      	ldr	r3, [sp, #4]
 8015e32:	f100 0914 	add.w	r9, r0, #20
 8015e36:	f04f 0b00 	mov.w	fp, #0
 8015e3a:	f1c3 0301 	rsb	r3, r3, #1
 8015e3e:	4605      	mov	r5, r0
 8015e40:	f8cd 9010 	str.w	r9, [sp, #16]
 8015e44:	46da      	mov	sl, fp
 8015e46:	9308      	str	r3, [sp, #32]
 8015e48:	42b7      	cmp	r7, r6
 8015e4a:	d33b      	bcc.n	8015ec4 <__gethex+0x1ee>
 8015e4c:	9804      	ldr	r0, [sp, #16]
 8015e4e:	f840 ab04 	str.w	sl, [r0], #4
 8015e52:	eba0 0009 	sub.w	r0, r0, r9
 8015e56:	1080      	asrs	r0, r0, #2
 8015e58:	6128      	str	r0, [r5, #16]
 8015e5a:	0147      	lsls	r7, r0, #5
 8015e5c:	4650      	mov	r0, sl
 8015e5e:	f000 fb11 	bl	8016484 <__hi0bits>
 8015e62:	f8d8 6000 	ldr.w	r6, [r8]
 8015e66:	1a3f      	subs	r7, r7, r0
 8015e68:	42b7      	cmp	r7, r6
 8015e6a:	dd64      	ble.n	8015f36 <__gethex+0x260>
 8015e6c:	1bbf      	subs	r7, r7, r6
 8015e6e:	4639      	mov	r1, r7
 8015e70:	4628      	mov	r0, r5
 8015e72:	f000 fe21 	bl	8016ab8 <__any_on>
 8015e76:	4682      	mov	sl, r0
 8015e78:	b178      	cbz	r0, 8015e9a <__gethex+0x1c4>
 8015e7a:	1e7b      	subs	r3, r7, #1
 8015e7c:	1159      	asrs	r1, r3, #5
 8015e7e:	f003 021f 	and.w	r2, r3, #31
 8015e82:	f04f 0a01 	mov.w	sl, #1
 8015e86:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015e8a:	fa0a f202 	lsl.w	r2, sl, r2
 8015e8e:	420a      	tst	r2, r1
 8015e90:	d003      	beq.n	8015e9a <__gethex+0x1c4>
 8015e92:	4553      	cmp	r3, sl
 8015e94:	dc46      	bgt.n	8015f24 <__gethex+0x24e>
 8015e96:	f04f 0a02 	mov.w	sl, #2
 8015e9a:	4639      	mov	r1, r7
 8015e9c:	4628      	mov	r0, r5
 8015e9e:	f7ff fecb 	bl	8015c38 <rshift>
 8015ea2:	443c      	add	r4, r7
 8015ea4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ea8:	42a3      	cmp	r3, r4
 8015eaa:	da52      	bge.n	8015f52 <__gethex+0x27c>
 8015eac:	4629      	mov	r1, r5
 8015eae:	9802      	ldr	r0, [sp, #8]
 8015eb0:	f000 fa58 	bl	8016364 <_Bfree>
 8015eb4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015eb6:	2300      	movs	r3, #0
 8015eb8:	6013      	str	r3, [r2, #0]
 8015eba:	27a3      	movs	r7, #163	; 0xa3
 8015ebc:	e793      	b.n	8015de6 <__gethex+0x110>
 8015ebe:	3101      	adds	r1, #1
 8015ec0:	105b      	asrs	r3, r3, #1
 8015ec2:	e7b0      	b.n	8015e26 <__gethex+0x150>
 8015ec4:	1e73      	subs	r3, r6, #1
 8015ec6:	9305      	str	r3, [sp, #20]
 8015ec8:	9a07      	ldr	r2, [sp, #28]
 8015eca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015ece:	4293      	cmp	r3, r2
 8015ed0:	d018      	beq.n	8015f04 <__gethex+0x22e>
 8015ed2:	f1bb 0f20 	cmp.w	fp, #32
 8015ed6:	d107      	bne.n	8015ee8 <__gethex+0x212>
 8015ed8:	9b04      	ldr	r3, [sp, #16]
 8015eda:	f8c3 a000 	str.w	sl, [r3]
 8015ede:	3304      	adds	r3, #4
 8015ee0:	f04f 0a00 	mov.w	sl, #0
 8015ee4:	9304      	str	r3, [sp, #16]
 8015ee6:	46d3      	mov	fp, sl
 8015ee8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015eec:	f7ff fede 	bl	8015cac <__hexdig_fun>
 8015ef0:	f000 000f 	and.w	r0, r0, #15
 8015ef4:	fa00 f00b 	lsl.w	r0, r0, fp
 8015ef8:	ea4a 0a00 	orr.w	sl, sl, r0
 8015efc:	f10b 0b04 	add.w	fp, fp, #4
 8015f00:	9b05      	ldr	r3, [sp, #20]
 8015f02:	e00d      	b.n	8015f20 <__gethex+0x24a>
 8015f04:	9b05      	ldr	r3, [sp, #20]
 8015f06:	9a08      	ldr	r2, [sp, #32]
 8015f08:	4413      	add	r3, r2
 8015f0a:	42bb      	cmp	r3, r7
 8015f0c:	d3e1      	bcc.n	8015ed2 <__gethex+0x1fc>
 8015f0e:	4618      	mov	r0, r3
 8015f10:	9a01      	ldr	r2, [sp, #4]
 8015f12:	9903      	ldr	r1, [sp, #12]
 8015f14:	9309      	str	r3, [sp, #36]	; 0x24
 8015f16:	f001 fb3d 	bl	8017594 <strncmp>
 8015f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f1c:	2800      	cmp	r0, #0
 8015f1e:	d1d8      	bne.n	8015ed2 <__gethex+0x1fc>
 8015f20:	461e      	mov	r6, r3
 8015f22:	e791      	b.n	8015e48 <__gethex+0x172>
 8015f24:	1eb9      	subs	r1, r7, #2
 8015f26:	4628      	mov	r0, r5
 8015f28:	f000 fdc6 	bl	8016ab8 <__any_on>
 8015f2c:	2800      	cmp	r0, #0
 8015f2e:	d0b2      	beq.n	8015e96 <__gethex+0x1c0>
 8015f30:	f04f 0a03 	mov.w	sl, #3
 8015f34:	e7b1      	b.n	8015e9a <__gethex+0x1c4>
 8015f36:	da09      	bge.n	8015f4c <__gethex+0x276>
 8015f38:	1bf7      	subs	r7, r6, r7
 8015f3a:	4629      	mov	r1, r5
 8015f3c:	463a      	mov	r2, r7
 8015f3e:	9802      	ldr	r0, [sp, #8]
 8015f40:	f000 fbdc 	bl	80166fc <__lshift>
 8015f44:	1be4      	subs	r4, r4, r7
 8015f46:	4605      	mov	r5, r0
 8015f48:	f100 0914 	add.w	r9, r0, #20
 8015f4c:	f04f 0a00 	mov.w	sl, #0
 8015f50:	e7a8      	b.n	8015ea4 <__gethex+0x1ce>
 8015f52:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015f56:	42a0      	cmp	r0, r4
 8015f58:	dd6a      	ble.n	8016030 <__gethex+0x35a>
 8015f5a:	1b04      	subs	r4, r0, r4
 8015f5c:	42a6      	cmp	r6, r4
 8015f5e:	dc2e      	bgt.n	8015fbe <__gethex+0x2e8>
 8015f60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015f64:	2b02      	cmp	r3, #2
 8015f66:	d022      	beq.n	8015fae <__gethex+0x2d8>
 8015f68:	2b03      	cmp	r3, #3
 8015f6a:	d024      	beq.n	8015fb6 <__gethex+0x2e0>
 8015f6c:	2b01      	cmp	r3, #1
 8015f6e:	d115      	bne.n	8015f9c <__gethex+0x2c6>
 8015f70:	42a6      	cmp	r6, r4
 8015f72:	d113      	bne.n	8015f9c <__gethex+0x2c6>
 8015f74:	2e01      	cmp	r6, #1
 8015f76:	dc0b      	bgt.n	8015f90 <__gethex+0x2ba>
 8015f78:	9a06      	ldr	r2, [sp, #24]
 8015f7a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015f7e:	6013      	str	r3, [r2, #0]
 8015f80:	2301      	movs	r3, #1
 8015f82:	612b      	str	r3, [r5, #16]
 8015f84:	f8c9 3000 	str.w	r3, [r9]
 8015f88:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015f8a:	2762      	movs	r7, #98	; 0x62
 8015f8c:	601d      	str	r5, [r3, #0]
 8015f8e:	e72a      	b.n	8015de6 <__gethex+0x110>
 8015f90:	1e71      	subs	r1, r6, #1
 8015f92:	4628      	mov	r0, r5
 8015f94:	f000 fd90 	bl	8016ab8 <__any_on>
 8015f98:	2800      	cmp	r0, #0
 8015f9a:	d1ed      	bne.n	8015f78 <__gethex+0x2a2>
 8015f9c:	4629      	mov	r1, r5
 8015f9e:	9802      	ldr	r0, [sp, #8]
 8015fa0:	f000 f9e0 	bl	8016364 <_Bfree>
 8015fa4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	6013      	str	r3, [r2, #0]
 8015faa:	2750      	movs	r7, #80	; 0x50
 8015fac:	e71b      	b.n	8015de6 <__gethex+0x110>
 8015fae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d0e1      	beq.n	8015f78 <__gethex+0x2a2>
 8015fb4:	e7f2      	b.n	8015f9c <__gethex+0x2c6>
 8015fb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d1dd      	bne.n	8015f78 <__gethex+0x2a2>
 8015fbc:	e7ee      	b.n	8015f9c <__gethex+0x2c6>
 8015fbe:	1e67      	subs	r7, r4, #1
 8015fc0:	f1ba 0f00 	cmp.w	sl, #0
 8015fc4:	d131      	bne.n	801602a <__gethex+0x354>
 8015fc6:	b127      	cbz	r7, 8015fd2 <__gethex+0x2fc>
 8015fc8:	4639      	mov	r1, r7
 8015fca:	4628      	mov	r0, r5
 8015fcc:	f000 fd74 	bl	8016ab8 <__any_on>
 8015fd0:	4682      	mov	sl, r0
 8015fd2:	117a      	asrs	r2, r7, #5
 8015fd4:	2301      	movs	r3, #1
 8015fd6:	f007 071f 	and.w	r7, r7, #31
 8015fda:	fa03 f707 	lsl.w	r7, r3, r7
 8015fde:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015fe2:	4621      	mov	r1, r4
 8015fe4:	421f      	tst	r7, r3
 8015fe6:	4628      	mov	r0, r5
 8015fe8:	bf18      	it	ne
 8015fea:	f04a 0a02 	orrne.w	sl, sl, #2
 8015fee:	1b36      	subs	r6, r6, r4
 8015ff0:	f7ff fe22 	bl	8015c38 <rshift>
 8015ff4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015ff8:	2702      	movs	r7, #2
 8015ffa:	f1ba 0f00 	cmp.w	sl, #0
 8015ffe:	d048      	beq.n	8016092 <__gethex+0x3bc>
 8016000:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016004:	2b02      	cmp	r3, #2
 8016006:	d015      	beq.n	8016034 <__gethex+0x35e>
 8016008:	2b03      	cmp	r3, #3
 801600a:	d017      	beq.n	801603c <__gethex+0x366>
 801600c:	2b01      	cmp	r3, #1
 801600e:	d109      	bne.n	8016024 <__gethex+0x34e>
 8016010:	f01a 0f02 	tst.w	sl, #2
 8016014:	d006      	beq.n	8016024 <__gethex+0x34e>
 8016016:	f8d9 3000 	ldr.w	r3, [r9]
 801601a:	ea4a 0a03 	orr.w	sl, sl, r3
 801601e:	f01a 0f01 	tst.w	sl, #1
 8016022:	d10e      	bne.n	8016042 <__gethex+0x36c>
 8016024:	f047 0710 	orr.w	r7, r7, #16
 8016028:	e033      	b.n	8016092 <__gethex+0x3bc>
 801602a:	f04f 0a01 	mov.w	sl, #1
 801602e:	e7d0      	b.n	8015fd2 <__gethex+0x2fc>
 8016030:	2701      	movs	r7, #1
 8016032:	e7e2      	b.n	8015ffa <__gethex+0x324>
 8016034:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016036:	f1c3 0301 	rsb	r3, r3, #1
 801603a:	9315      	str	r3, [sp, #84]	; 0x54
 801603c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801603e:	2b00      	cmp	r3, #0
 8016040:	d0f0      	beq.n	8016024 <__gethex+0x34e>
 8016042:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8016046:	f105 0314 	add.w	r3, r5, #20
 801604a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801604e:	eb03 010a 	add.w	r1, r3, sl
 8016052:	f04f 0c00 	mov.w	ip, #0
 8016056:	4618      	mov	r0, r3
 8016058:	f853 2b04 	ldr.w	r2, [r3], #4
 801605c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016060:	d01c      	beq.n	801609c <__gethex+0x3c6>
 8016062:	3201      	adds	r2, #1
 8016064:	6002      	str	r2, [r0, #0]
 8016066:	2f02      	cmp	r7, #2
 8016068:	f105 0314 	add.w	r3, r5, #20
 801606c:	d138      	bne.n	80160e0 <__gethex+0x40a>
 801606e:	f8d8 2000 	ldr.w	r2, [r8]
 8016072:	3a01      	subs	r2, #1
 8016074:	42b2      	cmp	r2, r6
 8016076:	d10a      	bne.n	801608e <__gethex+0x3b8>
 8016078:	1171      	asrs	r1, r6, #5
 801607a:	2201      	movs	r2, #1
 801607c:	f006 061f 	and.w	r6, r6, #31
 8016080:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016084:	fa02 f606 	lsl.w	r6, r2, r6
 8016088:	421e      	tst	r6, r3
 801608a:	bf18      	it	ne
 801608c:	4617      	movne	r7, r2
 801608e:	f047 0720 	orr.w	r7, r7, #32
 8016092:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016094:	601d      	str	r5, [r3, #0]
 8016096:	9b06      	ldr	r3, [sp, #24]
 8016098:	601c      	str	r4, [r3, #0]
 801609a:	e6a4      	b.n	8015de6 <__gethex+0x110>
 801609c:	4299      	cmp	r1, r3
 801609e:	f843 cc04 	str.w	ip, [r3, #-4]
 80160a2:	d8d8      	bhi.n	8016056 <__gethex+0x380>
 80160a4:	68ab      	ldr	r3, [r5, #8]
 80160a6:	4599      	cmp	r9, r3
 80160a8:	db12      	blt.n	80160d0 <__gethex+0x3fa>
 80160aa:	6869      	ldr	r1, [r5, #4]
 80160ac:	9802      	ldr	r0, [sp, #8]
 80160ae:	3101      	adds	r1, #1
 80160b0:	f000 f924 	bl	80162fc <_Balloc>
 80160b4:	692a      	ldr	r2, [r5, #16]
 80160b6:	3202      	adds	r2, #2
 80160b8:	f105 010c 	add.w	r1, r5, #12
 80160bc:	4683      	mov	fp, r0
 80160be:	0092      	lsls	r2, r2, #2
 80160c0:	300c      	adds	r0, #12
 80160c2:	f7fd f9c5 	bl	8013450 <memcpy>
 80160c6:	4629      	mov	r1, r5
 80160c8:	9802      	ldr	r0, [sp, #8]
 80160ca:	f000 f94b 	bl	8016364 <_Bfree>
 80160ce:	465d      	mov	r5, fp
 80160d0:	692b      	ldr	r3, [r5, #16]
 80160d2:	1c5a      	adds	r2, r3, #1
 80160d4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80160d8:	612a      	str	r2, [r5, #16]
 80160da:	2201      	movs	r2, #1
 80160dc:	615a      	str	r2, [r3, #20]
 80160de:	e7c2      	b.n	8016066 <__gethex+0x390>
 80160e0:	692a      	ldr	r2, [r5, #16]
 80160e2:	454a      	cmp	r2, r9
 80160e4:	dd0b      	ble.n	80160fe <__gethex+0x428>
 80160e6:	2101      	movs	r1, #1
 80160e8:	4628      	mov	r0, r5
 80160ea:	f7ff fda5 	bl	8015c38 <rshift>
 80160ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80160f2:	3401      	adds	r4, #1
 80160f4:	42a3      	cmp	r3, r4
 80160f6:	f6ff aed9 	blt.w	8015eac <__gethex+0x1d6>
 80160fa:	2701      	movs	r7, #1
 80160fc:	e7c7      	b.n	801608e <__gethex+0x3b8>
 80160fe:	f016 061f 	ands.w	r6, r6, #31
 8016102:	d0fa      	beq.n	80160fa <__gethex+0x424>
 8016104:	449a      	add	sl, r3
 8016106:	f1c6 0620 	rsb	r6, r6, #32
 801610a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801610e:	f000 f9b9 	bl	8016484 <__hi0bits>
 8016112:	42b0      	cmp	r0, r6
 8016114:	dbe7      	blt.n	80160e6 <__gethex+0x410>
 8016116:	e7f0      	b.n	80160fa <__gethex+0x424>

08016118 <L_shift>:
 8016118:	f1c2 0208 	rsb	r2, r2, #8
 801611c:	0092      	lsls	r2, r2, #2
 801611e:	b570      	push	{r4, r5, r6, lr}
 8016120:	f1c2 0620 	rsb	r6, r2, #32
 8016124:	6843      	ldr	r3, [r0, #4]
 8016126:	6804      	ldr	r4, [r0, #0]
 8016128:	fa03 f506 	lsl.w	r5, r3, r6
 801612c:	432c      	orrs	r4, r5
 801612e:	40d3      	lsrs	r3, r2
 8016130:	6004      	str	r4, [r0, #0]
 8016132:	f840 3f04 	str.w	r3, [r0, #4]!
 8016136:	4288      	cmp	r0, r1
 8016138:	d3f4      	bcc.n	8016124 <L_shift+0xc>
 801613a:	bd70      	pop	{r4, r5, r6, pc}

0801613c <__match>:
 801613c:	b530      	push	{r4, r5, lr}
 801613e:	6803      	ldr	r3, [r0, #0]
 8016140:	3301      	adds	r3, #1
 8016142:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016146:	b914      	cbnz	r4, 801614e <__match+0x12>
 8016148:	6003      	str	r3, [r0, #0]
 801614a:	2001      	movs	r0, #1
 801614c:	bd30      	pop	{r4, r5, pc}
 801614e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016152:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8016156:	2d19      	cmp	r5, #25
 8016158:	bf98      	it	ls
 801615a:	3220      	addls	r2, #32
 801615c:	42a2      	cmp	r2, r4
 801615e:	d0f0      	beq.n	8016142 <__match+0x6>
 8016160:	2000      	movs	r0, #0
 8016162:	e7f3      	b.n	801614c <__match+0x10>

08016164 <__hexnan>:
 8016164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016168:	680b      	ldr	r3, [r1, #0]
 801616a:	6801      	ldr	r1, [r0, #0]
 801616c:	115f      	asrs	r7, r3, #5
 801616e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8016172:	f013 031f 	ands.w	r3, r3, #31
 8016176:	b087      	sub	sp, #28
 8016178:	bf18      	it	ne
 801617a:	3704      	addne	r7, #4
 801617c:	2500      	movs	r5, #0
 801617e:	1f3e      	subs	r6, r7, #4
 8016180:	4682      	mov	sl, r0
 8016182:	4690      	mov	r8, r2
 8016184:	9301      	str	r3, [sp, #4]
 8016186:	f847 5c04 	str.w	r5, [r7, #-4]
 801618a:	46b1      	mov	r9, r6
 801618c:	4634      	mov	r4, r6
 801618e:	9502      	str	r5, [sp, #8]
 8016190:	46ab      	mov	fp, r5
 8016192:	784a      	ldrb	r2, [r1, #1]
 8016194:	1c4b      	adds	r3, r1, #1
 8016196:	9303      	str	r3, [sp, #12]
 8016198:	b342      	cbz	r2, 80161ec <__hexnan+0x88>
 801619a:	4610      	mov	r0, r2
 801619c:	9105      	str	r1, [sp, #20]
 801619e:	9204      	str	r2, [sp, #16]
 80161a0:	f7ff fd84 	bl	8015cac <__hexdig_fun>
 80161a4:	2800      	cmp	r0, #0
 80161a6:	d143      	bne.n	8016230 <__hexnan+0xcc>
 80161a8:	9a04      	ldr	r2, [sp, #16]
 80161aa:	9905      	ldr	r1, [sp, #20]
 80161ac:	2a20      	cmp	r2, #32
 80161ae:	d818      	bhi.n	80161e2 <__hexnan+0x7e>
 80161b0:	9b02      	ldr	r3, [sp, #8]
 80161b2:	459b      	cmp	fp, r3
 80161b4:	dd13      	ble.n	80161de <__hexnan+0x7a>
 80161b6:	454c      	cmp	r4, r9
 80161b8:	d206      	bcs.n	80161c8 <__hexnan+0x64>
 80161ba:	2d07      	cmp	r5, #7
 80161bc:	dc04      	bgt.n	80161c8 <__hexnan+0x64>
 80161be:	462a      	mov	r2, r5
 80161c0:	4649      	mov	r1, r9
 80161c2:	4620      	mov	r0, r4
 80161c4:	f7ff ffa8 	bl	8016118 <L_shift>
 80161c8:	4544      	cmp	r4, r8
 80161ca:	d944      	bls.n	8016256 <__hexnan+0xf2>
 80161cc:	2300      	movs	r3, #0
 80161ce:	f1a4 0904 	sub.w	r9, r4, #4
 80161d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80161d6:	f8cd b008 	str.w	fp, [sp, #8]
 80161da:	464c      	mov	r4, r9
 80161dc:	461d      	mov	r5, r3
 80161de:	9903      	ldr	r1, [sp, #12]
 80161e0:	e7d7      	b.n	8016192 <__hexnan+0x2e>
 80161e2:	2a29      	cmp	r2, #41	; 0x29
 80161e4:	d14a      	bne.n	801627c <__hexnan+0x118>
 80161e6:	3102      	adds	r1, #2
 80161e8:	f8ca 1000 	str.w	r1, [sl]
 80161ec:	f1bb 0f00 	cmp.w	fp, #0
 80161f0:	d044      	beq.n	801627c <__hexnan+0x118>
 80161f2:	454c      	cmp	r4, r9
 80161f4:	d206      	bcs.n	8016204 <__hexnan+0xa0>
 80161f6:	2d07      	cmp	r5, #7
 80161f8:	dc04      	bgt.n	8016204 <__hexnan+0xa0>
 80161fa:	462a      	mov	r2, r5
 80161fc:	4649      	mov	r1, r9
 80161fe:	4620      	mov	r0, r4
 8016200:	f7ff ff8a 	bl	8016118 <L_shift>
 8016204:	4544      	cmp	r4, r8
 8016206:	d928      	bls.n	801625a <__hexnan+0xf6>
 8016208:	4643      	mov	r3, r8
 801620a:	f854 2b04 	ldr.w	r2, [r4], #4
 801620e:	f843 2b04 	str.w	r2, [r3], #4
 8016212:	42a6      	cmp	r6, r4
 8016214:	d2f9      	bcs.n	801620a <__hexnan+0xa6>
 8016216:	2200      	movs	r2, #0
 8016218:	f843 2b04 	str.w	r2, [r3], #4
 801621c:	429e      	cmp	r6, r3
 801621e:	d2fb      	bcs.n	8016218 <__hexnan+0xb4>
 8016220:	6833      	ldr	r3, [r6, #0]
 8016222:	b91b      	cbnz	r3, 801622c <__hexnan+0xc8>
 8016224:	4546      	cmp	r6, r8
 8016226:	d127      	bne.n	8016278 <__hexnan+0x114>
 8016228:	2301      	movs	r3, #1
 801622a:	6033      	str	r3, [r6, #0]
 801622c:	2005      	movs	r0, #5
 801622e:	e026      	b.n	801627e <__hexnan+0x11a>
 8016230:	3501      	adds	r5, #1
 8016232:	2d08      	cmp	r5, #8
 8016234:	f10b 0b01 	add.w	fp, fp, #1
 8016238:	dd06      	ble.n	8016248 <__hexnan+0xe4>
 801623a:	4544      	cmp	r4, r8
 801623c:	d9cf      	bls.n	80161de <__hexnan+0x7a>
 801623e:	2300      	movs	r3, #0
 8016240:	f844 3c04 	str.w	r3, [r4, #-4]
 8016244:	2501      	movs	r5, #1
 8016246:	3c04      	subs	r4, #4
 8016248:	6822      	ldr	r2, [r4, #0]
 801624a:	f000 000f 	and.w	r0, r0, #15
 801624e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016252:	6020      	str	r0, [r4, #0]
 8016254:	e7c3      	b.n	80161de <__hexnan+0x7a>
 8016256:	2508      	movs	r5, #8
 8016258:	e7c1      	b.n	80161de <__hexnan+0x7a>
 801625a:	9b01      	ldr	r3, [sp, #4]
 801625c:	2b00      	cmp	r3, #0
 801625e:	d0df      	beq.n	8016220 <__hexnan+0xbc>
 8016260:	f04f 32ff 	mov.w	r2, #4294967295
 8016264:	f1c3 0320 	rsb	r3, r3, #32
 8016268:	fa22 f303 	lsr.w	r3, r2, r3
 801626c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016270:	401a      	ands	r2, r3
 8016272:	f847 2c04 	str.w	r2, [r7, #-4]
 8016276:	e7d3      	b.n	8016220 <__hexnan+0xbc>
 8016278:	3e04      	subs	r6, #4
 801627a:	e7d1      	b.n	8016220 <__hexnan+0xbc>
 801627c:	2004      	movs	r0, #4
 801627e:	b007      	add	sp, #28
 8016280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016284 <__locale_ctype_ptr_l>:
 8016284:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016288:	4770      	bx	lr
	...

0801628c <__locale_ctype_ptr>:
 801628c:	4b04      	ldr	r3, [pc, #16]	; (80162a0 <__locale_ctype_ptr+0x14>)
 801628e:	4a05      	ldr	r2, [pc, #20]	; (80162a4 <__locale_ctype_ptr+0x18>)
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	6a1b      	ldr	r3, [r3, #32]
 8016294:	2b00      	cmp	r3, #0
 8016296:	bf08      	it	eq
 8016298:	4613      	moveq	r3, r2
 801629a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801629e:	4770      	bx	lr
 80162a0:	2000000c 	.word	0x2000000c
 80162a4:	20000070 	.word	0x20000070

080162a8 <__localeconv_l>:
 80162a8:	30f0      	adds	r0, #240	; 0xf0
 80162aa:	4770      	bx	lr

080162ac <_localeconv_r>:
 80162ac:	4b04      	ldr	r3, [pc, #16]	; (80162c0 <_localeconv_r+0x14>)
 80162ae:	681b      	ldr	r3, [r3, #0]
 80162b0:	6a18      	ldr	r0, [r3, #32]
 80162b2:	4b04      	ldr	r3, [pc, #16]	; (80162c4 <_localeconv_r+0x18>)
 80162b4:	2800      	cmp	r0, #0
 80162b6:	bf08      	it	eq
 80162b8:	4618      	moveq	r0, r3
 80162ba:	30f0      	adds	r0, #240	; 0xf0
 80162bc:	4770      	bx	lr
 80162be:	bf00      	nop
 80162c0:	2000000c 	.word	0x2000000c
 80162c4:	20000070 	.word	0x20000070

080162c8 <malloc>:
 80162c8:	4b02      	ldr	r3, [pc, #8]	; (80162d4 <malloc+0xc>)
 80162ca:	4601      	mov	r1, r0
 80162cc:	6818      	ldr	r0, [r3, #0]
 80162ce:	f000 bc71 	b.w	8016bb4 <_malloc_r>
 80162d2:	bf00      	nop
 80162d4:	2000000c 	.word	0x2000000c

080162d8 <__ascii_mbtowc>:
 80162d8:	b082      	sub	sp, #8
 80162da:	b901      	cbnz	r1, 80162de <__ascii_mbtowc+0x6>
 80162dc:	a901      	add	r1, sp, #4
 80162de:	b142      	cbz	r2, 80162f2 <__ascii_mbtowc+0x1a>
 80162e0:	b14b      	cbz	r3, 80162f6 <__ascii_mbtowc+0x1e>
 80162e2:	7813      	ldrb	r3, [r2, #0]
 80162e4:	600b      	str	r3, [r1, #0]
 80162e6:	7812      	ldrb	r2, [r2, #0]
 80162e8:	1c10      	adds	r0, r2, #0
 80162ea:	bf18      	it	ne
 80162ec:	2001      	movne	r0, #1
 80162ee:	b002      	add	sp, #8
 80162f0:	4770      	bx	lr
 80162f2:	4610      	mov	r0, r2
 80162f4:	e7fb      	b.n	80162ee <__ascii_mbtowc+0x16>
 80162f6:	f06f 0001 	mvn.w	r0, #1
 80162fa:	e7f8      	b.n	80162ee <__ascii_mbtowc+0x16>

080162fc <_Balloc>:
 80162fc:	b570      	push	{r4, r5, r6, lr}
 80162fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016300:	4604      	mov	r4, r0
 8016302:	460e      	mov	r6, r1
 8016304:	b93d      	cbnz	r5, 8016316 <_Balloc+0x1a>
 8016306:	2010      	movs	r0, #16
 8016308:	f7ff ffde 	bl	80162c8 <malloc>
 801630c:	6260      	str	r0, [r4, #36]	; 0x24
 801630e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016312:	6005      	str	r5, [r0, #0]
 8016314:	60c5      	str	r5, [r0, #12]
 8016316:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016318:	68eb      	ldr	r3, [r5, #12]
 801631a:	b183      	cbz	r3, 801633e <_Balloc+0x42>
 801631c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801631e:	68db      	ldr	r3, [r3, #12]
 8016320:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016324:	b9b8      	cbnz	r0, 8016356 <_Balloc+0x5a>
 8016326:	2101      	movs	r1, #1
 8016328:	fa01 f506 	lsl.w	r5, r1, r6
 801632c:	1d6a      	adds	r2, r5, #5
 801632e:	0092      	lsls	r2, r2, #2
 8016330:	4620      	mov	r0, r4
 8016332:	f000 fbe2 	bl	8016afa <_calloc_r>
 8016336:	b160      	cbz	r0, 8016352 <_Balloc+0x56>
 8016338:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801633c:	e00e      	b.n	801635c <_Balloc+0x60>
 801633e:	2221      	movs	r2, #33	; 0x21
 8016340:	2104      	movs	r1, #4
 8016342:	4620      	mov	r0, r4
 8016344:	f000 fbd9 	bl	8016afa <_calloc_r>
 8016348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801634a:	60e8      	str	r0, [r5, #12]
 801634c:	68db      	ldr	r3, [r3, #12]
 801634e:	2b00      	cmp	r3, #0
 8016350:	d1e4      	bne.n	801631c <_Balloc+0x20>
 8016352:	2000      	movs	r0, #0
 8016354:	bd70      	pop	{r4, r5, r6, pc}
 8016356:	6802      	ldr	r2, [r0, #0]
 8016358:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801635c:	2300      	movs	r3, #0
 801635e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016362:	e7f7      	b.n	8016354 <_Balloc+0x58>

08016364 <_Bfree>:
 8016364:	b570      	push	{r4, r5, r6, lr}
 8016366:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016368:	4606      	mov	r6, r0
 801636a:	460d      	mov	r5, r1
 801636c:	b93c      	cbnz	r4, 801637e <_Bfree+0x1a>
 801636e:	2010      	movs	r0, #16
 8016370:	f7ff ffaa 	bl	80162c8 <malloc>
 8016374:	6270      	str	r0, [r6, #36]	; 0x24
 8016376:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801637a:	6004      	str	r4, [r0, #0]
 801637c:	60c4      	str	r4, [r0, #12]
 801637e:	b13d      	cbz	r5, 8016390 <_Bfree+0x2c>
 8016380:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016382:	686a      	ldr	r2, [r5, #4]
 8016384:	68db      	ldr	r3, [r3, #12]
 8016386:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801638a:	6029      	str	r1, [r5, #0]
 801638c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016390:	bd70      	pop	{r4, r5, r6, pc}

08016392 <__multadd>:
 8016392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016396:	690d      	ldr	r5, [r1, #16]
 8016398:	461f      	mov	r7, r3
 801639a:	4606      	mov	r6, r0
 801639c:	460c      	mov	r4, r1
 801639e:	f101 0c14 	add.w	ip, r1, #20
 80163a2:	2300      	movs	r3, #0
 80163a4:	f8dc 0000 	ldr.w	r0, [ip]
 80163a8:	b281      	uxth	r1, r0
 80163aa:	fb02 7101 	mla	r1, r2, r1, r7
 80163ae:	0c0f      	lsrs	r7, r1, #16
 80163b0:	0c00      	lsrs	r0, r0, #16
 80163b2:	fb02 7000 	mla	r0, r2, r0, r7
 80163b6:	b289      	uxth	r1, r1
 80163b8:	3301      	adds	r3, #1
 80163ba:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80163be:	429d      	cmp	r5, r3
 80163c0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80163c4:	f84c 1b04 	str.w	r1, [ip], #4
 80163c8:	dcec      	bgt.n	80163a4 <__multadd+0x12>
 80163ca:	b1d7      	cbz	r7, 8016402 <__multadd+0x70>
 80163cc:	68a3      	ldr	r3, [r4, #8]
 80163ce:	42ab      	cmp	r3, r5
 80163d0:	dc12      	bgt.n	80163f8 <__multadd+0x66>
 80163d2:	6861      	ldr	r1, [r4, #4]
 80163d4:	4630      	mov	r0, r6
 80163d6:	3101      	adds	r1, #1
 80163d8:	f7ff ff90 	bl	80162fc <_Balloc>
 80163dc:	6922      	ldr	r2, [r4, #16]
 80163de:	3202      	adds	r2, #2
 80163e0:	f104 010c 	add.w	r1, r4, #12
 80163e4:	4680      	mov	r8, r0
 80163e6:	0092      	lsls	r2, r2, #2
 80163e8:	300c      	adds	r0, #12
 80163ea:	f7fd f831 	bl	8013450 <memcpy>
 80163ee:	4621      	mov	r1, r4
 80163f0:	4630      	mov	r0, r6
 80163f2:	f7ff ffb7 	bl	8016364 <_Bfree>
 80163f6:	4644      	mov	r4, r8
 80163f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80163fc:	3501      	adds	r5, #1
 80163fe:	615f      	str	r7, [r3, #20]
 8016400:	6125      	str	r5, [r4, #16]
 8016402:	4620      	mov	r0, r4
 8016404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016408 <__s2b>:
 8016408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801640c:	460c      	mov	r4, r1
 801640e:	4615      	mov	r5, r2
 8016410:	461f      	mov	r7, r3
 8016412:	2209      	movs	r2, #9
 8016414:	3308      	adds	r3, #8
 8016416:	4606      	mov	r6, r0
 8016418:	fb93 f3f2 	sdiv	r3, r3, r2
 801641c:	2100      	movs	r1, #0
 801641e:	2201      	movs	r2, #1
 8016420:	429a      	cmp	r2, r3
 8016422:	db20      	blt.n	8016466 <__s2b+0x5e>
 8016424:	4630      	mov	r0, r6
 8016426:	f7ff ff69 	bl	80162fc <_Balloc>
 801642a:	9b08      	ldr	r3, [sp, #32]
 801642c:	6143      	str	r3, [r0, #20]
 801642e:	2d09      	cmp	r5, #9
 8016430:	f04f 0301 	mov.w	r3, #1
 8016434:	6103      	str	r3, [r0, #16]
 8016436:	dd19      	ble.n	801646c <__s2b+0x64>
 8016438:	f104 0809 	add.w	r8, r4, #9
 801643c:	46c1      	mov	r9, r8
 801643e:	442c      	add	r4, r5
 8016440:	f819 3b01 	ldrb.w	r3, [r9], #1
 8016444:	4601      	mov	r1, r0
 8016446:	3b30      	subs	r3, #48	; 0x30
 8016448:	220a      	movs	r2, #10
 801644a:	4630      	mov	r0, r6
 801644c:	f7ff ffa1 	bl	8016392 <__multadd>
 8016450:	45a1      	cmp	r9, r4
 8016452:	d1f5      	bne.n	8016440 <__s2b+0x38>
 8016454:	eb08 0405 	add.w	r4, r8, r5
 8016458:	3c08      	subs	r4, #8
 801645a:	1b2d      	subs	r5, r5, r4
 801645c:	1963      	adds	r3, r4, r5
 801645e:	42bb      	cmp	r3, r7
 8016460:	db07      	blt.n	8016472 <__s2b+0x6a>
 8016462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016466:	0052      	lsls	r2, r2, #1
 8016468:	3101      	adds	r1, #1
 801646a:	e7d9      	b.n	8016420 <__s2b+0x18>
 801646c:	340a      	adds	r4, #10
 801646e:	2509      	movs	r5, #9
 8016470:	e7f3      	b.n	801645a <__s2b+0x52>
 8016472:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016476:	4601      	mov	r1, r0
 8016478:	3b30      	subs	r3, #48	; 0x30
 801647a:	220a      	movs	r2, #10
 801647c:	4630      	mov	r0, r6
 801647e:	f7ff ff88 	bl	8016392 <__multadd>
 8016482:	e7eb      	b.n	801645c <__s2b+0x54>

08016484 <__hi0bits>:
 8016484:	0c02      	lsrs	r2, r0, #16
 8016486:	0412      	lsls	r2, r2, #16
 8016488:	4603      	mov	r3, r0
 801648a:	b9b2      	cbnz	r2, 80164ba <__hi0bits+0x36>
 801648c:	0403      	lsls	r3, r0, #16
 801648e:	2010      	movs	r0, #16
 8016490:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016494:	bf04      	itt	eq
 8016496:	021b      	lsleq	r3, r3, #8
 8016498:	3008      	addeq	r0, #8
 801649a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801649e:	bf04      	itt	eq
 80164a0:	011b      	lsleq	r3, r3, #4
 80164a2:	3004      	addeq	r0, #4
 80164a4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80164a8:	bf04      	itt	eq
 80164aa:	009b      	lsleq	r3, r3, #2
 80164ac:	3002      	addeq	r0, #2
 80164ae:	2b00      	cmp	r3, #0
 80164b0:	db06      	blt.n	80164c0 <__hi0bits+0x3c>
 80164b2:	005b      	lsls	r3, r3, #1
 80164b4:	d503      	bpl.n	80164be <__hi0bits+0x3a>
 80164b6:	3001      	adds	r0, #1
 80164b8:	4770      	bx	lr
 80164ba:	2000      	movs	r0, #0
 80164bc:	e7e8      	b.n	8016490 <__hi0bits+0xc>
 80164be:	2020      	movs	r0, #32
 80164c0:	4770      	bx	lr

080164c2 <__lo0bits>:
 80164c2:	6803      	ldr	r3, [r0, #0]
 80164c4:	f013 0207 	ands.w	r2, r3, #7
 80164c8:	4601      	mov	r1, r0
 80164ca:	d00b      	beq.n	80164e4 <__lo0bits+0x22>
 80164cc:	07da      	lsls	r2, r3, #31
 80164ce:	d423      	bmi.n	8016518 <__lo0bits+0x56>
 80164d0:	0798      	lsls	r0, r3, #30
 80164d2:	bf49      	itett	mi
 80164d4:	085b      	lsrmi	r3, r3, #1
 80164d6:	089b      	lsrpl	r3, r3, #2
 80164d8:	2001      	movmi	r0, #1
 80164da:	600b      	strmi	r3, [r1, #0]
 80164dc:	bf5c      	itt	pl
 80164de:	600b      	strpl	r3, [r1, #0]
 80164e0:	2002      	movpl	r0, #2
 80164e2:	4770      	bx	lr
 80164e4:	b298      	uxth	r0, r3
 80164e6:	b9a8      	cbnz	r0, 8016514 <__lo0bits+0x52>
 80164e8:	0c1b      	lsrs	r3, r3, #16
 80164ea:	2010      	movs	r0, #16
 80164ec:	f013 0fff 	tst.w	r3, #255	; 0xff
 80164f0:	bf04      	itt	eq
 80164f2:	0a1b      	lsreq	r3, r3, #8
 80164f4:	3008      	addeq	r0, #8
 80164f6:	071a      	lsls	r2, r3, #28
 80164f8:	bf04      	itt	eq
 80164fa:	091b      	lsreq	r3, r3, #4
 80164fc:	3004      	addeq	r0, #4
 80164fe:	079a      	lsls	r2, r3, #30
 8016500:	bf04      	itt	eq
 8016502:	089b      	lsreq	r3, r3, #2
 8016504:	3002      	addeq	r0, #2
 8016506:	07da      	lsls	r2, r3, #31
 8016508:	d402      	bmi.n	8016510 <__lo0bits+0x4e>
 801650a:	085b      	lsrs	r3, r3, #1
 801650c:	d006      	beq.n	801651c <__lo0bits+0x5a>
 801650e:	3001      	adds	r0, #1
 8016510:	600b      	str	r3, [r1, #0]
 8016512:	4770      	bx	lr
 8016514:	4610      	mov	r0, r2
 8016516:	e7e9      	b.n	80164ec <__lo0bits+0x2a>
 8016518:	2000      	movs	r0, #0
 801651a:	4770      	bx	lr
 801651c:	2020      	movs	r0, #32
 801651e:	4770      	bx	lr

08016520 <__i2b>:
 8016520:	b510      	push	{r4, lr}
 8016522:	460c      	mov	r4, r1
 8016524:	2101      	movs	r1, #1
 8016526:	f7ff fee9 	bl	80162fc <_Balloc>
 801652a:	2201      	movs	r2, #1
 801652c:	6144      	str	r4, [r0, #20]
 801652e:	6102      	str	r2, [r0, #16]
 8016530:	bd10      	pop	{r4, pc}

08016532 <__multiply>:
 8016532:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016536:	4614      	mov	r4, r2
 8016538:	690a      	ldr	r2, [r1, #16]
 801653a:	6923      	ldr	r3, [r4, #16]
 801653c:	429a      	cmp	r2, r3
 801653e:	bfb8      	it	lt
 8016540:	460b      	movlt	r3, r1
 8016542:	4688      	mov	r8, r1
 8016544:	bfbc      	itt	lt
 8016546:	46a0      	movlt	r8, r4
 8016548:	461c      	movlt	r4, r3
 801654a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801654e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016552:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016556:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801655a:	eb07 0609 	add.w	r6, r7, r9
 801655e:	42b3      	cmp	r3, r6
 8016560:	bfb8      	it	lt
 8016562:	3101      	addlt	r1, #1
 8016564:	f7ff feca 	bl	80162fc <_Balloc>
 8016568:	f100 0514 	add.w	r5, r0, #20
 801656c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016570:	462b      	mov	r3, r5
 8016572:	2200      	movs	r2, #0
 8016574:	4573      	cmp	r3, lr
 8016576:	d316      	bcc.n	80165a6 <__multiply+0x74>
 8016578:	f104 0214 	add.w	r2, r4, #20
 801657c:	f108 0114 	add.w	r1, r8, #20
 8016580:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016584:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016588:	9300      	str	r3, [sp, #0]
 801658a:	9b00      	ldr	r3, [sp, #0]
 801658c:	9201      	str	r2, [sp, #4]
 801658e:	4293      	cmp	r3, r2
 8016590:	d80c      	bhi.n	80165ac <__multiply+0x7a>
 8016592:	2e00      	cmp	r6, #0
 8016594:	dd03      	ble.n	801659e <__multiply+0x6c>
 8016596:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801659a:	2b00      	cmp	r3, #0
 801659c:	d05d      	beq.n	801665a <__multiply+0x128>
 801659e:	6106      	str	r6, [r0, #16]
 80165a0:	b003      	add	sp, #12
 80165a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165a6:	f843 2b04 	str.w	r2, [r3], #4
 80165aa:	e7e3      	b.n	8016574 <__multiply+0x42>
 80165ac:	f8b2 b000 	ldrh.w	fp, [r2]
 80165b0:	f1bb 0f00 	cmp.w	fp, #0
 80165b4:	d023      	beq.n	80165fe <__multiply+0xcc>
 80165b6:	4689      	mov	r9, r1
 80165b8:	46ac      	mov	ip, r5
 80165ba:	f04f 0800 	mov.w	r8, #0
 80165be:	f859 4b04 	ldr.w	r4, [r9], #4
 80165c2:	f8dc a000 	ldr.w	sl, [ip]
 80165c6:	b2a3      	uxth	r3, r4
 80165c8:	fa1f fa8a 	uxth.w	sl, sl
 80165cc:	fb0b a303 	mla	r3, fp, r3, sl
 80165d0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80165d4:	f8dc 4000 	ldr.w	r4, [ip]
 80165d8:	4443      	add	r3, r8
 80165da:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80165de:	fb0b 840a 	mla	r4, fp, sl, r8
 80165e2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80165e6:	46e2      	mov	sl, ip
 80165e8:	b29b      	uxth	r3, r3
 80165ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80165ee:	454f      	cmp	r7, r9
 80165f0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80165f4:	f84a 3b04 	str.w	r3, [sl], #4
 80165f8:	d82b      	bhi.n	8016652 <__multiply+0x120>
 80165fa:	f8cc 8004 	str.w	r8, [ip, #4]
 80165fe:	9b01      	ldr	r3, [sp, #4]
 8016600:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016604:	3204      	adds	r2, #4
 8016606:	f1ba 0f00 	cmp.w	sl, #0
 801660a:	d020      	beq.n	801664e <__multiply+0x11c>
 801660c:	682b      	ldr	r3, [r5, #0]
 801660e:	4689      	mov	r9, r1
 8016610:	46a8      	mov	r8, r5
 8016612:	f04f 0b00 	mov.w	fp, #0
 8016616:	f8b9 c000 	ldrh.w	ip, [r9]
 801661a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801661e:	fb0a 440c 	mla	r4, sl, ip, r4
 8016622:	445c      	add	r4, fp
 8016624:	46c4      	mov	ip, r8
 8016626:	b29b      	uxth	r3, r3
 8016628:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801662c:	f84c 3b04 	str.w	r3, [ip], #4
 8016630:	f859 3b04 	ldr.w	r3, [r9], #4
 8016634:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016638:	0c1b      	lsrs	r3, r3, #16
 801663a:	fb0a b303 	mla	r3, sl, r3, fp
 801663e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016642:	454f      	cmp	r7, r9
 8016644:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016648:	d805      	bhi.n	8016656 <__multiply+0x124>
 801664a:	f8c8 3004 	str.w	r3, [r8, #4]
 801664e:	3504      	adds	r5, #4
 8016650:	e79b      	b.n	801658a <__multiply+0x58>
 8016652:	46d4      	mov	ip, sl
 8016654:	e7b3      	b.n	80165be <__multiply+0x8c>
 8016656:	46e0      	mov	r8, ip
 8016658:	e7dd      	b.n	8016616 <__multiply+0xe4>
 801665a:	3e01      	subs	r6, #1
 801665c:	e799      	b.n	8016592 <__multiply+0x60>
	...

08016660 <__pow5mult>:
 8016660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016664:	4615      	mov	r5, r2
 8016666:	f012 0203 	ands.w	r2, r2, #3
 801666a:	4606      	mov	r6, r0
 801666c:	460f      	mov	r7, r1
 801666e:	d007      	beq.n	8016680 <__pow5mult+0x20>
 8016670:	3a01      	subs	r2, #1
 8016672:	4c21      	ldr	r4, [pc, #132]	; (80166f8 <__pow5mult+0x98>)
 8016674:	2300      	movs	r3, #0
 8016676:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801667a:	f7ff fe8a 	bl	8016392 <__multadd>
 801667e:	4607      	mov	r7, r0
 8016680:	10ad      	asrs	r5, r5, #2
 8016682:	d035      	beq.n	80166f0 <__pow5mult+0x90>
 8016684:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016686:	b93c      	cbnz	r4, 8016698 <__pow5mult+0x38>
 8016688:	2010      	movs	r0, #16
 801668a:	f7ff fe1d 	bl	80162c8 <malloc>
 801668e:	6270      	str	r0, [r6, #36]	; 0x24
 8016690:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016694:	6004      	str	r4, [r0, #0]
 8016696:	60c4      	str	r4, [r0, #12]
 8016698:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801669c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80166a0:	b94c      	cbnz	r4, 80166b6 <__pow5mult+0x56>
 80166a2:	f240 2171 	movw	r1, #625	; 0x271
 80166a6:	4630      	mov	r0, r6
 80166a8:	f7ff ff3a 	bl	8016520 <__i2b>
 80166ac:	2300      	movs	r3, #0
 80166ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80166b2:	4604      	mov	r4, r0
 80166b4:	6003      	str	r3, [r0, #0]
 80166b6:	f04f 0800 	mov.w	r8, #0
 80166ba:	07eb      	lsls	r3, r5, #31
 80166bc:	d50a      	bpl.n	80166d4 <__pow5mult+0x74>
 80166be:	4639      	mov	r1, r7
 80166c0:	4622      	mov	r2, r4
 80166c2:	4630      	mov	r0, r6
 80166c4:	f7ff ff35 	bl	8016532 <__multiply>
 80166c8:	4639      	mov	r1, r7
 80166ca:	4681      	mov	r9, r0
 80166cc:	4630      	mov	r0, r6
 80166ce:	f7ff fe49 	bl	8016364 <_Bfree>
 80166d2:	464f      	mov	r7, r9
 80166d4:	106d      	asrs	r5, r5, #1
 80166d6:	d00b      	beq.n	80166f0 <__pow5mult+0x90>
 80166d8:	6820      	ldr	r0, [r4, #0]
 80166da:	b938      	cbnz	r0, 80166ec <__pow5mult+0x8c>
 80166dc:	4622      	mov	r2, r4
 80166de:	4621      	mov	r1, r4
 80166e0:	4630      	mov	r0, r6
 80166e2:	f7ff ff26 	bl	8016532 <__multiply>
 80166e6:	6020      	str	r0, [r4, #0]
 80166e8:	f8c0 8000 	str.w	r8, [r0]
 80166ec:	4604      	mov	r4, r0
 80166ee:	e7e4      	b.n	80166ba <__pow5mult+0x5a>
 80166f0:	4638      	mov	r0, r7
 80166f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80166f6:	bf00      	nop
 80166f8:	080181b0 	.word	0x080181b0

080166fc <__lshift>:
 80166fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016700:	460c      	mov	r4, r1
 8016702:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016706:	6923      	ldr	r3, [r4, #16]
 8016708:	6849      	ldr	r1, [r1, #4]
 801670a:	eb0a 0903 	add.w	r9, sl, r3
 801670e:	68a3      	ldr	r3, [r4, #8]
 8016710:	4607      	mov	r7, r0
 8016712:	4616      	mov	r6, r2
 8016714:	f109 0501 	add.w	r5, r9, #1
 8016718:	42ab      	cmp	r3, r5
 801671a:	db32      	blt.n	8016782 <__lshift+0x86>
 801671c:	4638      	mov	r0, r7
 801671e:	f7ff fded 	bl	80162fc <_Balloc>
 8016722:	2300      	movs	r3, #0
 8016724:	4680      	mov	r8, r0
 8016726:	f100 0114 	add.w	r1, r0, #20
 801672a:	461a      	mov	r2, r3
 801672c:	4553      	cmp	r3, sl
 801672e:	db2b      	blt.n	8016788 <__lshift+0x8c>
 8016730:	6920      	ldr	r0, [r4, #16]
 8016732:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016736:	f104 0314 	add.w	r3, r4, #20
 801673a:	f016 021f 	ands.w	r2, r6, #31
 801673e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016742:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016746:	d025      	beq.n	8016794 <__lshift+0x98>
 8016748:	f1c2 0e20 	rsb	lr, r2, #32
 801674c:	2000      	movs	r0, #0
 801674e:	681e      	ldr	r6, [r3, #0]
 8016750:	468a      	mov	sl, r1
 8016752:	4096      	lsls	r6, r2
 8016754:	4330      	orrs	r0, r6
 8016756:	f84a 0b04 	str.w	r0, [sl], #4
 801675a:	f853 0b04 	ldr.w	r0, [r3], #4
 801675e:	459c      	cmp	ip, r3
 8016760:	fa20 f00e 	lsr.w	r0, r0, lr
 8016764:	d814      	bhi.n	8016790 <__lshift+0x94>
 8016766:	6048      	str	r0, [r1, #4]
 8016768:	b108      	cbz	r0, 801676e <__lshift+0x72>
 801676a:	f109 0502 	add.w	r5, r9, #2
 801676e:	3d01      	subs	r5, #1
 8016770:	4638      	mov	r0, r7
 8016772:	f8c8 5010 	str.w	r5, [r8, #16]
 8016776:	4621      	mov	r1, r4
 8016778:	f7ff fdf4 	bl	8016364 <_Bfree>
 801677c:	4640      	mov	r0, r8
 801677e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016782:	3101      	adds	r1, #1
 8016784:	005b      	lsls	r3, r3, #1
 8016786:	e7c7      	b.n	8016718 <__lshift+0x1c>
 8016788:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801678c:	3301      	adds	r3, #1
 801678e:	e7cd      	b.n	801672c <__lshift+0x30>
 8016790:	4651      	mov	r1, sl
 8016792:	e7dc      	b.n	801674e <__lshift+0x52>
 8016794:	3904      	subs	r1, #4
 8016796:	f853 2b04 	ldr.w	r2, [r3], #4
 801679a:	f841 2f04 	str.w	r2, [r1, #4]!
 801679e:	459c      	cmp	ip, r3
 80167a0:	d8f9      	bhi.n	8016796 <__lshift+0x9a>
 80167a2:	e7e4      	b.n	801676e <__lshift+0x72>

080167a4 <__mcmp>:
 80167a4:	6903      	ldr	r3, [r0, #16]
 80167a6:	690a      	ldr	r2, [r1, #16]
 80167a8:	1a9b      	subs	r3, r3, r2
 80167aa:	b530      	push	{r4, r5, lr}
 80167ac:	d10c      	bne.n	80167c8 <__mcmp+0x24>
 80167ae:	0092      	lsls	r2, r2, #2
 80167b0:	3014      	adds	r0, #20
 80167b2:	3114      	adds	r1, #20
 80167b4:	1884      	adds	r4, r0, r2
 80167b6:	4411      	add	r1, r2
 80167b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80167bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80167c0:	4295      	cmp	r5, r2
 80167c2:	d003      	beq.n	80167cc <__mcmp+0x28>
 80167c4:	d305      	bcc.n	80167d2 <__mcmp+0x2e>
 80167c6:	2301      	movs	r3, #1
 80167c8:	4618      	mov	r0, r3
 80167ca:	bd30      	pop	{r4, r5, pc}
 80167cc:	42a0      	cmp	r0, r4
 80167ce:	d3f3      	bcc.n	80167b8 <__mcmp+0x14>
 80167d0:	e7fa      	b.n	80167c8 <__mcmp+0x24>
 80167d2:	f04f 33ff 	mov.w	r3, #4294967295
 80167d6:	e7f7      	b.n	80167c8 <__mcmp+0x24>

080167d8 <__mdiff>:
 80167d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80167dc:	460d      	mov	r5, r1
 80167de:	4607      	mov	r7, r0
 80167e0:	4611      	mov	r1, r2
 80167e2:	4628      	mov	r0, r5
 80167e4:	4614      	mov	r4, r2
 80167e6:	f7ff ffdd 	bl	80167a4 <__mcmp>
 80167ea:	1e06      	subs	r6, r0, #0
 80167ec:	d108      	bne.n	8016800 <__mdiff+0x28>
 80167ee:	4631      	mov	r1, r6
 80167f0:	4638      	mov	r0, r7
 80167f2:	f7ff fd83 	bl	80162fc <_Balloc>
 80167f6:	2301      	movs	r3, #1
 80167f8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80167fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016800:	bfa4      	itt	ge
 8016802:	4623      	movge	r3, r4
 8016804:	462c      	movge	r4, r5
 8016806:	4638      	mov	r0, r7
 8016808:	6861      	ldr	r1, [r4, #4]
 801680a:	bfa6      	itte	ge
 801680c:	461d      	movge	r5, r3
 801680e:	2600      	movge	r6, #0
 8016810:	2601      	movlt	r6, #1
 8016812:	f7ff fd73 	bl	80162fc <_Balloc>
 8016816:	692b      	ldr	r3, [r5, #16]
 8016818:	60c6      	str	r6, [r0, #12]
 801681a:	6926      	ldr	r6, [r4, #16]
 801681c:	f105 0914 	add.w	r9, r5, #20
 8016820:	f104 0214 	add.w	r2, r4, #20
 8016824:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016828:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801682c:	f100 0514 	add.w	r5, r0, #20
 8016830:	f04f 0e00 	mov.w	lr, #0
 8016834:	f852 ab04 	ldr.w	sl, [r2], #4
 8016838:	f859 4b04 	ldr.w	r4, [r9], #4
 801683c:	fa1e f18a 	uxtah	r1, lr, sl
 8016840:	b2a3      	uxth	r3, r4
 8016842:	1ac9      	subs	r1, r1, r3
 8016844:	0c23      	lsrs	r3, r4, #16
 8016846:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801684a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801684e:	b289      	uxth	r1, r1
 8016850:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016854:	45c8      	cmp	r8, r9
 8016856:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801685a:	4694      	mov	ip, r2
 801685c:	f845 3b04 	str.w	r3, [r5], #4
 8016860:	d8e8      	bhi.n	8016834 <__mdiff+0x5c>
 8016862:	45bc      	cmp	ip, r7
 8016864:	d304      	bcc.n	8016870 <__mdiff+0x98>
 8016866:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801686a:	b183      	cbz	r3, 801688e <__mdiff+0xb6>
 801686c:	6106      	str	r6, [r0, #16]
 801686e:	e7c5      	b.n	80167fc <__mdiff+0x24>
 8016870:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016874:	fa1e f381 	uxtah	r3, lr, r1
 8016878:	141a      	asrs	r2, r3, #16
 801687a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801687e:	b29b      	uxth	r3, r3
 8016880:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016884:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016888:	f845 3b04 	str.w	r3, [r5], #4
 801688c:	e7e9      	b.n	8016862 <__mdiff+0x8a>
 801688e:	3e01      	subs	r6, #1
 8016890:	e7e9      	b.n	8016866 <__mdiff+0x8e>
	...

08016894 <__ulp>:
 8016894:	4b12      	ldr	r3, [pc, #72]	; (80168e0 <__ulp+0x4c>)
 8016896:	ee10 2a90 	vmov	r2, s1
 801689a:	401a      	ands	r2, r3
 801689c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	dd04      	ble.n	80168ae <__ulp+0x1a>
 80168a4:	2000      	movs	r0, #0
 80168a6:	4619      	mov	r1, r3
 80168a8:	ec41 0b10 	vmov	d0, r0, r1
 80168ac:	4770      	bx	lr
 80168ae:	425b      	negs	r3, r3
 80168b0:	151b      	asrs	r3, r3, #20
 80168b2:	2b13      	cmp	r3, #19
 80168b4:	f04f 0000 	mov.w	r0, #0
 80168b8:	f04f 0100 	mov.w	r1, #0
 80168bc:	dc04      	bgt.n	80168c8 <__ulp+0x34>
 80168be:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80168c2:	fa42 f103 	asr.w	r1, r2, r3
 80168c6:	e7ef      	b.n	80168a8 <__ulp+0x14>
 80168c8:	3b14      	subs	r3, #20
 80168ca:	2b1e      	cmp	r3, #30
 80168cc:	f04f 0201 	mov.w	r2, #1
 80168d0:	bfda      	itte	le
 80168d2:	f1c3 031f 	rsble	r3, r3, #31
 80168d6:	fa02 f303 	lslle.w	r3, r2, r3
 80168da:	4613      	movgt	r3, r2
 80168dc:	4618      	mov	r0, r3
 80168de:	e7e3      	b.n	80168a8 <__ulp+0x14>
 80168e0:	7ff00000 	.word	0x7ff00000

080168e4 <__b2d>:
 80168e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80168e6:	6905      	ldr	r5, [r0, #16]
 80168e8:	f100 0714 	add.w	r7, r0, #20
 80168ec:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80168f0:	1f2e      	subs	r6, r5, #4
 80168f2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80168f6:	4620      	mov	r0, r4
 80168f8:	f7ff fdc4 	bl	8016484 <__hi0bits>
 80168fc:	f1c0 0320 	rsb	r3, r0, #32
 8016900:	280a      	cmp	r0, #10
 8016902:	600b      	str	r3, [r1, #0]
 8016904:	f8df c074 	ldr.w	ip, [pc, #116]	; 801697c <__b2d+0x98>
 8016908:	dc14      	bgt.n	8016934 <__b2d+0x50>
 801690a:	f1c0 0e0b 	rsb	lr, r0, #11
 801690e:	fa24 f10e 	lsr.w	r1, r4, lr
 8016912:	42b7      	cmp	r7, r6
 8016914:	ea41 030c 	orr.w	r3, r1, ip
 8016918:	bf34      	ite	cc
 801691a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801691e:	2100      	movcs	r1, #0
 8016920:	3015      	adds	r0, #21
 8016922:	fa04 f000 	lsl.w	r0, r4, r0
 8016926:	fa21 f10e 	lsr.w	r1, r1, lr
 801692a:	ea40 0201 	orr.w	r2, r0, r1
 801692e:	ec43 2b10 	vmov	d0, r2, r3
 8016932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016934:	42b7      	cmp	r7, r6
 8016936:	bf3a      	itte	cc
 8016938:	f1a5 0608 	subcc.w	r6, r5, #8
 801693c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016940:	2100      	movcs	r1, #0
 8016942:	380b      	subs	r0, #11
 8016944:	d015      	beq.n	8016972 <__b2d+0x8e>
 8016946:	4084      	lsls	r4, r0
 8016948:	f1c0 0520 	rsb	r5, r0, #32
 801694c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016950:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8016954:	42be      	cmp	r6, r7
 8016956:	fa21 fc05 	lsr.w	ip, r1, r5
 801695a:	ea44 030c 	orr.w	r3, r4, ip
 801695e:	bf8c      	ite	hi
 8016960:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016964:	2400      	movls	r4, #0
 8016966:	fa01 f000 	lsl.w	r0, r1, r0
 801696a:	40ec      	lsrs	r4, r5
 801696c:	ea40 0204 	orr.w	r2, r0, r4
 8016970:	e7dd      	b.n	801692e <__b2d+0x4a>
 8016972:	ea44 030c 	orr.w	r3, r4, ip
 8016976:	460a      	mov	r2, r1
 8016978:	e7d9      	b.n	801692e <__b2d+0x4a>
 801697a:	bf00      	nop
 801697c:	3ff00000 	.word	0x3ff00000

08016980 <__d2b>:
 8016980:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016984:	460e      	mov	r6, r1
 8016986:	2101      	movs	r1, #1
 8016988:	ec59 8b10 	vmov	r8, r9, d0
 801698c:	4615      	mov	r5, r2
 801698e:	f7ff fcb5 	bl	80162fc <_Balloc>
 8016992:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8016996:	4607      	mov	r7, r0
 8016998:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801699c:	bb34      	cbnz	r4, 80169ec <__d2b+0x6c>
 801699e:	9301      	str	r3, [sp, #4]
 80169a0:	f1b8 0300 	subs.w	r3, r8, #0
 80169a4:	d027      	beq.n	80169f6 <__d2b+0x76>
 80169a6:	a802      	add	r0, sp, #8
 80169a8:	f840 3d08 	str.w	r3, [r0, #-8]!
 80169ac:	f7ff fd89 	bl	80164c2 <__lo0bits>
 80169b0:	9900      	ldr	r1, [sp, #0]
 80169b2:	b1f0      	cbz	r0, 80169f2 <__d2b+0x72>
 80169b4:	9a01      	ldr	r2, [sp, #4]
 80169b6:	f1c0 0320 	rsb	r3, r0, #32
 80169ba:	fa02 f303 	lsl.w	r3, r2, r3
 80169be:	430b      	orrs	r3, r1
 80169c0:	40c2      	lsrs	r2, r0
 80169c2:	617b      	str	r3, [r7, #20]
 80169c4:	9201      	str	r2, [sp, #4]
 80169c6:	9b01      	ldr	r3, [sp, #4]
 80169c8:	61bb      	str	r3, [r7, #24]
 80169ca:	2b00      	cmp	r3, #0
 80169cc:	bf14      	ite	ne
 80169ce:	2102      	movne	r1, #2
 80169d0:	2101      	moveq	r1, #1
 80169d2:	6139      	str	r1, [r7, #16]
 80169d4:	b1c4      	cbz	r4, 8016a08 <__d2b+0x88>
 80169d6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80169da:	4404      	add	r4, r0
 80169dc:	6034      	str	r4, [r6, #0]
 80169de:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80169e2:	6028      	str	r0, [r5, #0]
 80169e4:	4638      	mov	r0, r7
 80169e6:	b003      	add	sp, #12
 80169e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80169ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80169f0:	e7d5      	b.n	801699e <__d2b+0x1e>
 80169f2:	6179      	str	r1, [r7, #20]
 80169f4:	e7e7      	b.n	80169c6 <__d2b+0x46>
 80169f6:	a801      	add	r0, sp, #4
 80169f8:	f7ff fd63 	bl	80164c2 <__lo0bits>
 80169fc:	9b01      	ldr	r3, [sp, #4]
 80169fe:	617b      	str	r3, [r7, #20]
 8016a00:	2101      	movs	r1, #1
 8016a02:	6139      	str	r1, [r7, #16]
 8016a04:	3020      	adds	r0, #32
 8016a06:	e7e5      	b.n	80169d4 <__d2b+0x54>
 8016a08:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016a0c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016a10:	6030      	str	r0, [r6, #0]
 8016a12:	6918      	ldr	r0, [r3, #16]
 8016a14:	f7ff fd36 	bl	8016484 <__hi0bits>
 8016a18:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016a1c:	e7e1      	b.n	80169e2 <__d2b+0x62>

08016a1e <__ratio>:
 8016a1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a22:	4688      	mov	r8, r1
 8016a24:	4669      	mov	r1, sp
 8016a26:	4681      	mov	r9, r0
 8016a28:	f7ff ff5c 	bl	80168e4 <__b2d>
 8016a2c:	a901      	add	r1, sp, #4
 8016a2e:	4640      	mov	r0, r8
 8016a30:	ec57 6b10 	vmov	r6, r7, d0
 8016a34:	f7ff ff56 	bl	80168e4 <__b2d>
 8016a38:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016a3c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016a40:	eba3 0c02 	sub.w	ip, r3, r2
 8016a44:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016a48:	1a9b      	subs	r3, r3, r2
 8016a4a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016a4e:	ec5b ab10 	vmov	sl, fp, d0
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	bfce      	itee	gt
 8016a56:	463a      	movgt	r2, r7
 8016a58:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016a5c:	465a      	movle	r2, fp
 8016a5e:	4659      	mov	r1, fp
 8016a60:	463d      	mov	r5, r7
 8016a62:	bfd4      	ite	le
 8016a64:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8016a68:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016a6c:	4630      	mov	r0, r6
 8016a6e:	ee10 2a10 	vmov	r2, s0
 8016a72:	460b      	mov	r3, r1
 8016a74:	4629      	mov	r1, r5
 8016a76:	f7e9 ff01 	bl	800087c <__aeabi_ddiv>
 8016a7a:	ec41 0b10 	vmov	d0, r0, r1
 8016a7e:	b003      	add	sp, #12
 8016a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016a84 <__copybits>:
 8016a84:	3901      	subs	r1, #1
 8016a86:	b510      	push	{r4, lr}
 8016a88:	1149      	asrs	r1, r1, #5
 8016a8a:	6914      	ldr	r4, [r2, #16]
 8016a8c:	3101      	adds	r1, #1
 8016a8e:	f102 0314 	add.w	r3, r2, #20
 8016a92:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016a96:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016a9a:	42a3      	cmp	r3, r4
 8016a9c:	4602      	mov	r2, r0
 8016a9e:	d303      	bcc.n	8016aa8 <__copybits+0x24>
 8016aa0:	2300      	movs	r3, #0
 8016aa2:	428a      	cmp	r2, r1
 8016aa4:	d305      	bcc.n	8016ab2 <__copybits+0x2e>
 8016aa6:	bd10      	pop	{r4, pc}
 8016aa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8016aac:	f840 2b04 	str.w	r2, [r0], #4
 8016ab0:	e7f3      	b.n	8016a9a <__copybits+0x16>
 8016ab2:	f842 3b04 	str.w	r3, [r2], #4
 8016ab6:	e7f4      	b.n	8016aa2 <__copybits+0x1e>

08016ab8 <__any_on>:
 8016ab8:	f100 0214 	add.w	r2, r0, #20
 8016abc:	6900      	ldr	r0, [r0, #16]
 8016abe:	114b      	asrs	r3, r1, #5
 8016ac0:	4298      	cmp	r0, r3
 8016ac2:	b510      	push	{r4, lr}
 8016ac4:	db11      	blt.n	8016aea <__any_on+0x32>
 8016ac6:	dd0a      	ble.n	8016ade <__any_on+0x26>
 8016ac8:	f011 011f 	ands.w	r1, r1, #31
 8016acc:	d007      	beq.n	8016ade <__any_on+0x26>
 8016ace:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016ad2:	fa24 f001 	lsr.w	r0, r4, r1
 8016ad6:	fa00 f101 	lsl.w	r1, r0, r1
 8016ada:	428c      	cmp	r4, r1
 8016adc:	d10b      	bne.n	8016af6 <__any_on+0x3e>
 8016ade:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016ae2:	4293      	cmp	r3, r2
 8016ae4:	d803      	bhi.n	8016aee <__any_on+0x36>
 8016ae6:	2000      	movs	r0, #0
 8016ae8:	bd10      	pop	{r4, pc}
 8016aea:	4603      	mov	r3, r0
 8016aec:	e7f7      	b.n	8016ade <__any_on+0x26>
 8016aee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016af2:	2900      	cmp	r1, #0
 8016af4:	d0f5      	beq.n	8016ae2 <__any_on+0x2a>
 8016af6:	2001      	movs	r0, #1
 8016af8:	e7f6      	b.n	8016ae8 <__any_on+0x30>

08016afa <_calloc_r>:
 8016afa:	b538      	push	{r3, r4, r5, lr}
 8016afc:	fb02 f401 	mul.w	r4, r2, r1
 8016b00:	4621      	mov	r1, r4
 8016b02:	f000 f857 	bl	8016bb4 <_malloc_r>
 8016b06:	4605      	mov	r5, r0
 8016b08:	b118      	cbz	r0, 8016b12 <_calloc_r+0x18>
 8016b0a:	4622      	mov	r2, r4
 8016b0c:	2100      	movs	r1, #0
 8016b0e:	f7fc fcaa 	bl	8013466 <memset>
 8016b12:	4628      	mov	r0, r5
 8016b14:	bd38      	pop	{r3, r4, r5, pc}
	...

08016b18 <_free_r>:
 8016b18:	b538      	push	{r3, r4, r5, lr}
 8016b1a:	4605      	mov	r5, r0
 8016b1c:	2900      	cmp	r1, #0
 8016b1e:	d045      	beq.n	8016bac <_free_r+0x94>
 8016b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016b24:	1f0c      	subs	r4, r1, #4
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	bfb8      	it	lt
 8016b2a:	18e4      	addlt	r4, r4, r3
 8016b2c:	f000 fe30 	bl	8017790 <__malloc_lock>
 8016b30:	4a1f      	ldr	r2, [pc, #124]	; (8016bb0 <_free_r+0x98>)
 8016b32:	6813      	ldr	r3, [r2, #0]
 8016b34:	4610      	mov	r0, r2
 8016b36:	b933      	cbnz	r3, 8016b46 <_free_r+0x2e>
 8016b38:	6063      	str	r3, [r4, #4]
 8016b3a:	6014      	str	r4, [r2, #0]
 8016b3c:	4628      	mov	r0, r5
 8016b3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016b42:	f000 be26 	b.w	8017792 <__malloc_unlock>
 8016b46:	42a3      	cmp	r3, r4
 8016b48:	d90c      	bls.n	8016b64 <_free_r+0x4c>
 8016b4a:	6821      	ldr	r1, [r4, #0]
 8016b4c:	1862      	adds	r2, r4, r1
 8016b4e:	4293      	cmp	r3, r2
 8016b50:	bf04      	itt	eq
 8016b52:	681a      	ldreq	r2, [r3, #0]
 8016b54:	685b      	ldreq	r3, [r3, #4]
 8016b56:	6063      	str	r3, [r4, #4]
 8016b58:	bf04      	itt	eq
 8016b5a:	1852      	addeq	r2, r2, r1
 8016b5c:	6022      	streq	r2, [r4, #0]
 8016b5e:	6004      	str	r4, [r0, #0]
 8016b60:	e7ec      	b.n	8016b3c <_free_r+0x24>
 8016b62:	4613      	mov	r3, r2
 8016b64:	685a      	ldr	r2, [r3, #4]
 8016b66:	b10a      	cbz	r2, 8016b6c <_free_r+0x54>
 8016b68:	42a2      	cmp	r2, r4
 8016b6a:	d9fa      	bls.n	8016b62 <_free_r+0x4a>
 8016b6c:	6819      	ldr	r1, [r3, #0]
 8016b6e:	1858      	adds	r0, r3, r1
 8016b70:	42a0      	cmp	r0, r4
 8016b72:	d10b      	bne.n	8016b8c <_free_r+0x74>
 8016b74:	6820      	ldr	r0, [r4, #0]
 8016b76:	4401      	add	r1, r0
 8016b78:	1858      	adds	r0, r3, r1
 8016b7a:	4282      	cmp	r2, r0
 8016b7c:	6019      	str	r1, [r3, #0]
 8016b7e:	d1dd      	bne.n	8016b3c <_free_r+0x24>
 8016b80:	6810      	ldr	r0, [r2, #0]
 8016b82:	6852      	ldr	r2, [r2, #4]
 8016b84:	605a      	str	r2, [r3, #4]
 8016b86:	4401      	add	r1, r0
 8016b88:	6019      	str	r1, [r3, #0]
 8016b8a:	e7d7      	b.n	8016b3c <_free_r+0x24>
 8016b8c:	d902      	bls.n	8016b94 <_free_r+0x7c>
 8016b8e:	230c      	movs	r3, #12
 8016b90:	602b      	str	r3, [r5, #0]
 8016b92:	e7d3      	b.n	8016b3c <_free_r+0x24>
 8016b94:	6820      	ldr	r0, [r4, #0]
 8016b96:	1821      	adds	r1, r4, r0
 8016b98:	428a      	cmp	r2, r1
 8016b9a:	bf04      	itt	eq
 8016b9c:	6811      	ldreq	r1, [r2, #0]
 8016b9e:	6852      	ldreq	r2, [r2, #4]
 8016ba0:	6062      	str	r2, [r4, #4]
 8016ba2:	bf04      	itt	eq
 8016ba4:	1809      	addeq	r1, r1, r0
 8016ba6:	6021      	streq	r1, [r4, #0]
 8016ba8:	605c      	str	r4, [r3, #4]
 8016baa:	e7c7      	b.n	8016b3c <_free_r+0x24>
 8016bac:	bd38      	pop	{r3, r4, r5, pc}
 8016bae:	bf00      	nop
 8016bb0:	2003362c 	.word	0x2003362c

08016bb4 <_malloc_r>:
 8016bb4:	b570      	push	{r4, r5, r6, lr}
 8016bb6:	1ccd      	adds	r5, r1, #3
 8016bb8:	f025 0503 	bic.w	r5, r5, #3
 8016bbc:	3508      	adds	r5, #8
 8016bbe:	2d0c      	cmp	r5, #12
 8016bc0:	bf38      	it	cc
 8016bc2:	250c      	movcc	r5, #12
 8016bc4:	2d00      	cmp	r5, #0
 8016bc6:	4606      	mov	r6, r0
 8016bc8:	db01      	blt.n	8016bce <_malloc_r+0x1a>
 8016bca:	42a9      	cmp	r1, r5
 8016bcc:	d903      	bls.n	8016bd6 <_malloc_r+0x22>
 8016bce:	230c      	movs	r3, #12
 8016bd0:	6033      	str	r3, [r6, #0]
 8016bd2:	2000      	movs	r0, #0
 8016bd4:	bd70      	pop	{r4, r5, r6, pc}
 8016bd6:	f000 fddb 	bl	8017790 <__malloc_lock>
 8016bda:	4a21      	ldr	r2, [pc, #132]	; (8016c60 <_malloc_r+0xac>)
 8016bdc:	6814      	ldr	r4, [r2, #0]
 8016bde:	4621      	mov	r1, r4
 8016be0:	b991      	cbnz	r1, 8016c08 <_malloc_r+0x54>
 8016be2:	4c20      	ldr	r4, [pc, #128]	; (8016c64 <_malloc_r+0xb0>)
 8016be4:	6823      	ldr	r3, [r4, #0]
 8016be6:	b91b      	cbnz	r3, 8016bf0 <_malloc_r+0x3c>
 8016be8:	4630      	mov	r0, r6
 8016bea:	f000 fc91 	bl	8017510 <_sbrk_r>
 8016bee:	6020      	str	r0, [r4, #0]
 8016bf0:	4629      	mov	r1, r5
 8016bf2:	4630      	mov	r0, r6
 8016bf4:	f000 fc8c 	bl	8017510 <_sbrk_r>
 8016bf8:	1c43      	adds	r3, r0, #1
 8016bfa:	d124      	bne.n	8016c46 <_malloc_r+0x92>
 8016bfc:	230c      	movs	r3, #12
 8016bfe:	6033      	str	r3, [r6, #0]
 8016c00:	4630      	mov	r0, r6
 8016c02:	f000 fdc6 	bl	8017792 <__malloc_unlock>
 8016c06:	e7e4      	b.n	8016bd2 <_malloc_r+0x1e>
 8016c08:	680b      	ldr	r3, [r1, #0]
 8016c0a:	1b5b      	subs	r3, r3, r5
 8016c0c:	d418      	bmi.n	8016c40 <_malloc_r+0x8c>
 8016c0e:	2b0b      	cmp	r3, #11
 8016c10:	d90f      	bls.n	8016c32 <_malloc_r+0x7e>
 8016c12:	600b      	str	r3, [r1, #0]
 8016c14:	50cd      	str	r5, [r1, r3]
 8016c16:	18cc      	adds	r4, r1, r3
 8016c18:	4630      	mov	r0, r6
 8016c1a:	f000 fdba 	bl	8017792 <__malloc_unlock>
 8016c1e:	f104 000b 	add.w	r0, r4, #11
 8016c22:	1d23      	adds	r3, r4, #4
 8016c24:	f020 0007 	bic.w	r0, r0, #7
 8016c28:	1ac3      	subs	r3, r0, r3
 8016c2a:	d0d3      	beq.n	8016bd4 <_malloc_r+0x20>
 8016c2c:	425a      	negs	r2, r3
 8016c2e:	50e2      	str	r2, [r4, r3]
 8016c30:	e7d0      	b.n	8016bd4 <_malloc_r+0x20>
 8016c32:	428c      	cmp	r4, r1
 8016c34:	684b      	ldr	r3, [r1, #4]
 8016c36:	bf16      	itet	ne
 8016c38:	6063      	strne	r3, [r4, #4]
 8016c3a:	6013      	streq	r3, [r2, #0]
 8016c3c:	460c      	movne	r4, r1
 8016c3e:	e7eb      	b.n	8016c18 <_malloc_r+0x64>
 8016c40:	460c      	mov	r4, r1
 8016c42:	6849      	ldr	r1, [r1, #4]
 8016c44:	e7cc      	b.n	8016be0 <_malloc_r+0x2c>
 8016c46:	1cc4      	adds	r4, r0, #3
 8016c48:	f024 0403 	bic.w	r4, r4, #3
 8016c4c:	42a0      	cmp	r0, r4
 8016c4e:	d005      	beq.n	8016c5c <_malloc_r+0xa8>
 8016c50:	1a21      	subs	r1, r4, r0
 8016c52:	4630      	mov	r0, r6
 8016c54:	f000 fc5c 	bl	8017510 <_sbrk_r>
 8016c58:	3001      	adds	r0, #1
 8016c5a:	d0cf      	beq.n	8016bfc <_malloc_r+0x48>
 8016c5c:	6025      	str	r5, [r4, #0]
 8016c5e:	e7db      	b.n	8016c18 <_malloc_r+0x64>
 8016c60:	2003362c 	.word	0x2003362c
 8016c64:	20033630 	.word	0x20033630

08016c68 <__ssputs_r>:
 8016c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016c6c:	688e      	ldr	r6, [r1, #8]
 8016c6e:	429e      	cmp	r6, r3
 8016c70:	4682      	mov	sl, r0
 8016c72:	460c      	mov	r4, r1
 8016c74:	4690      	mov	r8, r2
 8016c76:	4699      	mov	r9, r3
 8016c78:	d837      	bhi.n	8016cea <__ssputs_r+0x82>
 8016c7a:	898a      	ldrh	r2, [r1, #12]
 8016c7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016c80:	d031      	beq.n	8016ce6 <__ssputs_r+0x7e>
 8016c82:	6825      	ldr	r5, [r4, #0]
 8016c84:	6909      	ldr	r1, [r1, #16]
 8016c86:	1a6f      	subs	r7, r5, r1
 8016c88:	6965      	ldr	r5, [r4, #20]
 8016c8a:	2302      	movs	r3, #2
 8016c8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016c90:	fb95 f5f3 	sdiv	r5, r5, r3
 8016c94:	f109 0301 	add.w	r3, r9, #1
 8016c98:	443b      	add	r3, r7
 8016c9a:	429d      	cmp	r5, r3
 8016c9c:	bf38      	it	cc
 8016c9e:	461d      	movcc	r5, r3
 8016ca0:	0553      	lsls	r3, r2, #21
 8016ca2:	d530      	bpl.n	8016d06 <__ssputs_r+0x9e>
 8016ca4:	4629      	mov	r1, r5
 8016ca6:	f7ff ff85 	bl	8016bb4 <_malloc_r>
 8016caa:	4606      	mov	r6, r0
 8016cac:	b950      	cbnz	r0, 8016cc4 <__ssputs_r+0x5c>
 8016cae:	230c      	movs	r3, #12
 8016cb0:	f8ca 3000 	str.w	r3, [sl]
 8016cb4:	89a3      	ldrh	r3, [r4, #12]
 8016cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016cba:	81a3      	strh	r3, [r4, #12]
 8016cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8016cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016cc4:	463a      	mov	r2, r7
 8016cc6:	6921      	ldr	r1, [r4, #16]
 8016cc8:	f7fc fbc2 	bl	8013450 <memcpy>
 8016ccc:	89a3      	ldrh	r3, [r4, #12]
 8016cce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016cd6:	81a3      	strh	r3, [r4, #12]
 8016cd8:	6126      	str	r6, [r4, #16]
 8016cda:	6165      	str	r5, [r4, #20]
 8016cdc:	443e      	add	r6, r7
 8016cde:	1bed      	subs	r5, r5, r7
 8016ce0:	6026      	str	r6, [r4, #0]
 8016ce2:	60a5      	str	r5, [r4, #8]
 8016ce4:	464e      	mov	r6, r9
 8016ce6:	454e      	cmp	r6, r9
 8016ce8:	d900      	bls.n	8016cec <__ssputs_r+0x84>
 8016cea:	464e      	mov	r6, r9
 8016cec:	4632      	mov	r2, r6
 8016cee:	4641      	mov	r1, r8
 8016cf0:	6820      	ldr	r0, [r4, #0]
 8016cf2:	f000 fd34 	bl	801775e <memmove>
 8016cf6:	68a3      	ldr	r3, [r4, #8]
 8016cf8:	1b9b      	subs	r3, r3, r6
 8016cfa:	60a3      	str	r3, [r4, #8]
 8016cfc:	6823      	ldr	r3, [r4, #0]
 8016cfe:	441e      	add	r6, r3
 8016d00:	6026      	str	r6, [r4, #0]
 8016d02:	2000      	movs	r0, #0
 8016d04:	e7dc      	b.n	8016cc0 <__ssputs_r+0x58>
 8016d06:	462a      	mov	r2, r5
 8016d08:	f000 fd44 	bl	8017794 <_realloc_r>
 8016d0c:	4606      	mov	r6, r0
 8016d0e:	2800      	cmp	r0, #0
 8016d10:	d1e2      	bne.n	8016cd8 <__ssputs_r+0x70>
 8016d12:	6921      	ldr	r1, [r4, #16]
 8016d14:	4650      	mov	r0, sl
 8016d16:	f7ff feff 	bl	8016b18 <_free_r>
 8016d1a:	e7c8      	b.n	8016cae <__ssputs_r+0x46>

08016d1c <_svfiprintf_r>:
 8016d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d20:	461d      	mov	r5, r3
 8016d22:	898b      	ldrh	r3, [r1, #12]
 8016d24:	061f      	lsls	r7, r3, #24
 8016d26:	b09d      	sub	sp, #116	; 0x74
 8016d28:	4680      	mov	r8, r0
 8016d2a:	460c      	mov	r4, r1
 8016d2c:	4616      	mov	r6, r2
 8016d2e:	d50f      	bpl.n	8016d50 <_svfiprintf_r+0x34>
 8016d30:	690b      	ldr	r3, [r1, #16]
 8016d32:	b96b      	cbnz	r3, 8016d50 <_svfiprintf_r+0x34>
 8016d34:	2140      	movs	r1, #64	; 0x40
 8016d36:	f7ff ff3d 	bl	8016bb4 <_malloc_r>
 8016d3a:	6020      	str	r0, [r4, #0]
 8016d3c:	6120      	str	r0, [r4, #16]
 8016d3e:	b928      	cbnz	r0, 8016d4c <_svfiprintf_r+0x30>
 8016d40:	230c      	movs	r3, #12
 8016d42:	f8c8 3000 	str.w	r3, [r8]
 8016d46:	f04f 30ff 	mov.w	r0, #4294967295
 8016d4a:	e0c8      	b.n	8016ede <_svfiprintf_r+0x1c2>
 8016d4c:	2340      	movs	r3, #64	; 0x40
 8016d4e:	6163      	str	r3, [r4, #20]
 8016d50:	2300      	movs	r3, #0
 8016d52:	9309      	str	r3, [sp, #36]	; 0x24
 8016d54:	2320      	movs	r3, #32
 8016d56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016d5a:	2330      	movs	r3, #48	; 0x30
 8016d5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016d60:	9503      	str	r5, [sp, #12]
 8016d62:	f04f 0b01 	mov.w	fp, #1
 8016d66:	4637      	mov	r7, r6
 8016d68:	463d      	mov	r5, r7
 8016d6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016d6e:	b10b      	cbz	r3, 8016d74 <_svfiprintf_r+0x58>
 8016d70:	2b25      	cmp	r3, #37	; 0x25
 8016d72:	d13e      	bne.n	8016df2 <_svfiprintf_r+0xd6>
 8016d74:	ebb7 0a06 	subs.w	sl, r7, r6
 8016d78:	d00b      	beq.n	8016d92 <_svfiprintf_r+0x76>
 8016d7a:	4653      	mov	r3, sl
 8016d7c:	4632      	mov	r2, r6
 8016d7e:	4621      	mov	r1, r4
 8016d80:	4640      	mov	r0, r8
 8016d82:	f7ff ff71 	bl	8016c68 <__ssputs_r>
 8016d86:	3001      	adds	r0, #1
 8016d88:	f000 80a4 	beq.w	8016ed4 <_svfiprintf_r+0x1b8>
 8016d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016d8e:	4453      	add	r3, sl
 8016d90:	9309      	str	r3, [sp, #36]	; 0x24
 8016d92:	783b      	ldrb	r3, [r7, #0]
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	f000 809d 	beq.w	8016ed4 <_svfiprintf_r+0x1b8>
 8016d9a:	2300      	movs	r3, #0
 8016d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8016da0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016da4:	9304      	str	r3, [sp, #16]
 8016da6:	9307      	str	r3, [sp, #28]
 8016da8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016dac:	931a      	str	r3, [sp, #104]	; 0x68
 8016dae:	462f      	mov	r7, r5
 8016db0:	2205      	movs	r2, #5
 8016db2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016db6:	4850      	ldr	r0, [pc, #320]	; (8016ef8 <_svfiprintf_r+0x1dc>)
 8016db8:	f7e9 fa2a 	bl	8000210 <memchr>
 8016dbc:	9b04      	ldr	r3, [sp, #16]
 8016dbe:	b9d0      	cbnz	r0, 8016df6 <_svfiprintf_r+0xda>
 8016dc0:	06d9      	lsls	r1, r3, #27
 8016dc2:	bf44      	itt	mi
 8016dc4:	2220      	movmi	r2, #32
 8016dc6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016dca:	071a      	lsls	r2, r3, #28
 8016dcc:	bf44      	itt	mi
 8016dce:	222b      	movmi	r2, #43	; 0x2b
 8016dd0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016dd4:	782a      	ldrb	r2, [r5, #0]
 8016dd6:	2a2a      	cmp	r2, #42	; 0x2a
 8016dd8:	d015      	beq.n	8016e06 <_svfiprintf_r+0xea>
 8016dda:	9a07      	ldr	r2, [sp, #28]
 8016ddc:	462f      	mov	r7, r5
 8016dde:	2000      	movs	r0, #0
 8016de0:	250a      	movs	r5, #10
 8016de2:	4639      	mov	r1, r7
 8016de4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016de8:	3b30      	subs	r3, #48	; 0x30
 8016dea:	2b09      	cmp	r3, #9
 8016dec:	d94d      	bls.n	8016e8a <_svfiprintf_r+0x16e>
 8016dee:	b1b8      	cbz	r0, 8016e20 <_svfiprintf_r+0x104>
 8016df0:	e00f      	b.n	8016e12 <_svfiprintf_r+0xf6>
 8016df2:	462f      	mov	r7, r5
 8016df4:	e7b8      	b.n	8016d68 <_svfiprintf_r+0x4c>
 8016df6:	4a40      	ldr	r2, [pc, #256]	; (8016ef8 <_svfiprintf_r+0x1dc>)
 8016df8:	1a80      	subs	r0, r0, r2
 8016dfa:	fa0b f000 	lsl.w	r0, fp, r0
 8016dfe:	4318      	orrs	r0, r3
 8016e00:	9004      	str	r0, [sp, #16]
 8016e02:	463d      	mov	r5, r7
 8016e04:	e7d3      	b.n	8016dae <_svfiprintf_r+0x92>
 8016e06:	9a03      	ldr	r2, [sp, #12]
 8016e08:	1d11      	adds	r1, r2, #4
 8016e0a:	6812      	ldr	r2, [r2, #0]
 8016e0c:	9103      	str	r1, [sp, #12]
 8016e0e:	2a00      	cmp	r2, #0
 8016e10:	db01      	blt.n	8016e16 <_svfiprintf_r+0xfa>
 8016e12:	9207      	str	r2, [sp, #28]
 8016e14:	e004      	b.n	8016e20 <_svfiprintf_r+0x104>
 8016e16:	4252      	negs	r2, r2
 8016e18:	f043 0302 	orr.w	r3, r3, #2
 8016e1c:	9207      	str	r2, [sp, #28]
 8016e1e:	9304      	str	r3, [sp, #16]
 8016e20:	783b      	ldrb	r3, [r7, #0]
 8016e22:	2b2e      	cmp	r3, #46	; 0x2e
 8016e24:	d10c      	bne.n	8016e40 <_svfiprintf_r+0x124>
 8016e26:	787b      	ldrb	r3, [r7, #1]
 8016e28:	2b2a      	cmp	r3, #42	; 0x2a
 8016e2a:	d133      	bne.n	8016e94 <_svfiprintf_r+0x178>
 8016e2c:	9b03      	ldr	r3, [sp, #12]
 8016e2e:	1d1a      	adds	r2, r3, #4
 8016e30:	681b      	ldr	r3, [r3, #0]
 8016e32:	9203      	str	r2, [sp, #12]
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	bfb8      	it	lt
 8016e38:	f04f 33ff 	movlt.w	r3, #4294967295
 8016e3c:	3702      	adds	r7, #2
 8016e3e:	9305      	str	r3, [sp, #20]
 8016e40:	4d2e      	ldr	r5, [pc, #184]	; (8016efc <_svfiprintf_r+0x1e0>)
 8016e42:	7839      	ldrb	r1, [r7, #0]
 8016e44:	2203      	movs	r2, #3
 8016e46:	4628      	mov	r0, r5
 8016e48:	f7e9 f9e2 	bl	8000210 <memchr>
 8016e4c:	b138      	cbz	r0, 8016e5e <_svfiprintf_r+0x142>
 8016e4e:	2340      	movs	r3, #64	; 0x40
 8016e50:	1b40      	subs	r0, r0, r5
 8016e52:	fa03 f000 	lsl.w	r0, r3, r0
 8016e56:	9b04      	ldr	r3, [sp, #16]
 8016e58:	4303      	orrs	r3, r0
 8016e5a:	3701      	adds	r7, #1
 8016e5c:	9304      	str	r3, [sp, #16]
 8016e5e:	7839      	ldrb	r1, [r7, #0]
 8016e60:	4827      	ldr	r0, [pc, #156]	; (8016f00 <_svfiprintf_r+0x1e4>)
 8016e62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016e66:	2206      	movs	r2, #6
 8016e68:	1c7e      	adds	r6, r7, #1
 8016e6a:	f7e9 f9d1 	bl	8000210 <memchr>
 8016e6e:	2800      	cmp	r0, #0
 8016e70:	d038      	beq.n	8016ee4 <_svfiprintf_r+0x1c8>
 8016e72:	4b24      	ldr	r3, [pc, #144]	; (8016f04 <_svfiprintf_r+0x1e8>)
 8016e74:	bb13      	cbnz	r3, 8016ebc <_svfiprintf_r+0x1a0>
 8016e76:	9b03      	ldr	r3, [sp, #12]
 8016e78:	3307      	adds	r3, #7
 8016e7a:	f023 0307 	bic.w	r3, r3, #7
 8016e7e:	3308      	adds	r3, #8
 8016e80:	9303      	str	r3, [sp, #12]
 8016e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016e84:	444b      	add	r3, r9
 8016e86:	9309      	str	r3, [sp, #36]	; 0x24
 8016e88:	e76d      	b.n	8016d66 <_svfiprintf_r+0x4a>
 8016e8a:	fb05 3202 	mla	r2, r5, r2, r3
 8016e8e:	2001      	movs	r0, #1
 8016e90:	460f      	mov	r7, r1
 8016e92:	e7a6      	b.n	8016de2 <_svfiprintf_r+0xc6>
 8016e94:	2300      	movs	r3, #0
 8016e96:	3701      	adds	r7, #1
 8016e98:	9305      	str	r3, [sp, #20]
 8016e9a:	4619      	mov	r1, r3
 8016e9c:	250a      	movs	r5, #10
 8016e9e:	4638      	mov	r0, r7
 8016ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016ea4:	3a30      	subs	r2, #48	; 0x30
 8016ea6:	2a09      	cmp	r2, #9
 8016ea8:	d903      	bls.n	8016eb2 <_svfiprintf_r+0x196>
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d0c8      	beq.n	8016e40 <_svfiprintf_r+0x124>
 8016eae:	9105      	str	r1, [sp, #20]
 8016eb0:	e7c6      	b.n	8016e40 <_svfiprintf_r+0x124>
 8016eb2:	fb05 2101 	mla	r1, r5, r1, r2
 8016eb6:	2301      	movs	r3, #1
 8016eb8:	4607      	mov	r7, r0
 8016eba:	e7f0      	b.n	8016e9e <_svfiprintf_r+0x182>
 8016ebc:	ab03      	add	r3, sp, #12
 8016ebe:	9300      	str	r3, [sp, #0]
 8016ec0:	4622      	mov	r2, r4
 8016ec2:	4b11      	ldr	r3, [pc, #68]	; (8016f08 <_svfiprintf_r+0x1ec>)
 8016ec4:	a904      	add	r1, sp, #16
 8016ec6:	4640      	mov	r0, r8
 8016ec8:	f7fc fb6a 	bl	80135a0 <_printf_float>
 8016ecc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016ed0:	4681      	mov	r9, r0
 8016ed2:	d1d6      	bne.n	8016e82 <_svfiprintf_r+0x166>
 8016ed4:	89a3      	ldrh	r3, [r4, #12]
 8016ed6:	065b      	lsls	r3, r3, #25
 8016ed8:	f53f af35 	bmi.w	8016d46 <_svfiprintf_r+0x2a>
 8016edc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016ede:	b01d      	add	sp, #116	; 0x74
 8016ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ee4:	ab03      	add	r3, sp, #12
 8016ee6:	9300      	str	r3, [sp, #0]
 8016ee8:	4622      	mov	r2, r4
 8016eea:	4b07      	ldr	r3, [pc, #28]	; (8016f08 <_svfiprintf_r+0x1ec>)
 8016eec:	a904      	add	r1, sp, #16
 8016eee:	4640      	mov	r0, r8
 8016ef0:	f7fc fe0c 	bl	8013b0c <_printf_i>
 8016ef4:	e7ea      	b.n	8016ecc <_svfiprintf_r+0x1b0>
 8016ef6:	bf00      	nop
 8016ef8:	080181bc 	.word	0x080181bc
 8016efc:	080181c2 	.word	0x080181c2
 8016f00:	080181c6 	.word	0x080181c6
 8016f04:	080135a1 	.word	0x080135a1
 8016f08:	08016c69 	.word	0x08016c69

08016f0c <_sungetc_r>:
 8016f0c:	b538      	push	{r3, r4, r5, lr}
 8016f0e:	1c4b      	adds	r3, r1, #1
 8016f10:	4614      	mov	r4, r2
 8016f12:	d103      	bne.n	8016f1c <_sungetc_r+0x10>
 8016f14:	f04f 35ff 	mov.w	r5, #4294967295
 8016f18:	4628      	mov	r0, r5
 8016f1a:	bd38      	pop	{r3, r4, r5, pc}
 8016f1c:	8993      	ldrh	r3, [r2, #12]
 8016f1e:	f023 0320 	bic.w	r3, r3, #32
 8016f22:	8193      	strh	r3, [r2, #12]
 8016f24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016f26:	6852      	ldr	r2, [r2, #4]
 8016f28:	b2cd      	uxtb	r5, r1
 8016f2a:	b18b      	cbz	r3, 8016f50 <_sungetc_r+0x44>
 8016f2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016f2e:	4293      	cmp	r3, r2
 8016f30:	dd08      	ble.n	8016f44 <_sungetc_r+0x38>
 8016f32:	6823      	ldr	r3, [r4, #0]
 8016f34:	1e5a      	subs	r2, r3, #1
 8016f36:	6022      	str	r2, [r4, #0]
 8016f38:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016f3c:	6863      	ldr	r3, [r4, #4]
 8016f3e:	3301      	adds	r3, #1
 8016f40:	6063      	str	r3, [r4, #4]
 8016f42:	e7e9      	b.n	8016f18 <_sungetc_r+0xc>
 8016f44:	4621      	mov	r1, r4
 8016f46:	f000 fbc3 	bl	80176d0 <__submore>
 8016f4a:	2800      	cmp	r0, #0
 8016f4c:	d0f1      	beq.n	8016f32 <_sungetc_r+0x26>
 8016f4e:	e7e1      	b.n	8016f14 <_sungetc_r+0x8>
 8016f50:	6921      	ldr	r1, [r4, #16]
 8016f52:	6823      	ldr	r3, [r4, #0]
 8016f54:	b151      	cbz	r1, 8016f6c <_sungetc_r+0x60>
 8016f56:	4299      	cmp	r1, r3
 8016f58:	d208      	bcs.n	8016f6c <_sungetc_r+0x60>
 8016f5a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016f5e:	42a9      	cmp	r1, r5
 8016f60:	d104      	bne.n	8016f6c <_sungetc_r+0x60>
 8016f62:	3b01      	subs	r3, #1
 8016f64:	3201      	adds	r2, #1
 8016f66:	6023      	str	r3, [r4, #0]
 8016f68:	6062      	str	r2, [r4, #4]
 8016f6a:	e7d5      	b.n	8016f18 <_sungetc_r+0xc>
 8016f6c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016f70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016f74:	6363      	str	r3, [r4, #52]	; 0x34
 8016f76:	2303      	movs	r3, #3
 8016f78:	63a3      	str	r3, [r4, #56]	; 0x38
 8016f7a:	4623      	mov	r3, r4
 8016f7c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016f80:	6023      	str	r3, [r4, #0]
 8016f82:	2301      	movs	r3, #1
 8016f84:	e7dc      	b.n	8016f40 <_sungetc_r+0x34>

08016f86 <__ssrefill_r>:
 8016f86:	b510      	push	{r4, lr}
 8016f88:	460c      	mov	r4, r1
 8016f8a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016f8c:	b169      	cbz	r1, 8016faa <__ssrefill_r+0x24>
 8016f8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016f92:	4299      	cmp	r1, r3
 8016f94:	d001      	beq.n	8016f9a <__ssrefill_r+0x14>
 8016f96:	f7ff fdbf 	bl	8016b18 <_free_r>
 8016f9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016f9c:	6063      	str	r3, [r4, #4]
 8016f9e:	2000      	movs	r0, #0
 8016fa0:	6360      	str	r0, [r4, #52]	; 0x34
 8016fa2:	b113      	cbz	r3, 8016faa <__ssrefill_r+0x24>
 8016fa4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016fa6:	6023      	str	r3, [r4, #0]
 8016fa8:	bd10      	pop	{r4, pc}
 8016faa:	6923      	ldr	r3, [r4, #16]
 8016fac:	6023      	str	r3, [r4, #0]
 8016fae:	2300      	movs	r3, #0
 8016fb0:	6063      	str	r3, [r4, #4]
 8016fb2:	89a3      	ldrh	r3, [r4, #12]
 8016fb4:	f043 0320 	orr.w	r3, r3, #32
 8016fb8:	81a3      	strh	r3, [r4, #12]
 8016fba:	f04f 30ff 	mov.w	r0, #4294967295
 8016fbe:	e7f3      	b.n	8016fa8 <__ssrefill_r+0x22>

08016fc0 <__ssvfiscanf_r>:
 8016fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fc4:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016fc8:	460c      	mov	r4, r1
 8016fca:	2100      	movs	r1, #0
 8016fcc:	9144      	str	r1, [sp, #272]	; 0x110
 8016fce:	9145      	str	r1, [sp, #276]	; 0x114
 8016fd0:	499f      	ldr	r1, [pc, #636]	; (8017250 <__ssvfiscanf_r+0x290>)
 8016fd2:	91a0      	str	r1, [sp, #640]	; 0x280
 8016fd4:	f10d 0804 	add.w	r8, sp, #4
 8016fd8:	499e      	ldr	r1, [pc, #632]	; (8017254 <__ssvfiscanf_r+0x294>)
 8016fda:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8017258 <__ssvfiscanf_r+0x298>
 8016fde:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016fe2:	4606      	mov	r6, r0
 8016fe4:	4692      	mov	sl, r2
 8016fe6:	91a1      	str	r1, [sp, #644]	; 0x284
 8016fe8:	9300      	str	r3, [sp, #0]
 8016fea:	270a      	movs	r7, #10
 8016fec:	f89a 3000 	ldrb.w	r3, [sl]
 8016ff0:	2b00      	cmp	r3, #0
 8016ff2:	f000 812a 	beq.w	801724a <__ssvfiscanf_r+0x28a>
 8016ff6:	4655      	mov	r5, sl
 8016ff8:	f7ff f948 	bl	801628c <__locale_ctype_ptr>
 8016ffc:	f815 bb01 	ldrb.w	fp, [r5], #1
 8017000:	4458      	add	r0, fp
 8017002:	7843      	ldrb	r3, [r0, #1]
 8017004:	f013 0308 	ands.w	r3, r3, #8
 8017008:	d01c      	beq.n	8017044 <__ssvfiscanf_r+0x84>
 801700a:	6863      	ldr	r3, [r4, #4]
 801700c:	2b00      	cmp	r3, #0
 801700e:	dd12      	ble.n	8017036 <__ssvfiscanf_r+0x76>
 8017010:	f7ff f93c 	bl	801628c <__locale_ctype_ptr>
 8017014:	6823      	ldr	r3, [r4, #0]
 8017016:	781a      	ldrb	r2, [r3, #0]
 8017018:	4410      	add	r0, r2
 801701a:	7842      	ldrb	r2, [r0, #1]
 801701c:	0712      	lsls	r2, r2, #28
 801701e:	d401      	bmi.n	8017024 <__ssvfiscanf_r+0x64>
 8017020:	46aa      	mov	sl, r5
 8017022:	e7e3      	b.n	8016fec <__ssvfiscanf_r+0x2c>
 8017024:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017026:	3201      	adds	r2, #1
 8017028:	9245      	str	r2, [sp, #276]	; 0x114
 801702a:	6862      	ldr	r2, [r4, #4]
 801702c:	3301      	adds	r3, #1
 801702e:	3a01      	subs	r2, #1
 8017030:	6062      	str	r2, [r4, #4]
 8017032:	6023      	str	r3, [r4, #0]
 8017034:	e7e9      	b.n	801700a <__ssvfiscanf_r+0x4a>
 8017036:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017038:	4621      	mov	r1, r4
 801703a:	4630      	mov	r0, r6
 801703c:	4798      	blx	r3
 801703e:	2800      	cmp	r0, #0
 8017040:	d0e6      	beq.n	8017010 <__ssvfiscanf_r+0x50>
 8017042:	e7ed      	b.n	8017020 <__ssvfiscanf_r+0x60>
 8017044:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8017048:	f040 8082 	bne.w	8017150 <__ssvfiscanf_r+0x190>
 801704c:	9343      	str	r3, [sp, #268]	; 0x10c
 801704e:	9341      	str	r3, [sp, #260]	; 0x104
 8017050:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8017054:	2b2a      	cmp	r3, #42	; 0x2a
 8017056:	d103      	bne.n	8017060 <__ssvfiscanf_r+0xa0>
 8017058:	2310      	movs	r3, #16
 801705a:	9341      	str	r3, [sp, #260]	; 0x104
 801705c:	f10a 0502 	add.w	r5, sl, #2
 8017060:	46aa      	mov	sl, r5
 8017062:	f815 1b01 	ldrb.w	r1, [r5], #1
 8017066:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801706a:	2a09      	cmp	r2, #9
 801706c:	d922      	bls.n	80170b4 <__ssvfiscanf_r+0xf4>
 801706e:	2203      	movs	r2, #3
 8017070:	4879      	ldr	r0, [pc, #484]	; (8017258 <__ssvfiscanf_r+0x298>)
 8017072:	f7e9 f8cd 	bl	8000210 <memchr>
 8017076:	b138      	cbz	r0, 8017088 <__ssvfiscanf_r+0xc8>
 8017078:	eba0 0309 	sub.w	r3, r0, r9
 801707c:	2001      	movs	r0, #1
 801707e:	4098      	lsls	r0, r3
 8017080:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017082:	4318      	orrs	r0, r3
 8017084:	9041      	str	r0, [sp, #260]	; 0x104
 8017086:	46aa      	mov	sl, r5
 8017088:	f89a 3000 	ldrb.w	r3, [sl]
 801708c:	2b67      	cmp	r3, #103	; 0x67
 801708e:	f10a 0501 	add.w	r5, sl, #1
 8017092:	d82b      	bhi.n	80170ec <__ssvfiscanf_r+0x12c>
 8017094:	2b65      	cmp	r3, #101	; 0x65
 8017096:	f080 809f 	bcs.w	80171d8 <__ssvfiscanf_r+0x218>
 801709a:	2b47      	cmp	r3, #71	; 0x47
 801709c:	d810      	bhi.n	80170c0 <__ssvfiscanf_r+0x100>
 801709e:	2b45      	cmp	r3, #69	; 0x45
 80170a0:	f080 809a 	bcs.w	80171d8 <__ssvfiscanf_r+0x218>
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d06c      	beq.n	8017182 <__ssvfiscanf_r+0x1c2>
 80170a8:	2b25      	cmp	r3, #37	; 0x25
 80170aa:	d051      	beq.n	8017150 <__ssvfiscanf_r+0x190>
 80170ac:	2303      	movs	r3, #3
 80170ae:	9347      	str	r3, [sp, #284]	; 0x11c
 80170b0:	9742      	str	r7, [sp, #264]	; 0x108
 80170b2:	e027      	b.n	8017104 <__ssvfiscanf_r+0x144>
 80170b4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80170b6:	fb07 1303 	mla	r3, r7, r3, r1
 80170ba:	3b30      	subs	r3, #48	; 0x30
 80170bc:	9343      	str	r3, [sp, #268]	; 0x10c
 80170be:	e7cf      	b.n	8017060 <__ssvfiscanf_r+0xa0>
 80170c0:	2b5b      	cmp	r3, #91	; 0x5b
 80170c2:	d06a      	beq.n	801719a <__ssvfiscanf_r+0x1da>
 80170c4:	d80c      	bhi.n	80170e0 <__ssvfiscanf_r+0x120>
 80170c6:	2b58      	cmp	r3, #88	; 0x58
 80170c8:	d1f0      	bne.n	80170ac <__ssvfiscanf_r+0xec>
 80170ca:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80170cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80170d0:	9241      	str	r2, [sp, #260]	; 0x104
 80170d2:	2210      	movs	r2, #16
 80170d4:	9242      	str	r2, [sp, #264]	; 0x108
 80170d6:	2b6e      	cmp	r3, #110	; 0x6e
 80170d8:	bf8c      	ite	hi
 80170da:	2304      	movhi	r3, #4
 80170dc:	2303      	movls	r3, #3
 80170de:	e010      	b.n	8017102 <__ssvfiscanf_r+0x142>
 80170e0:	2b63      	cmp	r3, #99	; 0x63
 80170e2:	d065      	beq.n	80171b0 <__ssvfiscanf_r+0x1f0>
 80170e4:	2b64      	cmp	r3, #100	; 0x64
 80170e6:	d1e1      	bne.n	80170ac <__ssvfiscanf_r+0xec>
 80170e8:	9742      	str	r7, [sp, #264]	; 0x108
 80170ea:	e7f4      	b.n	80170d6 <__ssvfiscanf_r+0x116>
 80170ec:	2b70      	cmp	r3, #112	; 0x70
 80170ee:	d04b      	beq.n	8017188 <__ssvfiscanf_r+0x1c8>
 80170f0:	d826      	bhi.n	8017140 <__ssvfiscanf_r+0x180>
 80170f2:	2b6e      	cmp	r3, #110	; 0x6e
 80170f4:	d062      	beq.n	80171bc <__ssvfiscanf_r+0x1fc>
 80170f6:	d84c      	bhi.n	8017192 <__ssvfiscanf_r+0x1d2>
 80170f8:	2b69      	cmp	r3, #105	; 0x69
 80170fa:	d1d7      	bne.n	80170ac <__ssvfiscanf_r+0xec>
 80170fc:	2300      	movs	r3, #0
 80170fe:	9342      	str	r3, [sp, #264]	; 0x108
 8017100:	2303      	movs	r3, #3
 8017102:	9347      	str	r3, [sp, #284]	; 0x11c
 8017104:	6863      	ldr	r3, [r4, #4]
 8017106:	2b00      	cmp	r3, #0
 8017108:	dd68      	ble.n	80171dc <__ssvfiscanf_r+0x21c>
 801710a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801710c:	0659      	lsls	r1, r3, #25
 801710e:	d407      	bmi.n	8017120 <__ssvfiscanf_r+0x160>
 8017110:	f7ff f8bc 	bl	801628c <__locale_ctype_ptr>
 8017114:	6823      	ldr	r3, [r4, #0]
 8017116:	781a      	ldrb	r2, [r3, #0]
 8017118:	4410      	add	r0, r2
 801711a:	7842      	ldrb	r2, [r0, #1]
 801711c:	0712      	lsls	r2, r2, #28
 801711e:	d464      	bmi.n	80171ea <__ssvfiscanf_r+0x22a>
 8017120:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8017122:	2b02      	cmp	r3, #2
 8017124:	dc73      	bgt.n	801720e <__ssvfiscanf_r+0x24e>
 8017126:	466b      	mov	r3, sp
 8017128:	4622      	mov	r2, r4
 801712a:	a941      	add	r1, sp, #260	; 0x104
 801712c:	4630      	mov	r0, r6
 801712e:	f000 f897 	bl	8017260 <_scanf_chars>
 8017132:	2801      	cmp	r0, #1
 8017134:	f000 8089 	beq.w	801724a <__ssvfiscanf_r+0x28a>
 8017138:	2802      	cmp	r0, #2
 801713a:	f47f af71 	bne.w	8017020 <__ssvfiscanf_r+0x60>
 801713e:	e01d      	b.n	801717c <__ssvfiscanf_r+0x1bc>
 8017140:	2b75      	cmp	r3, #117	; 0x75
 8017142:	d0d1      	beq.n	80170e8 <__ssvfiscanf_r+0x128>
 8017144:	2b78      	cmp	r3, #120	; 0x78
 8017146:	d0c0      	beq.n	80170ca <__ssvfiscanf_r+0x10a>
 8017148:	2b73      	cmp	r3, #115	; 0x73
 801714a:	d1af      	bne.n	80170ac <__ssvfiscanf_r+0xec>
 801714c:	2302      	movs	r3, #2
 801714e:	e7d8      	b.n	8017102 <__ssvfiscanf_r+0x142>
 8017150:	6863      	ldr	r3, [r4, #4]
 8017152:	2b00      	cmp	r3, #0
 8017154:	dd0c      	ble.n	8017170 <__ssvfiscanf_r+0x1b0>
 8017156:	6823      	ldr	r3, [r4, #0]
 8017158:	781a      	ldrb	r2, [r3, #0]
 801715a:	455a      	cmp	r2, fp
 801715c:	d175      	bne.n	801724a <__ssvfiscanf_r+0x28a>
 801715e:	3301      	adds	r3, #1
 8017160:	6862      	ldr	r2, [r4, #4]
 8017162:	6023      	str	r3, [r4, #0]
 8017164:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8017166:	3a01      	subs	r2, #1
 8017168:	3301      	adds	r3, #1
 801716a:	6062      	str	r2, [r4, #4]
 801716c:	9345      	str	r3, [sp, #276]	; 0x114
 801716e:	e757      	b.n	8017020 <__ssvfiscanf_r+0x60>
 8017170:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017172:	4621      	mov	r1, r4
 8017174:	4630      	mov	r0, r6
 8017176:	4798      	blx	r3
 8017178:	2800      	cmp	r0, #0
 801717a:	d0ec      	beq.n	8017156 <__ssvfiscanf_r+0x196>
 801717c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801717e:	2800      	cmp	r0, #0
 8017180:	d159      	bne.n	8017236 <__ssvfiscanf_r+0x276>
 8017182:	f04f 30ff 	mov.w	r0, #4294967295
 8017186:	e05c      	b.n	8017242 <__ssvfiscanf_r+0x282>
 8017188:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801718a:	f042 0220 	orr.w	r2, r2, #32
 801718e:	9241      	str	r2, [sp, #260]	; 0x104
 8017190:	e79b      	b.n	80170ca <__ssvfiscanf_r+0x10a>
 8017192:	2308      	movs	r3, #8
 8017194:	9342      	str	r3, [sp, #264]	; 0x108
 8017196:	2304      	movs	r3, #4
 8017198:	e7b3      	b.n	8017102 <__ssvfiscanf_r+0x142>
 801719a:	4629      	mov	r1, r5
 801719c:	4640      	mov	r0, r8
 801719e:	f000 f9c7 	bl	8017530 <__sccl>
 80171a2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80171a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80171a8:	9341      	str	r3, [sp, #260]	; 0x104
 80171aa:	4605      	mov	r5, r0
 80171ac:	2301      	movs	r3, #1
 80171ae:	e7a8      	b.n	8017102 <__ssvfiscanf_r+0x142>
 80171b0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80171b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80171b6:	9341      	str	r3, [sp, #260]	; 0x104
 80171b8:	2300      	movs	r3, #0
 80171ba:	e7a2      	b.n	8017102 <__ssvfiscanf_r+0x142>
 80171bc:	9841      	ldr	r0, [sp, #260]	; 0x104
 80171be:	06c3      	lsls	r3, r0, #27
 80171c0:	f53f af2e 	bmi.w	8017020 <__ssvfiscanf_r+0x60>
 80171c4:	9b00      	ldr	r3, [sp, #0]
 80171c6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80171c8:	1d19      	adds	r1, r3, #4
 80171ca:	9100      	str	r1, [sp, #0]
 80171cc:	681b      	ldr	r3, [r3, #0]
 80171ce:	07c0      	lsls	r0, r0, #31
 80171d0:	bf4c      	ite	mi
 80171d2:	801a      	strhmi	r2, [r3, #0]
 80171d4:	601a      	strpl	r2, [r3, #0]
 80171d6:	e723      	b.n	8017020 <__ssvfiscanf_r+0x60>
 80171d8:	2305      	movs	r3, #5
 80171da:	e792      	b.n	8017102 <__ssvfiscanf_r+0x142>
 80171dc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80171de:	4621      	mov	r1, r4
 80171e0:	4630      	mov	r0, r6
 80171e2:	4798      	blx	r3
 80171e4:	2800      	cmp	r0, #0
 80171e6:	d090      	beq.n	801710a <__ssvfiscanf_r+0x14a>
 80171e8:	e7c8      	b.n	801717c <__ssvfiscanf_r+0x1bc>
 80171ea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80171ec:	3201      	adds	r2, #1
 80171ee:	9245      	str	r2, [sp, #276]	; 0x114
 80171f0:	6862      	ldr	r2, [r4, #4]
 80171f2:	3a01      	subs	r2, #1
 80171f4:	2a00      	cmp	r2, #0
 80171f6:	6062      	str	r2, [r4, #4]
 80171f8:	dd02      	ble.n	8017200 <__ssvfiscanf_r+0x240>
 80171fa:	3301      	adds	r3, #1
 80171fc:	6023      	str	r3, [r4, #0]
 80171fe:	e787      	b.n	8017110 <__ssvfiscanf_r+0x150>
 8017200:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017202:	4621      	mov	r1, r4
 8017204:	4630      	mov	r0, r6
 8017206:	4798      	blx	r3
 8017208:	2800      	cmp	r0, #0
 801720a:	d081      	beq.n	8017110 <__ssvfiscanf_r+0x150>
 801720c:	e7b6      	b.n	801717c <__ssvfiscanf_r+0x1bc>
 801720e:	2b04      	cmp	r3, #4
 8017210:	dc06      	bgt.n	8017220 <__ssvfiscanf_r+0x260>
 8017212:	466b      	mov	r3, sp
 8017214:	4622      	mov	r2, r4
 8017216:	a941      	add	r1, sp, #260	; 0x104
 8017218:	4630      	mov	r0, r6
 801721a:	f000 f885 	bl	8017328 <_scanf_i>
 801721e:	e788      	b.n	8017132 <__ssvfiscanf_r+0x172>
 8017220:	4b0e      	ldr	r3, [pc, #56]	; (801725c <__ssvfiscanf_r+0x29c>)
 8017222:	2b00      	cmp	r3, #0
 8017224:	f43f aefc 	beq.w	8017020 <__ssvfiscanf_r+0x60>
 8017228:	466b      	mov	r3, sp
 801722a:	4622      	mov	r2, r4
 801722c:	a941      	add	r1, sp, #260	; 0x104
 801722e:	4630      	mov	r0, r6
 8017230:	f7fc fd7e 	bl	8013d30 <_scanf_float>
 8017234:	e77d      	b.n	8017132 <__ssvfiscanf_r+0x172>
 8017236:	89a3      	ldrh	r3, [r4, #12]
 8017238:	f013 0f40 	tst.w	r3, #64	; 0x40
 801723c:	bf18      	it	ne
 801723e:	f04f 30ff 	movne.w	r0, #4294967295
 8017242:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8017246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801724a:	9844      	ldr	r0, [sp, #272]	; 0x110
 801724c:	e7f9      	b.n	8017242 <__ssvfiscanf_r+0x282>
 801724e:	bf00      	nop
 8017250:	08016f0d 	.word	0x08016f0d
 8017254:	08016f87 	.word	0x08016f87
 8017258:	080181c2 	.word	0x080181c2
 801725c:	08013d31 	.word	0x08013d31

08017260 <_scanf_chars>:
 8017260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017264:	4615      	mov	r5, r2
 8017266:	688a      	ldr	r2, [r1, #8]
 8017268:	4680      	mov	r8, r0
 801726a:	460c      	mov	r4, r1
 801726c:	b932      	cbnz	r2, 801727c <_scanf_chars+0x1c>
 801726e:	698a      	ldr	r2, [r1, #24]
 8017270:	2a00      	cmp	r2, #0
 8017272:	bf14      	ite	ne
 8017274:	f04f 32ff 	movne.w	r2, #4294967295
 8017278:	2201      	moveq	r2, #1
 801727a:	608a      	str	r2, [r1, #8]
 801727c:	6822      	ldr	r2, [r4, #0]
 801727e:	06d1      	lsls	r1, r2, #27
 8017280:	bf5f      	itttt	pl
 8017282:	681a      	ldrpl	r2, [r3, #0]
 8017284:	1d11      	addpl	r1, r2, #4
 8017286:	6019      	strpl	r1, [r3, #0]
 8017288:	6817      	ldrpl	r7, [r2, #0]
 801728a:	2600      	movs	r6, #0
 801728c:	69a3      	ldr	r3, [r4, #24]
 801728e:	b1db      	cbz	r3, 80172c8 <_scanf_chars+0x68>
 8017290:	2b01      	cmp	r3, #1
 8017292:	d107      	bne.n	80172a4 <_scanf_chars+0x44>
 8017294:	682b      	ldr	r3, [r5, #0]
 8017296:	6962      	ldr	r2, [r4, #20]
 8017298:	781b      	ldrb	r3, [r3, #0]
 801729a:	5cd3      	ldrb	r3, [r2, r3]
 801729c:	b9a3      	cbnz	r3, 80172c8 <_scanf_chars+0x68>
 801729e:	2e00      	cmp	r6, #0
 80172a0:	d132      	bne.n	8017308 <_scanf_chars+0xa8>
 80172a2:	e006      	b.n	80172b2 <_scanf_chars+0x52>
 80172a4:	2b02      	cmp	r3, #2
 80172a6:	d007      	beq.n	80172b8 <_scanf_chars+0x58>
 80172a8:	2e00      	cmp	r6, #0
 80172aa:	d12d      	bne.n	8017308 <_scanf_chars+0xa8>
 80172ac:	69a3      	ldr	r3, [r4, #24]
 80172ae:	2b01      	cmp	r3, #1
 80172b0:	d12a      	bne.n	8017308 <_scanf_chars+0xa8>
 80172b2:	2001      	movs	r0, #1
 80172b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80172b8:	f7fe ffe8 	bl	801628c <__locale_ctype_ptr>
 80172bc:	682b      	ldr	r3, [r5, #0]
 80172be:	781b      	ldrb	r3, [r3, #0]
 80172c0:	4418      	add	r0, r3
 80172c2:	7843      	ldrb	r3, [r0, #1]
 80172c4:	071b      	lsls	r3, r3, #28
 80172c6:	d4ef      	bmi.n	80172a8 <_scanf_chars+0x48>
 80172c8:	6823      	ldr	r3, [r4, #0]
 80172ca:	06da      	lsls	r2, r3, #27
 80172cc:	bf5e      	ittt	pl
 80172ce:	682b      	ldrpl	r3, [r5, #0]
 80172d0:	781b      	ldrbpl	r3, [r3, #0]
 80172d2:	703b      	strbpl	r3, [r7, #0]
 80172d4:	682a      	ldr	r2, [r5, #0]
 80172d6:	686b      	ldr	r3, [r5, #4]
 80172d8:	f102 0201 	add.w	r2, r2, #1
 80172dc:	602a      	str	r2, [r5, #0]
 80172de:	68a2      	ldr	r2, [r4, #8]
 80172e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80172e4:	f102 32ff 	add.w	r2, r2, #4294967295
 80172e8:	606b      	str	r3, [r5, #4]
 80172ea:	f106 0601 	add.w	r6, r6, #1
 80172ee:	bf58      	it	pl
 80172f0:	3701      	addpl	r7, #1
 80172f2:	60a2      	str	r2, [r4, #8]
 80172f4:	b142      	cbz	r2, 8017308 <_scanf_chars+0xa8>
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	dcc8      	bgt.n	801728c <_scanf_chars+0x2c>
 80172fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80172fe:	4629      	mov	r1, r5
 8017300:	4640      	mov	r0, r8
 8017302:	4798      	blx	r3
 8017304:	2800      	cmp	r0, #0
 8017306:	d0c1      	beq.n	801728c <_scanf_chars+0x2c>
 8017308:	6823      	ldr	r3, [r4, #0]
 801730a:	f013 0310 	ands.w	r3, r3, #16
 801730e:	d105      	bne.n	801731c <_scanf_chars+0xbc>
 8017310:	68e2      	ldr	r2, [r4, #12]
 8017312:	3201      	adds	r2, #1
 8017314:	60e2      	str	r2, [r4, #12]
 8017316:	69a2      	ldr	r2, [r4, #24]
 8017318:	b102      	cbz	r2, 801731c <_scanf_chars+0xbc>
 801731a:	703b      	strb	r3, [r7, #0]
 801731c:	6923      	ldr	r3, [r4, #16]
 801731e:	441e      	add	r6, r3
 8017320:	6126      	str	r6, [r4, #16]
 8017322:	2000      	movs	r0, #0
 8017324:	e7c6      	b.n	80172b4 <_scanf_chars+0x54>
	...

08017328 <_scanf_i>:
 8017328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801732c:	469a      	mov	sl, r3
 801732e:	4b74      	ldr	r3, [pc, #464]	; (8017500 <_scanf_i+0x1d8>)
 8017330:	460c      	mov	r4, r1
 8017332:	4683      	mov	fp, r0
 8017334:	4616      	mov	r6, r2
 8017336:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801733a:	b087      	sub	sp, #28
 801733c:	ab03      	add	r3, sp, #12
 801733e:	68a7      	ldr	r7, [r4, #8]
 8017340:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017344:	4b6f      	ldr	r3, [pc, #444]	; (8017504 <_scanf_i+0x1dc>)
 8017346:	69a1      	ldr	r1, [r4, #24]
 8017348:	4a6f      	ldr	r2, [pc, #444]	; (8017508 <_scanf_i+0x1e0>)
 801734a:	2903      	cmp	r1, #3
 801734c:	bf08      	it	eq
 801734e:	461a      	moveq	r2, r3
 8017350:	1e7b      	subs	r3, r7, #1
 8017352:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8017356:	bf84      	itt	hi
 8017358:	f240 135d 	movwhi	r3, #349	; 0x15d
 801735c:	60a3      	strhi	r3, [r4, #8]
 801735e:	6823      	ldr	r3, [r4, #0]
 8017360:	9200      	str	r2, [sp, #0]
 8017362:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017366:	bf88      	it	hi
 8017368:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801736c:	f104 091c 	add.w	r9, r4, #28
 8017370:	6023      	str	r3, [r4, #0]
 8017372:	bf8c      	ite	hi
 8017374:	197f      	addhi	r7, r7, r5
 8017376:	2700      	movls	r7, #0
 8017378:	464b      	mov	r3, r9
 801737a:	f04f 0800 	mov.w	r8, #0
 801737e:	9301      	str	r3, [sp, #4]
 8017380:	6831      	ldr	r1, [r6, #0]
 8017382:	ab03      	add	r3, sp, #12
 8017384:	2202      	movs	r2, #2
 8017386:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801738a:	7809      	ldrb	r1, [r1, #0]
 801738c:	f7e8 ff40 	bl	8000210 <memchr>
 8017390:	9b01      	ldr	r3, [sp, #4]
 8017392:	b330      	cbz	r0, 80173e2 <_scanf_i+0xba>
 8017394:	f1b8 0f01 	cmp.w	r8, #1
 8017398:	d15a      	bne.n	8017450 <_scanf_i+0x128>
 801739a:	6862      	ldr	r2, [r4, #4]
 801739c:	b92a      	cbnz	r2, 80173aa <_scanf_i+0x82>
 801739e:	6822      	ldr	r2, [r4, #0]
 80173a0:	2108      	movs	r1, #8
 80173a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80173a6:	6061      	str	r1, [r4, #4]
 80173a8:	6022      	str	r2, [r4, #0]
 80173aa:	6822      	ldr	r2, [r4, #0]
 80173ac:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80173b0:	6022      	str	r2, [r4, #0]
 80173b2:	68a2      	ldr	r2, [r4, #8]
 80173b4:	1e51      	subs	r1, r2, #1
 80173b6:	60a1      	str	r1, [r4, #8]
 80173b8:	b19a      	cbz	r2, 80173e2 <_scanf_i+0xba>
 80173ba:	6832      	ldr	r2, [r6, #0]
 80173bc:	1c51      	adds	r1, r2, #1
 80173be:	6031      	str	r1, [r6, #0]
 80173c0:	7812      	ldrb	r2, [r2, #0]
 80173c2:	701a      	strb	r2, [r3, #0]
 80173c4:	1c5d      	adds	r5, r3, #1
 80173c6:	6873      	ldr	r3, [r6, #4]
 80173c8:	3b01      	subs	r3, #1
 80173ca:	2b00      	cmp	r3, #0
 80173cc:	6073      	str	r3, [r6, #4]
 80173ce:	dc07      	bgt.n	80173e0 <_scanf_i+0xb8>
 80173d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80173d4:	4631      	mov	r1, r6
 80173d6:	4658      	mov	r0, fp
 80173d8:	4798      	blx	r3
 80173da:	2800      	cmp	r0, #0
 80173dc:	f040 8086 	bne.w	80174ec <_scanf_i+0x1c4>
 80173e0:	462b      	mov	r3, r5
 80173e2:	f108 0801 	add.w	r8, r8, #1
 80173e6:	f1b8 0f03 	cmp.w	r8, #3
 80173ea:	d1c8      	bne.n	801737e <_scanf_i+0x56>
 80173ec:	6862      	ldr	r2, [r4, #4]
 80173ee:	b90a      	cbnz	r2, 80173f4 <_scanf_i+0xcc>
 80173f0:	220a      	movs	r2, #10
 80173f2:	6062      	str	r2, [r4, #4]
 80173f4:	6862      	ldr	r2, [r4, #4]
 80173f6:	4945      	ldr	r1, [pc, #276]	; (801750c <_scanf_i+0x1e4>)
 80173f8:	6960      	ldr	r0, [r4, #20]
 80173fa:	9301      	str	r3, [sp, #4]
 80173fc:	1a89      	subs	r1, r1, r2
 80173fe:	f000 f897 	bl	8017530 <__sccl>
 8017402:	9b01      	ldr	r3, [sp, #4]
 8017404:	f04f 0800 	mov.w	r8, #0
 8017408:	461d      	mov	r5, r3
 801740a:	68a3      	ldr	r3, [r4, #8]
 801740c:	6822      	ldr	r2, [r4, #0]
 801740e:	2b00      	cmp	r3, #0
 8017410:	d03a      	beq.n	8017488 <_scanf_i+0x160>
 8017412:	6831      	ldr	r1, [r6, #0]
 8017414:	6960      	ldr	r0, [r4, #20]
 8017416:	f891 c000 	ldrb.w	ip, [r1]
 801741a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801741e:	2800      	cmp	r0, #0
 8017420:	d032      	beq.n	8017488 <_scanf_i+0x160>
 8017422:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017426:	d121      	bne.n	801746c <_scanf_i+0x144>
 8017428:	0510      	lsls	r0, r2, #20
 801742a:	d51f      	bpl.n	801746c <_scanf_i+0x144>
 801742c:	f108 0801 	add.w	r8, r8, #1
 8017430:	b117      	cbz	r7, 8017438 <_scanf_i+0x110>
 8017432:	3301      	adds	r3, #1
 8017434:	3f01      	subs	r7, #1
 8017436:	60a3      	str	r3, [r4, #8]
 8017438:	6873      	ldr	r3, [r6, #4]
 801743a:	3b01      	subs	r3, #1
 801743c:	2b00      	cmp	r3, #0
 801743e:	6073      	str	r3, [r6, #4]
 8017440:	dd1b      	ble.n	801747a <_scanf_i+0x152>
 8017442:	6833      	ldr	r3, [r6, #0]
 8017444:	3301      	adds	r3, #1
 8017446:	6033      	str	r3, [r6, #0]
 8017448:	68a3      	ldr	r3, [r4, #8]
 801744a:	3b01      	subs	r3, #1
 801744c:	60a3      	str	r3, [r4, #8]
 801744e:	e7dc      	b.n	801740a <_scanf_i+0xe2>
 8017450:	f1b8 0f02 	cmp.w	r8, #2
 8017454:	d1ad      	bne.n	80173b2 <_scanf_i+0x8a>
 8017456:	6822      	ldr	r2, [r4, #0]
 8017458:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801745c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017460:	d1bf      	bne.n	80173e2 <_scanf_i+0xba>
 8017462:	2110      	movs	r1, #16
 8017464:	6061      	str	r1, [r4, #4]
 8017466:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801746a:	e7a1      	b.n	80173b0 <_scanf_i+0x88>
 801746c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017470:	6022      	str	r2, [r4, #0]
 8017472:	780b      	ldrb	r3, [r1, #0]
 8017474:	702b      	strb	r3, [r5, #0]
 8017476:	3501      	adds	r5, #1
 8017478:	e7de      	b.n	8017438 <_scanf_i+0x110>
 801747a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801747e:	4631      	mov	r1, r6
 8017480:	4658      	mov	r0, fp
 8017482:	4798      	blx	r3
 8017484:	2800      	cmp	r0, #0
 8017486:	d0df      	beq.n	8017448 <_scanf_i+0x120>
 8017488:	6823      	ldr	r3, [r4, #0]
 801748a:	05d9      	lsls	r1, r3, #23
 801748c:	d50c      	bpl.n	80174a8 <_scanf_i+0x180>
 801748e:	454d      	cmp	r5, r9
 8017490:	d908      	bls.n	80174a4 <_scanf_i+0x17c>
 8017492:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017496:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801749a:	4632      	mov	r2, r6
 801749c:	4658      	mov	r0, fp
 801749e:	4798      	blx	r3
 80174a0:	1e6f      	subs	r7, r5, #1
 80174a2:	463d      	mov	r5, r7
 80174a4:	454d      	cmp	r5, r9
 80174a6:	d029      	beq.n	80174fc <_scanf_i+0x1d4>
 80174a8:	6822      	ldr	r2, [r4, #0]
 80174aa:	f012 0210 	ands.w	r2, r2, #16
 80174ae:	d113      	bne.n	80174d8 <_scanf_i+0x1b0>
 80174b0:	702a      	strb	r2, [r5, #0]
 80174b2:	6863      	ldr	r3, [r4, #4]
 80174b4:	9e00      	ldr	r6, [sp, #0]
 80174b6:	4649      	mov	r1, r9
 80174b8:	4658      	mov	r0, fp
 80174ba:	47b0      	blx	r6
 80174bc:	f8da 3000 	ldr.w	r3, [sl]
 80174c0:	6821      	ldr	r1, [r4, #0]
 80174c2:	1d1a      	adds	r2, r3, #4
 80174c4:	f8ca 2000 	str.w	r2, [sl]
 80174c8:	f011 0f20 	tst.w	r1, #32
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	d010      	beq.n	80174f2 <_scanf_i+0x1ca>
 80174d0:	6018      	str	r0, [r3, #0]
 80174d2:	68e3      	ldr	r3, [r4, #12]
 80174d4:	3301      	adds	r3, #1
 80174d6:	60e3      	str	r3, [r4, #12]
 80174d8:	eba5 0509 	sub.w	r5, r5, r9
 80174dc:	44a8      	add	r8, r5
 80174de:	6925      	ldr	r5, [r4, #16]
 80174e0:	4445      	add	r5, r8
 80174e2:	6125      	str	r5, [r4, #16]
 80174e4:	2000      	movs	r0, #0
 80174e6:	b007      	add	sp, #28
 80174e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174ec:	f04f 0800 	mov.w	r8, #0
 80174f0:	e7ca      	b.n	8017488 <_scanf_i+0x160>
 80174f2:	07ca      	lsls	r2, r1, #31
 80174f4:	bf4c      	ite	mi
 80174f6:	8018      	strhmi	r0, [r3, #0]
 80174f8:	6018      	strpl	r0, [r3, #0]
 80174fa:	e7ea      	b.n	80174d2 <_scanf_i+0x1aa>
 80174fc:	2001      	movs	r0, #1
 80174fe:	e7f2      	b.n	80174e6 <_scanf_i+0x1be>
 8017500:	08017d20 	.word	0x08017d20
 8017504:	08014f49 	.word	0x08014f49
 8017508:	080176ad 	.word	0x080176ad
 801750c:	080181dd 	.word	0x080181dd

08017510 <_sbrk_r>:
 8017510:	b538      	push	{r3, r4, r5, lr}
 8017512:	4c06      	ldr	r4, [pc, #24]	; (801752c <_sbrk_r+0x1c>)
 8017514:	2300      	movs	r3, #0
 8017516:	4605      	mov	r5, r0
 8017518:	4608      	mov	r0, r1
 801751a:	6023      	str	r3, [r4, #0]
 801751c:	f7ee fdf0 	bl	8006100 <_sbrk>
 8017520:	1c43      	adds	r3, r0, #1
 8017522:	d102      	bne.n	801752a <_sbrk_r+0x1a>
 8017524:	6823      	ldr	r3, [r4, #0]
 8017526:	b103      	cbz	r3, 801752a <_sbrk_r+0x1a>
 8017528:	602b      	str	r3, [r5, #0]
 801752a:	bd38      	pop	{r3, r4, r5, pc}
 801752c:	20037fcc 	.word	0x20037fcc

08017530 <__sccl>:
 8017530:	b570      	push	{r4, r5, r6, lr}
 8017532:	780b      	ldrb	r3, [r1, #0]
 8017534:	2b5e      	cmp	r3, #94	; 0x5e
 8017536:	bf13      	iteet	ne
 8017538:	1c4a      	addne	r2, r1, #1
 801753a:	1c8a      	addeq	r2, r1, #2
 801753c:	784b      	ldrbeq	r3, [r1, #1]
 801753e:	2100      	movne	r1, #0
 8017540:	bf08      	it	eq
 8017542:	2101      	moveq	r1, #1
 8017544:	1e44      	subs	r4, r0, #1
 8017546:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801754a:	f804 1f01 	strb.w	r1, [r4, #1]!
 801754e:	42ac      	cmp	r4, r5
 8017550:	d1fb      	bne.n	801754a <__sccl+0x1a>
 8017552:	b913      	cbnz	r3, 801755a <__sccl+0x2a>
 8017554:	3a01      	subs	r2, #1
 8017556:	4610      	mov	r0, r2
 8017558:	bd70      	pop	{r4, r5, r6, pc}
 801755a:	f081 0401 	eor.w	r4, r1, #1
 801755e:	54c4      	strb	r4, [r0, r3]
 8017560:	1c51      	adds	r1, r2, #1
 8017562:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017566:	2d2d      	cmp	r5, #45	; 0x2d
 8017568:	f101 36ff 	add.w	r6, r1, #4294967295
 801756c:	460a      	mov	r2, r1
 801756e:	d006      	beq.n	801757e <__sccl+0x4e>
 8017570:	2d5d      	cmp	r5, #93	; 0x5d
 8017572:	d0f0      	beq.n	8017556 <__sccl+0x26>
 8017574:	b90d      	cbnz	r5, 801757a <__sccl+0x4a>
 8017576:	4632      	mov	r2, r6
 8017578:	e7ed      	b.n	8017556 <__sccl+0x26>
 801757a:	462b      	mov	r3, r5
 801757c:	e7ef      	b.n	801755e <__sccl+0x2e>
 801757e:	780e      	ldrb	r6, [r1, #0]
 8017580:	2e5d      	cmp	r6, #93	; 0x5d
 8017582:	d0fa      	beq.n	801757a <__sccl+0x4a>
 8017584:	42b3      	cmp	r3, r6
 8017586:	dcf8      	bgt.n	801757a <__sccl+0x4a>
 8017588:	3301      	adds	r3, #1
 801758a:	429e      	cmp	r6, r3
 801758c:	54c4      	strb	r4, [r0, r3]
 801758e:	dcfb      	bgt.n	8017588 <__sccl+0x58>
 8017590:	3102      	adds	r1, #2
 8017592:	e7e6      	b.n	8017562 <__sccl+0x32>

08017594 <strncmp>:
 8017594:	b510      	push	{r4, lr}
 8017596:	b16a      	cbz	r2, 80175b4 <strncmp+0x20>
 8017598:	3901      	subs	r1, #1
 801759a:	1884      	adds	r4, r0, r2
 801759c:	f810 3b01 	ldrb.w	r3, [r0], #1
 80175a0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80175a4:	4293      	cmp	r3, r2
 80175a6:	d103      	bne.n	80175b0 <strncmp+0x1c>
 80175a8:	42a0      	cmp	r0, r4
 80175aa:	d001      	beq.n	80175b0 <strncmp+0x1c>
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d1f5      	bne.n	801759c <strncmp+0x8>
 80175b0:	1a98      	subs	r0, r3, r2
 80175b2:	bd10      	pop	{r4, pc}
 80175b4:	4610      	mov	r0, r2
 80175b6:	e7fc      	b.n	80175b2 <strncmp+0x1e>

080175b8 <_strtoul_l.isra.0>:
 80175b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80175bc:	4680      	mov	r8, r0
 80175be:	4689      	mov	r9, r1
 80175c0:	4692      	mov	sl, r2
 80175c2:	461e      	mov	r6, r3
 80175c4:	460f      	mov	r7, r1
 80175c6:	463d      	mov	r5, r7
 80175c8:	9808      	ldr	r0, [sp, #32]
 80175ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80175ce:	f7fe fe59 	bl	8016284 <__locale_ctype_ptr_l>
 80175d2:	4420      	add	r0, r4
 80175d4:	7843      	ldrb	r3, [r0, #1]
 80175d6:	f013 0308 	ands.w	r3, r3, #8
 80175da:	d130      	bne.n	801763e <_strtoul_l.isra.0+0x86>
 80175dc:	2c2d      	cmp	r4, #45	; 0x2d
 80175de:	d130      	bne.n	8017642 <_strtoul_l.isra.0+0x8a>
 80175e0:	787c      	ldrb	r4, [r7, #1]
 80175e2:	1cbd      	adds	r5, r7, #2
 80175e4:	2101      	movs	r1, #1
 80175e6:	2e00      	cmp	r6, #0
 80175e8:	d05c      	beq.n	80176a4 <_strtoul_l.isra.0+0xec>
 80175ea:	2e10      	cmp	r6, #16
 80175ec:	d109      	bne.n	8017602 <_strtoul_l.isra.0+0x4a>
 80175ee:	2c30      	cmp	r4, #48	; 0x30
 80175f0:	d107      	bne.n	8017602 <_strtoul_l.isra.0+0x4a>
 80175f2:	782b      	ldrb	r3, [r5, #0]
 80175f4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80175f8:	2b58      	cmp	r3, #88	; 0x58
 80175fa:	d14e      	bne.n	801769a <_strtoul_l.isra.0+0xe2>
 80175fc:	786c      	ldrb	r4, [r5, #1]
 80175fe:	2610      	movs	r6, #16
 8017600:	3502      	adds	r5, #2
 8017602:	f04f 32ff 	mov.w	r2, #4294967295
 8017606:	2300      	movs	r3, #0
 8017608:	fbb2 f2f6 	udiv	r2, r2, r6
 801760c:	fb06 fc02 	mul.w	ip, r6, r2
 8017610:	ea6f 0c0c 	mvn.w	ip, ip
 8017614:	4618      	mov	r0, r3
 8017616:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801761a:	2f09      	cmp	r7, #9
 801761c:	d817      	bhi.n	801764e <_strtoul_l.isra.0+0x96>
 801761e:	463c      	mov	r4, r7
 8017620:	42a6      	cmp	r6, r4
 8017622:	dd23      	ble.n	801766c <_strtoul_l.isra.0+0xb4>
 8017624:	2b00      	cmp	r3, #0
 8017626:	db1e      	blt.n	8017666 <_strtoul_l.isra.0+0xae>
 8017628:	4282      	cmp	r2, r0
 801762a:	d31c      	bcc.n	8017666 <_strtoul_l.isra.0+0xae>
 801762c:	d101      	bne.n	8017632 <_strtoul_l.isra.0+0x7a>
 801762e:	45a4      	cmp	ip, r4
 8017630:	db19      	blt.n	8017666 <_strtoul_l.isra.0+0xae>
 8017632:	fb00 4006 	mla	r0, r0, r6, r4
 8017636:	2301      	movs	r3, #1
 8017638:	f815 4b01 	ldrb.w	r4, [r5], #1
 801763c:	e7eb      	b.n	8017616 <_strtoul_l.isra.0+0x5e>
 801763e:	462f      	mov	r7, r5
 8017640:	e7c1      	b.n	80175c6 <_strtoul_l.isra.0+0xe>
 8017642:	2c2b      	cmp	r4, #43	; 0x2b
 8017644:	bf04      	itt	eq
 8017646:	1cbd      	addeq	r5, r7, #2
 8017648:	787c      	ldrbeq	r4, [r7, #1]
 801764a:	4619      	mov	r1, r3
 801764c:	e7cb      	b.n	80175e6 <_strtoul_l.isra.0+0x2e>
 801764e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8017652:	2f19      	cmp	r7, #25
 8017654:	d801      	bhi.n	801765a <_strtoul_l.isra.0+0xa2>
 8017656:	3c37      	subs	r4, #55	; 0x37
 8017658:	e7e2      	b.n	8017620 <_strtoul_l.isra.0+0x68>
 801765a:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801765e:	2f19      	cmp	r7, #25
 8017660:	d804      	bhi.n	801766c <_strtoul_l.isra.0+0xb4>
 8017662:	3c57      	subs	r4, #87	; 0x57
 8017664:	e7dc      	b.n	8017620 <_strtoul_l.isra.0+0x68>
 8017666:	f04f 33ff 	mov.w	r3, #4294967295
 801766a:	e7e5      	b.n	8017638 <_strtoul_l.isra.0+0x80>
 801766c:	2b00      	cmp	r3, #0
 801766e:	da09      	bge.n	8017684 <_strtoul_l.isra.0+0xcc>
 8017670:	2322      	movs	r3, #34	; 0x22
 8017672:	f8c8 3000 	str.w	r3, [r8]
 8017676:	f04f 30ff 	mov.w	r0, #4294967295
 801767a:	f1ba 0f00 	cmp.w	sl, #0
 801767e:	d107      	bne.n	8017690 <_strtoul_l.isra.0+0xd8>
 8017680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017684:	b101      	cbz	r1, 8017688 <_strtoul_l.isra.0+0xd0>
 8017686:	4240      	negs	r0, r0
 8017688:	f1ba 0f00 	cmp.w	sl, #0
 801768c:	d0f8      	beq.n	8017680 <_strtoul_l.isra.0+0xc8>
 801768e:	b10b      	cbz	r3, 8017694 <_strtoul_l.isra.0+0xdc>
 8017690:	f105 39ff 	add.w	r9, r5, #4294967295
 8017694:	f8ca 9000 	str.w	r9, [sl]
 8017698:	e7f2      	b.n	8017680 <_strtoul_l.isra.0+0xc8>
 801769a:	2430      	movs	r4, #48	; 0x30
 801769c:	2e00      	cmp	r6, #0
 801769e:	d1b0      	bne.n	8017602 <_strtoul_l.isra.0+0x4a>
 80176a0:	2608      	movs	r6, #8
 80176a2:	e7ae      	b.n	8017602 <_strtoul_l.isra.0+0x4a>
 80176a4:	2c30      	cmp	r4, #48	; 0x30
 80176a6:	d0a4      	beq.n	80175f2 <_strtoul_l.isra.0+0x3a>
 80176a8:	260a      	movs	r6, #10
 80176aa:	e7aa      	b.n	8017602 <_strtoul_l.isra.0+0x4a>

080176ac <_strtoul_r>:
 80176ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80176ae:	4c06      	ldr	r4, [pc, #24]	; (80176c8 <_strtoul_r+0x1c>)
 80176b0:	4d06      	ldr	r5, [pc, #24]	; (80176cc <_strtoul_r+0x20>)
 80176b2:	6824      	ldr	r4, [r4, #0]
 80176b4:	6a24      	ldr	r4, [r4, #32]
 80176b6:	2c00      	cmp	r4, #0
 80176b8:	bf08      	it	eq
 80176ba:	462c      	moveq	r4, r5
 80176bc:	9400      	str	r4, [sp, #0]
 80176be:	f7ff ff7b 	bl	80175b8 <_strtoul_l.isra.0>
 80176c2:	b003      	add	sp, #12
 80176c4:	bd30      	pop	{r4, r5, pc}
 80176c6:	bf00      	nop
 80176c8:	2000000c 	.word	0x2000000c
 80176cc:	20000070 	.word	0x20000070

080176d0 <__submore>:
 80176d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80176d4:	460c      	mov	r4, r1
 80176d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80176d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80176dc:	4299      	cmp	r1, r3
 80176de:	d11d      	bne.n	801771c <__submore+0x4c>
 80176e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80176e4:	f7ff fa66 	bl	8016bb4 <_malloc_r>
 80176e8:	b918      	cbnz	r0, 80176f2 <__submore+0x22>
 80176ea:	f04f 30ff 	mov.w	r0, #4294967295
 80176ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80176f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80176f6:	63a3      	str	r3, [r4, #56]	; 0x38
 80176f8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80176fc:	6360      	str	r0, [r4, #52]	; 0x34
 80176fe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017702:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017706:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801770a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801770e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017712:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017716:	6020      	str	r0, [r4, #0]
 8017718:	2000      	movs	r0, #0
 801771a:	e7e8      	b.n	80176ee <__submore+0x1e>
 801771c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801771e:	0077      	lsls	r7, r6, #1
 8017720:	463a      	mov	r2, r7
 8017722:	f000 f837 	bl	8017794 <_realloc_r>
 8017726:	4605      	mov	r5, r0
 8017728:	2800      	cmp	r0, #0
 801772a:	d0de      	beq.n	80176ea <__submore+0x1a>
 801772c:	eb00 0806 	add.w	r8, r0, r6
 8017730:	4601      	mov	r1, r0
 8017732:	4632      	mov	r2, r6
 8017734:	4640      	mov	r0, r8
 8017736:	f7fb fe8b 	bl	8013450 <memcpy>
 801773a:	f8c4 8000 	str.w	r8, [r4]
 801773e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8017742:	e7e9      	b.n	8017718 <__submore+0x48>

08017744 <__ascii_wctomb>:
 8017744:	b149      	cbz	r1, 801775a <__ascii_wctomb+0x16>
 8017746:	2aff      	cmp	r2, #255	; 0xff
 8017748:	bf85      	ittet	hi
 801774a:	238a      	movhi	r3, #138	; 0x8a
 801774c:	6003      	strhi	r3, [r0, #0]
 801774e:	700a      	strbls	r2, [r1, #0]
 8017750:	f04f 30ff 	movhi.w	r0, #4294967295
 8017754:	bf98      	it	ls
 8017756:	2001      	movls	r0, #1
 8017758:	4770      	bx	lr
 801775a:	4608      	mov	r0, r1
 801775c:	4770      	bx	lr

0801775e <memmove>:
 801775e:	4288      	cmp	r0, r1
 8017760:	b510      	push	{r4, lr}
 8017762:	eb01 0302 	add.w	r3, r1, r2
 8017766:	d807      	bhi.n	8017778 <memmove+0x1a>
 8017768:	1e42      	subs	r2, r0, #1
 801776a:	4299      	cmp	r1, r3
 801776c:	d00a      	beq.n	8017784 <memmove+0x26>
 801776e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017772:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017776:	e7f8      	b.n	801776a <memmove+0xc>
 8017778:	4283      	cmp	r3, r0
 801777a:	d9f5      	bls.n	8017768 <memmove+0xa>
 801777c:	1881      	adds	r1, r0, r2
 801777e:	1ad2      	subs	r2, r2, r3
 8017780:	42d3      	cmn	r3, r2
 8017782:	d100      	bne.n	8017786 <memmove+0x28>
 8017784:	bd10      	pop	{r4, pc}
 8017786:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801778a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801778e:	e7f7      	b.n	8017780 <memmove+0x22>

08017790 <__malloc_lock>:
 8017790:	4770      	bx	lr

08017792 <__malloc_unlock>:
 8017792:	4770      	bx	lr

08017794 <_realloc_r>:
 8017794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017796:	4607      	mov	r7, r0
 8017798:	4614      	mov	r4, r2
 801779a:	460e      	mov	r6, r1
 801779c:	b921      	cbnz	r1, 80177a8 <_realloc_r+0x14>
 801779e:	4611      	mov	r1, r2
 80177a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80177a4:	f7ff ba06 	b.w	8016bb4 <_malloc_r>
 80177a8:	b922      	cbnz	r2, 80177b4 <_realloc_r+0x20>
 80177aa:	f7ff f9b5 	bl	8016b18 <_free_r>
 80177ae:	4625      	mov	r5, r4
 80177b0:	4628      	mov	r0, r5
 80177b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80177b4:	f000 f814 	bl	80177e0 <_malloc_usable_size_r>
 80177b8:	42a0      	cmp	r0, r4
 80177ba:	d20f      	bcs.n	80177dc <_realloc_r+0x48>
 80177bc:	4621      	mov	r1, r4
 80177be:	4638      	mov	r0, r7
 80177c0:	f7ff f9f8 	bl	8016bb4 <_malloc_r>
 80177c4:	4605      	mov	r5, r0
 80177c6:	2800      	cmp	r0, #0
 80177c8:	d0f2      	beq.n	80177b0 <_realloc_r+0x1c>
 80177ca:	4631      	mov	r1, r6
 80177cc:	4622      	mov	r2, r4
 80177ce:	f7fb fe3f 	bl	8013450 <memcpy>
 80177d2:	4631      	mov	r1, r6
 80177d4:	4638      	mov	r0, r7
 80177d6:	f7ff f99f 	bl	8016b18 <_free_r>
 80177da:	e7e9      	b.n	80177b0 <_realloc_r+0x1c>
 80177dc:	4635      	mov	r5, r6
 80177de:	e7e7      	b.n	80177b0 <_realloc_r+0x1c>

080177e0 <_malloc_usable_size_r>:
 80177e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80177e4:	1f18      	subs	r0, r3, #4
 80177e6:	2b00      	cmp	r3, #0
 80177e8:	bfbc      	itt	lt
 80177ea:	580b      	ldrlt	r3, [r1, r0]
 80177ec:	18c0      	addlt	r0, r0, r3
 80177ee:	4770      	bx	lr

080177f0 <_init>:
 80177f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80177f2:	bf00      	nop
 80177f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80177f6:	bc08      	pop	{r3}
 80177f8:	469e      	mov	lr, r3
 80177fa:	4770      	bx	lr

080177fc <_fini>:
 80177fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80177fe:	bf00      	nop
 8017800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017802:	bc08      	pop	{r3}
 8017804:	469e      	mov	lr, r3
 8017806:	4770      	bx	lr
