# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim FIFO_8b_tb 
# Start time: 17:15:44 on Jul 21,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.FIFO_8b_tb_sv_unit(fast)
# Loading work.FIFO_8b_tb(fast)
# Loading work.fifo_if(fast)
vsim -voptargs=+acc work.FIFO_8b_tb
# End time: 17:16:04 on Jul 21,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.FIFO_8b_tb 
# Start time: 17:16:04 on Jul 21,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.FIFO_8b_tb_sv_unit(fast)
# Loading work.FIFO_8b_tb(fast)
# Loading work.fifo_if(fast__2)
# Loading work.FIFO_8b(fast)
# Loading work.fifo_if(fast)
add wave -position insertpoint  \
sim:/FIFO_8b_tb/dut/clk \
sim:/FIFO_8b_tb/dut/rst_n \
sim:/FIFO_8b_tb/dut/wr \
sim:/FIFO_8b_tb/dut/rd \
sim:/FIFO_8b_tb/dut/clear \
sim:/FIFO_8b_tb/dut/data_in \
sim:/FIFO_8b_tb/dut/data_out_valid \
sim:/FIFO_8b_tb/dut/data_out
run -all
# Write: 1, Read: 0, Data: c3
#                    0 wr=0 rd=0 data_in=00 data_out=00 valid=0 full=0 empty=1
#                    5 wr=1 rd=0 data_in=c3 data_out=00 valid=0 full=0 empty=1
# [SB] PUSH data=0xc3
#                   15 wr=0 rd=0 data_in=c3 data_out=00 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 96
#                   25 wr=1 rd=0 data_in=96 data_out=00 valid=0 full=0 empty=0
# [SB] PUSH data=0x96
#                   35 wr=0 rd=0 data_in=96 data_out=00 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 91
#                   45 wr=1 rd=0 data_in=91 data_out=00 valid=0 full=0 empty=0
# [SB] PUSH data=0x91
#                   55 wr=0 rd=0 data_in=91 data_out=00 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: c3
#                   65 wr=1 rd=0 data_in=c3 data_out=00 valid=0 full=0 empty=0
# [SB] PUSH data=0xc3
#                   75 wr=0 rd=0 data_in=c3 data_out=00 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 79
#                   85 wr=1 rd=0 data_in=79 data_out=00 valid=0 full=0 empty=0
# [SB] PUSH data=0x79
#                   95 wr=0 rd=0 data_in=79 data_out=00 valid=0 full=0 empty=0
#                  105 wr=0 rd=0 data_in=00 data_out=00 valid=0 full=0 empty=0
# Write: 0, Read: 1, Data: 00
#                  165 wr=0 rd=1 data_in=00 data_out=00 valid=0 full=0 empty=0
#                  175 wr=0 rd=0 data_in=00 data_out=c3 valid=1 full=0 empty=0
# Write: 0, Read: 1, Data: 00
# [SB] POP  expect=0xc3
#                  185 wr=0 rd=1 data_in=00 data_out=c3 valid=0 full=0 empty=0
#                  195 wr=0 rd=0 data_in=00 data_out=96 valid=1 full=0 empty=0
# Write: 0, Read: 1, Data: 00
# [SB] POP  expect=0x96
#                  205 wr=0 rd=1 data_in=00 data_out=96 valid=0 full=0 empty=0
#                  215 wr=0 rd=0 data_in=00 data_out=91 valid=1 full=0 empty=0
# Write: 1, Read: 0, Data: c6
# [SB] POP  expect=0x91
#                  225 wr=1 rd=0 data_in=c6 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0xc6
#                  235 wr=0 rd=0 data_in=c6 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 24
#                  245 wr=1 rd=0 data_in=24 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x24
#                  255 wr=0 rd=0 data_in=24 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 2e
#                  265 wr=1 rd=0 data_in=2e data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x2e
#                  275 wr=0 rd=0 data_in=2e data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 08
#                  285 wr=1 rd=0 data_in=08 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x8
#                  295 wr=0 rd=0 data_in=08 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 58
#                  305 wr=1 rd=0 data_in=58 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x58
#                  315 wr=0 rd=0 data_in=58 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: c7
#                  325 wr=1 rd=0 data_in=c7 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0xc7
#                  335 wr=0 rd=0 data_in=c7 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 5d
#                  345 wr=1 rd=0 data_in=5d data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x5d
#                  355 wr=0 rd=0 data_in=5d data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 2a
#                  365 wr=1 rd=0 data_in=2a data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x2a
#                  375 wr=0 rd=0 data_in=2a data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: df
#                  385 wr=1 rd=0 data_in=df data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0xdf
#                  395 wr=0 rd=0 data_in=df data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: fd
#                  405 wr=1 rd=0 data_in=fd data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0xfd
#                  415 wr=0 rd=0 data_in=fd data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 70
#                  425 wr=1 rd=0 data_in=70 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x70
#                  435 wr=0 rd=0 data_in=70 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 55
#                  445 wr=1 rd=0 data_in=55 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x55
#                  455 wr=0 rd=0 data_in=55 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: 10
#                  465 wr=1 rd=0 data_in=10 data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0x10
#                  475 wr=0 rd=0 data_in=10 data_out=91 valid=0 full=0 empty=0
# Write: 1, Read: 0, Data: cb
#                  485 wr=1 rd=0 data_in=cb data_out=91 valid=0 full=0 empty=0
# [SB] PUSH data=0xcb
#                  495 wr=0 rd=0 data_in=cb data_out=91 valid=0 full=1 empty=0
# [GEN] FIFO FULL detected, stop writing
# Write: 0, Read: 1, Data: 00
#                  505 wr=0 rd=1 data_in=00 data_out=91 valid=0 full=1 empty=0
#                  515 wr=0 rd=0 data_in=00 data_out=00 valid=1 full=0 empty=0
# Write: 0, Read: 1, Data: 00
# [TB] Trigger clear
# [SB] POP  expect=0xc3
#                  525 wr=0 rd=1 data_in=00 data_out=00 valid=0 full=0 empty=1
# ** Error: ASSERT: Reading from empty FIFO!
#    Time: 535 ns  Scope: FIFO_8b_tb File: FIFO_8b_tb.sv Line: 302
#                  535 wr=0 rd=0 data_in=00 data_out=00 valid=0 full=0 empty=1
# Write: 0, Read: 1, Data: 00
#                  545 wr=0 rd=1 data_in=00 data_out=00 valid=0 full=0 empty=1
# ** Error: ASSERT: Reading from empty FIFO!
#    Time: 555 ns  Scope: FIFO_8b_tb File: FIFO_8b_tb.sv Line: 302
#                  555 wr=0 rd=0 data_in=00 data_out=55 valid=1 full=0 empty=1
# Write: 0, Read: 1, Data: 00
# [SB] POP  expect=0x79
#                  565 wr=0 rd=1 data_in=00 data_out=55 valid=0 full=0 empty=1
# ** Error: ASSERT: Reading from empty FIFO!
#    Time: 575 ns  Scope: FIFO_8b_tb File: FIFO_8b_tb.sv Line: 302
#                  575 wr=0 rd=0 data_in=00 data_out=10 valid=1 full=0 empty=1
# [SB] POP  expect=0xc6
#                  585 wr=0 rd=0 data_in=00 data_out=10 valid=0 full=0 empty=1
# [GEN] FIFO EMPTY detected, stop reading
# ** Note: $finish    : FIFO_8b_tb.sv(296)
#    Time: 2640 ns  Iteration: 0  Instance: /FIFO_8b_tb
# 1
# Break in Module FIFO_8b_tb at FIFO_8b_tb.sv line 296
# Causality operation skipped due to absence of debug database file
# [COV] Total write cycles: 19
# [COV] Total read cycles : 0
# End time: 17:17:20 on Jul 21,2025, Elapsed time: 0:01:16
# Errors: 3, Warnings: 0
