// Seed: 2523091
module module_0 (
    output tri id_0
);
  wire id_2;
  wire id_3, id_4;
  tri0 id_5 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    output tri0 id_2,
    output supply1 id_3
);
  module_0(
      id_2
  ); id_5 :
  assert property (@(posedge id_5) 1'h0) id_0 = 1'b0;
  assign id_5 = id_5;
  assign id_3 = (id_5);
  wire id_6, id_7, id_8;
  initial id_0 <= #id_5 1;
  id_9(
      id_10
  );
  wire id_11;
endmodule
