Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/fpga/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3a977617b6094bd293ebcda3ffd3e423 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lpdc_test_TB_behav xil_defaultlib.lpdc_test_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.lpdc_test_GT_USRCLK_SOURCE
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.lpdc_test_common_default
Compiling module xil_defaultlib.lpdc_test_common_reset(STABLE_CL...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_5
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_6
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_7
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_8
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_9
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_1...
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_1...
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.lpdc_test_lpdc_test_RX_STARTUP_F...
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_0
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_1
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_2
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_3
Compiling module xil_defaultlib.lpdc_test_lpdc_test_sync_block_4
Compiling module xil_defaultlib.lpdc_test_lpdc_test_TX_STARTUP_F...
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.lpdc_test_lpdc_test_cpll_railing
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.lpdc_test_lpdc_test_GT
Compiling module xil_defaultlib.lpdc_test_lpdc_test_multi_gt
Compiling module xil_defaultlib.lpdc_test_lpdc_test_init
Compiling module xil_defaultlib.lpdc_test
Compiling module xil_defaultlib.lpdc_test_support
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.lpdc_test_GT_FRAME_GEN
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=18,CLKIN...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_control
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.H1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.H2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.h3
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.H4
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.ldpc_control
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.design_1_top_test_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.data_control
Compiling module xil_defaultlib.lpdc_test_exdes
Compiling module xil_defaultlib.lpdc_test_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot lpdc_test_TB_behav
