

================================================================
== Vivado HLS Report for 'clone_stream_array_ap_fixed_5u_array_ap_fixed_8_4_5_3_0_5u_81920_s'
================================================================
* Date:           Thu Jun 26 23:52:17 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16386|    16386| 81.930 us | 81.930 us |  16386|  16386|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- CloneLoop  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    198|    -|
|Register         |        -|      -|      23|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      23|    248|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2                       |     +    |      0|  0|  21|          15|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op35          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_135_p2               |   icmp   |      0|  0|  13|          15|          16|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          39|          26|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_124              |   9|          2|   15|         30|
    |real_start               |   9|          2|    1|          2|
    |res1_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_4_V_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 198|         43|   34|         71|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_124              |  15|   0|   15|          0|
    |icmp_ln22_reg_177        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|start_out                | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|start_write              | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_4_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|res1_V_data_0_V_din      | out |    8|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_0_V_write    | out |    1|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_1_V_din      | out |    8|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_1_V_write    | out |    1|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_2_V_din      | out |    8|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_2_V_write    | out |    1|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_3_V_din      | out |    8|   ap_fifo  |                            res1_V_data_3_V                           |    pointer   |
|res1_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_3_V                           |    pointer   |
|res1_V_data_3_V_write    | out |    1|   ap_fifo  |                            res1_V_data_3_V                           |    pointer   |
|res1_V_data_4_V_din      | out |    8|   ap_fifo  |                            res1_V_data_4_V                           |    pointer   |
|res1_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_4_V                           |    pointer   |
|res1_V_data_4_V_write    | out |    1|   ap_fifo  |                            res1_V_data_4_V                           |    pointer   |
|res2_V_data_0_V_din      | out |    8|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_0_V_write    | out |    1|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_1_V_din      | out |    8|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_1_V_write    | out |    1|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_2_V_din      | out |    8|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_2_V_write    | out |    1|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_3_V_din      | out |    8|   ap_fifo  |                            res2_V_data_3_V                           |    pointer   |
|res2_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_3_V                           |    pointer   |
|res2_V_data_3_V_write    | out |    1|   ap_fifo  |                            res2_V_data_3_V                           |    pointer   |
|res2_V_data_4_V_din      | out |    8|   ap_fifo  |                            res2_V_data_4_V                           |    pointer   |
|res2_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_4_V                           |    pointer   |
|res2_V_data_4_V_write    | out |    1|   ap_fifo  |                            res2_V_data_4_V                           |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i15 [ 0, %0 ], [ %i, %CloneLoop ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.31ns)   --->   "%icmp_ln22 = icmp eq i15 %i_0, -16384" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 22 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%i = add i15 %i_0, 1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %CloneLoop" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str84) nounwind" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str84)" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_stream.h:23]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%empty_242 = call { i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V)" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 29 'read' 'empty_242' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8 } %empty_242, 0" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 30 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8 } %empty_242, 1" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 31 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8 } %empty_242, 2" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 32 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8 } %empty_242, 3" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 33 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8 } %empty_242, 4" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 34 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P(i8* %res1_V_data_0_V, i8* %res1_V_data_1_V, i8* %res1_V_data_2_V, i8* %res1_V_data_3_V, i8* %res1_V_data_4_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V)" [firmware/nnet_utils/nnet_stream.h:38]   --->   Operation 35 'write' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P(i8* %res2_V_data_0_V, i8* %res2_V_data_1_V, i8* %res2_V_data_2_V, i8* %res2_V_data_3_V, i8* %res2_V_data_4_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V)" [firmware/nnet_utils/nnet_stream.h:39]   --->   Operation 36 'write' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_243 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str84, i32 %tmp)" [firmware/nnet_utils/nnet_stream.h:40]   --->   Operation 37 'specregionend' 'empty_243' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 38 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_stream.h:41]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln22           (br               ) [ 01110]
i_0               (phi              ) [ 00100]
icmp_ln22         (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01110]
br_ln22           (br               ) [ 00000]
specloopname_ln22 (specloopname     ) [ 00000]
tmp               (specregionbegin  ) [ 00000]
specpipeline_ln23 (specpipeline     ) [ 00000]
empty_242         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00000]
tmp_data_1_V      (extractvalue     ) [ 00000]
tmp_data_2_V      (extractvalue     ) [ 00000]
tmp_data_3_V      (extractvalue     ) [ 00000]
tmp_data_4_V      (extractvalue     ) [ 00000]
write_ln38        (write            ) [ 00000]
write_ln39        (write            ) [ 00000]
empty_243         (specregionend    ) [ 00000]
br_ln22           (br               ) [ 01110]
ret_ln41          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res1_V_data_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res1_V_data_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res1_V_data_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res1_V_data_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res1_V_data_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res2_V_data_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res2_V_data_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res2_V_data_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res2_V_data_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res2_V_data_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_242_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="40" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="0" index="3" bw="8" slack="0"/>
<pin id="77" dir="0" index="4" bw="8" slack="0"/>
<pin id="78" dir="0" index="5" bw="8" slack="0"/>
<pin id="79" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_242/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln38_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="0" index="3" bw="8" slack="0"/>
<pin id="91" dir="0" index="4" bw="8" slack="0"/>
<pin id="92" dir="0" index="5" bw="8" slack="0"/>
<pin id="93" dir="0" index="6" bw="8" slack="0"/>
<pin id="94" dir="0" index="7" bw="8" slack="0"/>
<pin id="95" dir="0" index="8" bw="8" slack="0"/>
<pin id="96" dir="0" index="9" bw="8" slack="0"/>
<pin id="97" dir="0" index="10" bw="8" slack="0"/>
<pin id="98" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln39_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="0" index="3" bw="8" slack="0"/>
<pin id="110" dir="0" index="4" bw="8" slack="0"/>
<pin id="111" dir="0" index="5" bw="8" slack="0"/>
<pin id="112" dir="0" index="6" bw="8" slack="0"/>
<pin id="113" dir="0" index="7" bw="8" slack="0"/>
<pin id="114" dir="0" index="8" bw="8" slack="0"/>
<pin id="115" dir="0" index="9" bw="8" slack="0"/>
<pin id="116" dir="0" index="10" bw="8" slack="0"/>
<pin id="117" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="1"/>
<pin id="126" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln22_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="15" slack="0"/>
<pin id="137" dir="0" index="1" bw="15" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_0_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="40" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_data_1_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="40" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_data_2_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="40" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_data_3_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="40" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_data_4_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="40" slack="0"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="icmp_ln22_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="0"/>
<pin id="183" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="66" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="99"><net_src comp="68" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="105" pin=5"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="128" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="128" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="72" pin="6"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="86" pin=6"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="105" pin=6"/></net>

<net id="156"><net_src comp="72" pin="6"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="86" pin=7"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="105" pin=7"/></net>

<net id="162"><net_src comp="72" pin="6"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="86" pin=8"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="105" pin=8"/></net>

<net id="168"><net_src comp="72" pin="6"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="86" pin=9"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="105" pin=9"/></net>

<net id="174"><net_src comp="72" pin="6"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="86" pin=10"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="105" pin=10"/></net>

<net id="180"><net_src comp="135" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="141" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res1_V_data_0_V | {3 }
	Port: res1_V_data_1_V | {3 }
	Port: res1_V_data_2_V | {3 }
	Port: res1_V_data_3_V | {3 }
	Port: res1_V_data_4_V | {3 }
	Port: res2_V_data_0_V | {3 }
	Port: res2_V_data_1_V | {3 }
	Port: res2_V_data_2_V | {3 }
	Port: res2_V_data_3_V | {3 }
	Port: res2_V_data_4_V | {3 }
 - Input state : 
	Port: clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> : data_V_data_0_V | {3 }
	Port: clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> : data_V_data_1_V | {3 }
	Port: clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> : data_V_data_2_V | {3 }
	Port: clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> : data_V_data_3_V | {3 }
	Port: clone_stream<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,81920> : data_V_data_4_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		i : 1
		br_ln22 : 2
	State 3
		write_ln38 : 1
		write_ln39 : 1
		empty_243 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_141        |    0    |    21   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln22_fu_135    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |   empty_242_read_fu_72  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln38_write_fu_86 |    0    |    0    |
|          | write_ln39_write_fu_105 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_147   |    0    |    0    |
|          |   tmp_data_1_V_fu_153   |    0    |    0    |
|extractvalue|   tmp_data_2_V_fu_159   |    0    |    0    |
|          |   tmp_data_3_V_fu_165   |    0    |    0    |
|          |   tmp_data_4_V_fu_171   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    34   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_0_reg_124   |   15   |
|    i_reg_181    |   15   |
|icmp_ln22_reg_177|    1   |
+-----------------+--------+
|      Total      |   31   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   34   |
+-----------+--------+--------+
