

================================================================
== Vivado HLS Report for 'flightmain'
================================================================
* Date:           Tue May 28 23:07:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Flight_Main
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   24|   24|   18|   18| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    413|
|FIFO             |        -|      -|       -|      -|
|Instance         |       14|      -|     873|   1007|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    553|
|Register         |        -|      -|     311|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       14|      0|    1184|   1973|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |flightmain_CMD_s_axi_U    |flightmain_CMD_s_axi    |        4|      0|  190|  180|
    |flightmain_CTRL_s_axi_U   |flightmain_CTRL_s_axi   |        0|      0|   36|   40|
    |flightmain_OUT_r_m_axi_U  |flightmain_OUT_r_m_axi  |        2|      0|  537|  677|
    |flightmain_TEST_s_axi_U   |flightmain_TEST_s_axi   |        8|      0|  110|  110|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       14|      0|  873| 1007|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1001_p2                        |     +    |      0|  0|  12|           1|           3|
    |ret_V_13_fu_1348_p2                   |     +    |      0|  0|  12|           1|           3|
    |ret_V_15_fu_1398_p2                   |     +    |      0|  0|  12|           1|           3|
    |ret_V_17_fu_1448_p2                   |     +    |      0|  0|  12|           1|           3|
    |ret_V_19_fu_1498_p2                   |     +    |      0|  0|  12|           1|           3|
    |ap_block_state10_pp0_stage9_iter0     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op102_writereq_state7    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op107_writereq_state7    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state7       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op186_writereq_state10   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op188_writereq_state10   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op208_writereq_state11   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op210_writereq_state11   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op240_writereq_state13   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op352_write_state19      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op356_write_state19      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op363_write_state19      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op375_writeresp_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op401_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op402_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_1144_p2                        |   icmp   |      0|  0|  13|          16|          13|
    |grp_fu_1150_p2                        |   icmp   |      0|  0|  13|          16|          12|
    |grp_fu_1156_p2                        |   icmp   |      0|  0|  13|          16|          13|
    |grp_fu_1162_p2                        |   icmp   |      0|  0|  13|          16|          12|
    |tmp_13_fu_1342_p2                     |   icmp   |      0|  0|  13|          13|           1|
    |tmp_15_fu_1392_p2                     |   icmp   |      0|  0|  13|          13|           1|
    |tmp_17_fu_1442_p2                     |   icmp   |      0|  0|  13|          13|           1|
    |tmp_19_fu_1492_p2                     |   icmp   |      0|  0|  13|          13|           1|
    |tmp_1_fu_1532_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |tmp_2_fu_1180_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |tmp_4_fu_1202_p2                      |   icmp   |      0|  0|   9|           3|           1|
    |tmp_5_fu_1571_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |tmp_7_fu_1610_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_fu_1219_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |tmp_9_fu_1293_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |ap_block_state10_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage12_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage14_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage15_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage16_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage17_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage1_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage2_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage3_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage4_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage5_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage6_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_io                    |    or    |      0|  0|   2|           1|           1|
    |brmerge1_fu_1253_p2                   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1271_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_1265_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_1241_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp3_fu_1247_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_1259_p2                        |    or    |      0|  0|   2|           1|           1|
    |p_10_fu_1454_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_11_fu_1504_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_12_fu_1307_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_13_fu_1546_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_14_fu_1585_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_15_fu_1624_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_16_fu_1362_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_17_fu_1412_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_18_fu_1462_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_19_fu_1512_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_1_fu_1225_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_2_fu_1299_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_3_fu_1538_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_4_fu_1577_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_5_fu_1616_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_6_fu_1194_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_7_fu_1233_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_8_fu_1354_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_9_fu_1404_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_s_fu_1186_p3                        |  select  |      0|  0|   3|           1|           3|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 413|         273|         187|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |OUT_r_AWADDR                           |  41|          8|   32|        256|
    |OUT_r_AWLEN                            |  21|          4|   32|        128|
    |OUT_r_WDATA                            |  50|         11|   16|        176|
    |OUT_r_blk_n_AW                         |   9|          2|    1|          2|
    |OUT_r_blk_n_B                          |   9|          2|    1|          2|
    |OUT_r_blk_n_W                          |   9|          2|    1|          2|
    |ap_NS_iter0_fsm                        |  93|         19|   18|        342|
    |ap_NS_iter1_fsm                        |  44|          9|    8|         72|
    |ap_phi_reg_pp0_iter0_p_Val2_6_reg_921  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter0_p_Val2_7_reg_969  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter0_p_Val2_8_reg_945  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter0_p_Val2_9_reg_899  |   9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY           |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY            |   9|          2|    1|          2|
    |rcCmdIn_V_address0                     |  93|         19|    3|         57|
    |test_address0                          |  56|         13|   12|        156|
    |test_d0                                |  56|         13|   32|        416|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 553|        117|  222|       1789|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                        |  18|   0|   18|          0|
    |ap_CS_iter1_fsm                        |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_6_reg_921  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_7_reg_969  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_8_reg_945  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_9_reg_899  |  16|   0|   16|          0|
    |ap_reg_ioackin_OUT_r_AWREADY           |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY            |   1|   0|    1|          0|
    |brmerge1_reg_1746                      |   1|   0|    1|          0|
    |brmerge1_reg_1746_pp0_iter0_reg        |   1|   0|    1|          0|
    |brmerge_reg_1760                       |   1|   0|    1|          0|
    |brmerge_reg_1760_pp0_iter0_reg         |   1|   0|    1|          0|
    |p_16_reg_1804                          |   3|   0|    3|          0|
    |p_17_reg_1809                          |   3|   0|    3|          0|
    |p_18_reg_1814                          |   3|   0|    3|          0|
    |p_19_reg_1819                          |   3|   0|    3|          0|
    |p_6_reg_1680                           |   3|   0|    3|          0|
    |p_7_reg_1711                           |   3|   0|    3|          0|
    |p_7_reg_1711_pp0_iter0_reg             |   3|   0|    3|          0|
    |p_Val2_1_reg_1700                      |  16|   0|   16|          0|
    |p_Val2_1_reg_1700_pp0_iter0_reg        |  16|   0|   16|          0|
    |p_Val2_s_reg_1669                      |  16|   0|   16|          0|
    |p_Val2_s_reg_1669_pp0_iter0_reg        |  16|   0|   16|          0|
    |reg_1058                               |  16|   0|   16|          0|
    |reg_1068                               |  16|   0|   16|          0|
    |reg_1078                               |  16|   0|   16|          0|
    |reg_1090                               |  16|   0|   16|          0|
    |tmp_11_reg_1779                        |  32|   0|   32|          0|
    |tmp_12_reg_1896                        |  32|   0|   32|          0|
    |tmp_4_reg_1696                         |   1|   0|    1|          0|
    |tmp_4_reg_1696_pp0_iter0_reg           |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 311|   0|  311|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CMD_AWVALID     |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_AWREADY     | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_AWADDR      |  in |    6|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WVALID      |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WREADY      | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WDATA       |  in |   32|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WSTRB       |  in |    4|    s_axi   |      CMD     |     array    |
|s_axi_CMD_ARVALID     |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_ARREADY     | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_ARADDR      |  in |    6|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RVALID      | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RREADY      |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RDATA       | out |   32|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RRESP       | out |    2|    s_axi   |      CMD     |     array    |
|s_axi_CMD_BVALID      | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_BREADY      |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_BRESP       | out |    2|    s_axi   |      CMD     |     array    |
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWADDR     |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARADDR     |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |  return void |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  flightmain  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

