Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 13:33:28 2024
| Host         : DESKTOP-D3DOE9J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HOMECURITY_TOP_timing_summary_routed.rpt -pb HOMECURITY_TOP_timing_summary_routed.pb -rpx HOMECURITY_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HOMECURITY_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.072       -0.574                      9                 1725        0.144        0.000                      0                 1725        4.500        0.000                       0                  1090  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.072       -0.574                      9                 1725        0.144        0.000                      0                 1725        4.500        0.000                       0                  1090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation       -0.574ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 fan_auto/nolabel_line356/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.794ns  (logic 1.309ns (27.307%)  route 3.485ns (72.693%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 10.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.634    10.155    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  fan_auto/nolabel_line356/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.459    10.614 r  fan_auto/nolabel_line356/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.461    11.076    fan_auto/nolabel_line356/count_usec_reg[9]
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.200 r  fan_auto/nolabel_line356/next_state[5]_i_15/O
                         net (fo=2, routed)           0.732    11.931    fan_auto/nolabel_line356/next_state[5]_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.055 f  fan_auto/nolabel_line356/next_state[5]_i_10/O
                         net (fo=1, routed)           0.798    12.854    fan_auto/nolabel_line356/next_state[5]_i_10_n_0
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.152    13.006 f  fan_auto/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.408    13.414    fan_auto/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.326    13.740 f  fan_auto/nolabel_line356/ed/next_state[5]_i_4/O
                         net (fo=10, routed)          0.739    14.479    fan_auto/nolabel_line356/ed/next_state[5]_i_4_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.124    14.603 r  fan_auto/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.346    14.949    fan_auto/nolabel_line356/next_state
    SLICE_X65Y11         FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.516    14.857    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X65Y11         FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.877    fan_auto/nolabel_line356/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 fan_auto/nolabel_line356/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.794ns  (logic 1.309ns (27.307%)  route 3.485ns (72.693%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 10.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.634    10.155    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  fan_auto/nolabel_line356/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.459    10.614 r  fan_auto/nolabel_line356/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.461    11.076    fan_auto/nolabel_line356/count_usec_reg[9]
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.200 r  fan_auto/nolabel_line356/next_state[5]_i_15/O
                         net (fo=2, routed)           0.732    11.931    fan_auto/nolabel_line356/next_state[5]_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.055 f  fan_auto/nolabel_line356/next_state[5]_i_10/O
                         net (fo=1, routed)           0.798    12.854    fan_auto/nolabel_line356/next_state[5]_i_10_n_0
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.152    13.006 f  fan_auto/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.408    13.414    fan_auto/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.326    13.740 f  fan_auto/nolabel_line356/ed/next_state[5]_i_4/O
                         net (fo=10, routed)          0.739    14.479    fan_auto/nolabel_line356/ed/next_state[5]_i_4_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.124    14.603 r  fan_auto/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.346    14.949    fan_auto/nolabel_line356/next_state
    SLICE_X65Y11         FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.516    14.857    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X65Y11         FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.877    fan_auto/nolabel_line356/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 fan_auto/nolabel_line356/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.794ns  (logic 1.309ns (27.307%)  route 3.485ns (72.693%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 10.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.634    10.155    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  fan_auto/nolabel_line356/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.459    10.614 r  fan_auto/nolabel_line356/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.461    11.076    fan_auto/nolabel_line356/count_usec_reg[9]
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.200 r  fan_auto/nolabel_line356/next_state[5]_i_15/O
                         net (fo=2, routed)           0.732    11.931    fan_auto/nolabel_line356/next_state[5]_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.055 f  fan_auto/nolabel_line356/next_state[5]_i_10/O
                         net (fo=1, routed)           0.798    12.854    fan_auto/nolabel_line356/next_state[5]_i_10_n_0
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.152    13.006 f  fan_auto/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.408    13.414    fan_auto/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.326    13.740 f  fan_auto/nolabel_line356/ed/next_state[5]_i_4/O
                         net (fo=10, routed)          0.739    14.479    fan_auto/nolabel_line356/ed/next_state[5]_i_4_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.124    14.603 r  fan_auto/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.346    14.949    fan_auto/nolabel_line356/next_state
    SLICE_X63Y8          FDPE                                         r  fan_auto/nolabel_line356/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.518    14.859    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y8          FDPE                                         r  fan_auto/nolabel_line356/next_state_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDPE (Setup_fdpe_C_CE)      -0.205    14.879    fan_auto/nolabel_line356/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 fan_auto/nolabel_line356/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.794ns  (logic 1.309ns (27.307%)  route 3.485ns (72.693%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 10.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.634    10.155    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  fan_auto/nolabel_line356/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.459    10.614 r  fan_auto/nolabel_line356/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.461    11.076    fan_auto/nolabel_line356/count_usec_reg[9]
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.200 r  fan_auto/nolabel_line356/next_state[5]_i_15/O
                         net (fo=2, routed)           0.732    11.931    fan_auto/nolabel_line356/next_state[5]_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.055 f  fan_auto/nolabel_line356/next_state[5]_i_10/O
                         net (fo=1, routed)           0.798    12.854    fan_auto/nolabel_line356/next_state[5]_i_10_n_0
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.152    13.006 f  fan_auto/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.408    13.414    fan_auto/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.326    13.740 f  fan_auto/nolabel_line356/ed/next_state[5]_i_4/O
                         net (fo=10, routed)          0.739    14.479    fan_auto/nolabel_line356/ed/next_state[5]_i_4_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.124    14.603 r  fan_auto/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.346    14.949    fan_auto/nolabel_line356/next_state
    SLICE_X63Y8          FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.518    14.859    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    fan_auto/nolabel_line356/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 fan_auto/nolabel_line356/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.794ns  (logic 1.309ns (27.307%)  route 3.485ns (72.693%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 10.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.634    10.155    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  fan_auto/nolabel_line356/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.459    10.614 r  fan_auto/nolabel_line356/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.461    11.076    fan_auto/nolabel_line356/count_usec_reg[9]
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.200 r  fan_auto/nolabel_line356/next_state[5]_i_15/O
                         net (fo=2, routed)           0.732    11.931    fan_auto/nolabel_line356/next_state[5]_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.055 f  fan_auto/nolabel_line356/next_state[5]_i_10/O
                         net (fo=1, routed)           0.798    12.854    fan_auto/nolabel_line356/next_state[5]_i_10_n_0
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.152    13.006 f  fan_auto/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.408    13.414    fan_auto/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.326    13.740 f  fan_auto/nolabel_line356/ed/next_state[5]_i_4/O
                         net (fo=10, routed)          0.739    14.479    fan_auto/nolabel_line356/ed/next_state[5]_i_4_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.124    14.603 r  fan_auto/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.346    14.949    fan_auto/nolabel_line356/next_state
    SLICE_X63Y8          FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.518    14.859    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    fan_auto/nolabel_line356/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 fan_auto/nolabel_line356/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.794ns  (logic 1.309ns (27.307%)  route 3.485ns (72.693%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 10.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.634    10.155    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  fan_auto/nolabel_line356/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.459    10.614 r  fan_auto/nolabel_line356/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.461    11.076    fan_auto/nolabel_line356/count_usec_reg[9]
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.200 r  fan_auto/nolabel_line356/next_state[5]_i_15/O
                         net (fo=2, routed)           0.732    11.931    fan_auto/nolabel_line356/next_state[5]_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.055 f  fan_auto/nolabel_line356/next_state[5]_i_10/O
                         net (fo=1, routed)           0.798    12.854    fan_auto/nolabel_line356/next_state[5]_i_10_n_0
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.152    13.006 f  fan_auto/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.408    13.414    fan_auto/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.326    13.740 f  fan_auto/nolabel_line356/ed/next_state[5]_i_4/O
                         net (fo=10, routed)          0.739    14.479    fan_auto/nolabel_line356/ed/next_state[5]_i_4_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.124    14.603 r  fan_auto/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.346    14.949    fan_auto/nolabel_line356/next_state
    SLICE_X63Y8          FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.518    14.859    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  fan_auto/nolabel_line356/next_state_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    fan_auto/nolabel_line356/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.786ns  (logic 1.203ns (25.137%)  route 3.583ns (74.863%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.739    10.260    doorlock/clk_IBUF_BUFG
    SLICE_X18Y141        FDCE                                         r  doorlock/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDCE (Prop_fdce_C_Q)         0.459    10.719 r  doorlock/count_usec_reg[5]/Q
                         net (fo=2, routed)           0.843    11.563    doorlock/count_usec_reg[5]
    SLICE_X19Y140        LUT4 (Prop_lut4_I1_O)        0.124    11.687 r  doorlock/cnt_clear[4]_i_11/O
                         net (fo=2, routed)           0.442    12.128    doorlock/cnt_clear[4]_i_11_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.252 f  doorlock/cnt_clear[4]_i_8/O
                         net (fo=1, routed)           0.151    12.404    doorlock/cnt_clear[4]_i_8_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I3_O)        0.124    12.528 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.578    13.106    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.230 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.649    13.879    doorlock/nolabel_line645/send_buffer_reg[0]_1
    SLICE_X16Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.003 f  doorlock/nolabel_line645/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.413    14.416    doorlock/nolabel_line645/send_buffer[7]_i_5_n_0
    SLICE_X17Y140        LUT5 (Prop_lut5_I2_O)        0.124    14.540 r  doorlock/nolabel_line645/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.506    15.046    doorlock/nolabel_line645_n_111
    SLICE_X17Y142        FDRE                                         r  doorlock/send_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.613    14.954    doorlock/clk_IBUF_BUFG
    SLICE_X17Y142        FDRE                                         r  doorlock/send_buffer_reg[1]/C
                         clock pessimism              0.281    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X17Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.995    doorlock/send_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -15.046    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.786ns  (logic 1.203ns (25.137%)  route 3.583ns (74.863%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.739    10.260    doorlock/clk_IBUF_BUFG
    SLICE_X18Y141        FDCE                                         r  doorlock/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDCE (Prop_fdce_C_Q)         0.459    10.719 r  doorlock/count_usec_reg[5]/Q
                         net (fo=2, routed)           0.843    11.563    doorlock/count_usec_reg[5]
    SLICE_X19Y140        LUT4 (Prop_lut4_I1_O)        0.124    11.687 r  doorlock/cnt_clear[4]_i_11/O
                         net (fo=2, routed)           0.442    12.128    doorlock/cnt_clear[4]_i_11_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.252 f  doorlock/cnt_clear[4]_i_8/O
                         net (fo=1, routed)           0.151    12.404    doorlock/cnt_clear[4]_i_8_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I3_O)        0.124    12.528 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.578    13.106    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.230 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.649    13.879    doorlock/nolabel_line645/send_buffer_reg[0]_1
    SLICE_X16Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.003 f  doorlock/nolabel_line645/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.413    14.416    doorlock/nolabel_line645/send_buffer[7]_i_5_n_0
    SLICE_X17Y140        LUT5 (Prop_lut5_I2_O)        0.124    14.540 r  doorlock/nolabel_line645/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.506    15.046    doorlock/nolabel_line645_n_111
    SLICE_X17Y142        FDRE                                         r  doorlock/send_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.613    14.954    doorlock/clk_IBUF_BUFG
    SLICE_X17Y142        FDRE                                         r  doorlock/send_buffer_reg[6]/C
                         clock pessimism              0.281    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X17Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.995    doorlock/send_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -15.046    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.805ns  (logic 1.203ns (25.036%)  route 3.602ns (74.964%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.739    10.260    doorlock/clk_IBUF_BUFG
    SLICE_X18Y141        FDCE                                         r  doorlock/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDCE (Prop_fdce_C_Q)         0.459    10.719 r  doorlock/count_usec_reg[5]/Q
                         net (fo=2, routed)           0.843    11.563    doorlock/count_usec_reg[5]
    SLICE_X19Y140        LUT4 (Prop_lut4_I1_O)        0.124    11.687 r  doorlock/cnt_clear[4]_i_11/O
                         net (fo=2, routed)           0.442    12.128    doorlock/cnt_clear[4]_i_11_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.252 f  doorlock/cnt_clear[4]_i_8/O
                         net (fo=1, routed)           0.151    12.404    doorlock/cnt_clear[4]_i_8_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I3_O)        0.124    12.528 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.578    13.106    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.230 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.649    13.879    doorlock/nolabel_line645/send_buffer_reg[0]_1
    SLICE_X16Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.003 f  doorlock/nolabel_line645/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.413    14.416    doorlock/nolabel_line645/send_buffer[7]_i_5_n_0
    SLICE_X17Y140        LUT5 (Prop_lut5_I2_O)        0.124    14.540 r  doorlock/nolabel_line645/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.526    15.065    doorlock/nolabel_line645_n_111
    SLICE_X12Y141        FDRE                                         r  doorlock/send_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.614    14.955    doorlock/clk_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  doorlock/send_buffer_reg[5]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X12Y141        FDRE (Setup_fdre_C_CE)      -0.169    15.018    doorlock/send_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -15.065    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.694ns  (logic 1.203ns (25.627%)  route 3.491ns (74.373%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.739    10.260    doorlock/clk_IBUF_BUFG
    SLICE_X18Y141        FDCE                                         r  doorlock/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDCE (Prop_fdce_C_Q)         0.459    10.719 r  doorlock/count_usec_reg[5]/Q
                         net (fo=2, routed)           0.843    11.563    doorlock/count_usec_reg[5]
    SLICE_X19Y140        LUT4 (Prop_lut4_I1_O)        0.124    11.687 r  doorlock/cnt_clear[4]_i_11/O
                         net (fo=2, routed)           0.442    12.128    doorlock/cnt_clear[4]_i_11_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.252 f  doorlock/cnt_clear[4]_i_8/O
                         net (fo=1, routed)           0.151    12.404    doorlock/cnt_clear[4]_i_8_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I3_O)        0.124    12.528 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.578    13.106    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.230 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.649    13.879    doorlock/nolabel_line645/send_buffer_reg[0]_1
    SLICE_X16Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.003 f  doorlock/nolabel_line645/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.413    14.416    doorlock/nolabel_line645/send_buffer[7]_i_5_n_0
    SLICE_X17Y140        LUT5 (Prop_lut5_I2_O)        0.124    14.540 r  doorlock/nolabel_line645/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.415    14.955    doorlock/nolabel_line645_n_111
    SLICE_X17Y140        FDRE                                         r  doorlock/send_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.612    14.953    doorlock/clk_IBUF_BUFG
    SLICE_X17Y140        FDRE                                         r  doorlock/send_buffer_reg[7]/C
                         clock pessimism              0.281    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X17Y140        FDRE (Setup_fdre_C_CE)      -0.205    14.994    doorlock/send_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                  0.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 doorlock/send_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/nolabel_line645/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.856%)  route 0.115ns (38.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.645     1.529    doorlock/clk_IBUF_BUFG
    SLICE_X17Y140        FDRE                                         r  doorlock/send_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  doorlock/send_buffer_reg[7]/Q
                         net (fo=1, routed)           0.115     1.784    doorlock/nolabel_line645/data_reg[7]_0[7]
    SLICE_X14Y140        LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  doorlock/nolabel_line645/data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.829    doorlock/nolabel_line645/data0_in[7]
    SLICE_X14Y140        FDCE                                         r  doorlock/nolabel_line645/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.919     2.047    doorlock/nolabel_line645/clk_IBUF_BUFG
    SLICE_X14Y140        FDCE                                         r  doorlock/nolabel_line645/data_reg[7]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X14Y140        FDCE (Hold_fdce_C_D)         0.121     1.686    doorlock/nolabel_line645/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fan_auto/nolabel_line356/temp_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/temp_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.210%)  route 0.104ns (35.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.593     1.476    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  fan_auto/nolabel_line356/temp_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  fan_auto/nolabel_line356/temp_data_reg[10]/Q
                         net (fo=6, routed)           0.104     1.721    fan_auto/nolabel_line356/ed/Q[10]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  fan_auto/nolabel_line356/ed/temp_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.766    fan_auto/nolabel_line356/p_0_in1_in[3]
    SLICE_X60Y7          FDCE                                         r  fan_auto/nolabel_line356/temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.863     1.990    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  fan_auto/nolabel_line356/temp_data_reg[11]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y7          FDCE (Hold_fdce_C_D)         0.120     1.609    fan_auto/nolabel_line356/temp_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/com_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.560%)  route 0.096ns (40.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.587     1.470    fnd/rc/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  fnd/rc/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  fnd/rc/com_reg[0]/Q
                         net (fo=7, routed)           0.096     1.707    fnd/rc/Q[0]
    SLICE_X65Y19         FDPE                                         r  fnd/rc/com_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.856     1.983    fnd/rc/clk_IBUF_BUFG
    SLICE_X65Y19         FDPE                                         r  fnd/rc/com_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDPE (Hold_fdpe_C_D)         0.075     1.545    fnd/rc/com_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 external/flame_edge/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/flame_edge/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.726%)  route 0.111ns (43.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 6.548 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.664     6.548    external/flame_edge/clk_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  external/flame_edge/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDCE (Prop_fdce_C_Q)         0.146     6.694 r  external/flame_edge/ff_cur_reg/Q
                         net (fo=4, routed)           0.111     6.805    external/flame_edge/p_0_in[1]
    SLICE_X7Y121         FDCE                                         r  external/flame_edge/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.936     7.064    external/flame_edge/clk_IBUF_BUFG
    SLICE_X7Y121         FDCE                                         r  external/flame_edge/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.562    
    SLICE_X7Y121         FDCE (Hold_fdce_C_D)         0.077     6.639    external/flame_edge/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.639    
                         arrival time                           6.805    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 external/security_edge/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/security_edge/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 6.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.636     6.520    external/security_edge/clk_IBUF_BUFG
    SLICE_X9Y127         FDCE                                         r  external/security_edge/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.146     6.666 r  external/security_edge/ff_cur_reg/Q
                         net (fo=2, routed)           0.110     6.776    external/security_edge/p_0_in[1]
    SLICE_X9Y126         FDCE                                         r  external/security_edge/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.906     7.034    external/security_edge/clk_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  external/security_edge/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.531    
    SLICE_X9Y126         FDCE (Hold_fdce_C_D)         0.077     6.608    external/security_edge/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fan_auto/nolabel_line356/temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_auto/nolabel_line356/temp_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.380%)  route 0.122ns (39.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.591     1.474    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  fan_auto/nolabel_line356/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  fan_auto/nolabel_line356/temp_data_reg[0]/Q
                         net (fo=3, routed)           0.122     1.737    fan_auto/nolabel_line356/ed/Q[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  fan_auto/nolabel_line356/ed/temp_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    fan_auto/nolabel_line356/ed_n_44
    SLICE_X60Y11         FDCE                                         r  fan_auto/nolabel_line356/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.862     1.989    fan_auto/nolabel_line356/clk_IBUF_BUFG
    SLICE_X60Y11         FDCE                                         r  fan_auto/nolabel_line356/temp_data_reg[1]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.120     1.611    fan_auto/nolabel_line356/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 external/txtlcd/master/usec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/txtlcd/master/usec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.912%)  route 0.120ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 7.066 - 5.000 ) 
    Source Clock Delay      (SCD):    1.550ns = ( 6.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.666     6.550    external/txtlcd/master/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  external/txtlcd/master/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.146     6.696 r  external/txtlcd/master/usec_clk/ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.120     6.816    external/txtlcd/master/usec_clk/ed/p_0_in[1]
    SLICE_X1Y128         FDCE                                         r  external/txtlcd/master/usec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.938     7.066    external/txtlcd/master/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  external/txtlcd/master/usec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.563    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.077     6.640    external/txtlcd/master/usec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.640    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 external/txtlcd/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/send_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.249%)  route 0.128ns (40.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.664     1.548    external/txtlcd/clk_IBUF_BUFG
    SLICE_X5Y121         FDCE                                         r  external/txtlcd/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.141     1.689 f  external/txtlcd/busy_reg/Q
                         net (fo=24, routed)          0.128     1.817    external/txtlcd/busy
    SLICE_X6Y120         LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  external/txtlcd/send_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    external/txtlcd_n_3
    SLICE_X6Y120         FDCE                                         r  external/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.937     2.065    external/clk_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  external/send_reg/C
                         clock pessimism             -0.502     1.563    
    SLICE_X6Y120         FDCE (Hold_fdce_C_D)         0.121     1.684    external/send_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line62/btn2/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/btn2/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.585     1.468    nolabel_line62/btn2/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  nolabel_line62/btn2/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line62/btn2/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.111     1.721    nolabel_line62/btn2/ed/S[0]
    SLICE_X2Y21          FDCE                                         r  nolabel_line62/btn2/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.854     1.981    nolabel_line62/btn2/ed/clk_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  nolabel_line62/btn2/ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.059     1.541    nolabel_line62/btn2/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 external/txtlcd/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/rs_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.874%)  route 0.130ns (41.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.664     1.548    external/txtlcd/clk_IBUF_BUFG
    SLICE_X5Y121         FDCE                                         r  external/txtlcd/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  external/txtlcd/busy_reg/Q
                         net (fo=24, routed)          0.130     1.819    external/txtlcd/busy
    SLICE_X6Y120         LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  external/txtlcd/rs_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    external/txtlcd_n_2
    SLICE_X6Y120         FDCE                                         r  external/rs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.937     2.065    external/clk_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  external/rs_reg/C
                         clock pessimism             -0.502     1.563    
    SLICE_X6Y120         FDCE (Hold_fdce_C_D)         0.121     1.684    external/rs_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      adc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X25Y141  doorlock/cnt_string_6_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X24Y141  doorlock/cnt_string_6_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X20Y142  doorlock/cnt_string_7_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X20Y142  doorlock/cnt_string_7_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X21Y142  doorlock/cnt_string_7_reg[2]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X21Y142  doorlock/cnt_string_7_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X21Y142  doorlock/cnt_string_7_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X12Y142  doorlock/cnt_string_9_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X9Y120   door/door_led_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y129   door/pir_timeout_counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y129   door/pir_timeout_counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y129   door/pir_timeout_counter_reg[30]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y129   door/pir_timeout_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y128  doorlock/key/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y128  doorlock/key/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y128  doorlock/key/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y128  doorlock/key/clk_div_reg[3]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X10Y126  sc_pir/buzz_pir_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X5Y139   nolabel_line84/pwm_motor/ed/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X4Y139   doorlock/nolabel_line645/master/comm_edge/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X4Y139   doorlock/nolabel_line645/master/comm_edge/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X4Y139   doorlock/nolabel_line645/master/scl_edge/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X4Y139   doorlock/nolabel_line645/master/scl_edge/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X9Y126   external/security_edge/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X60Y20   fan_auto/pwm_motor/ed/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X3Y102   external/usec_clk/ed/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X10Y133  doorlock/nolabel_line645/usec_clk/ed/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y133  doorlock/nolabel_line645/count_usec_reg[0]/C



