// Seed: 2088663152
module module_0 #(
    parameter id_8 = 32'd6
) (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    input tri1 void id_3,
    input wor id_4,
    input wand id_5
);
  reg id_7 = 1;
  assign module_1.id_0 = 0;
  defparam id_8 = id_8;
  always id_7 <= 1;
endmodule
module module_1 (
    input uwire id_0,
    inout uwire id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4
);
  wire id_6, id_7, id_8, id_9;
  and primCall (id_1, id_4, id_7, id_0, id_2, id_8);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3
  );
endmodule
