
Camera CubeMX v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006428  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  0800660c  0800660c  0001660c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e84  08006e84  00020120  2**0
                  CONTENTS
  4 .ARM          00000000  08006e84  08006e84  00020120  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e84  08006e84  00020120  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e84  08006e84  00016e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e88  08006e88  00016e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000120  20000000  08006e8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000120  08006fac  00020120  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08006fac  000202d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec69  00000000  00000000  00020149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000299c  00000000  00000000  0002edb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  00031750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f20  00000000  00000000  000327c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a44d  00000000  00000000  000336e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000121a3  00000000  00000000  0004db35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083954  00000000  00000000  0005fcd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e362c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d90  00000000  00000000  000e367c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000120 	.word	0x20000120
 8000200:	00000000 	.word	0x00000000
 8000204:	080065f4 	.word	0x080065f4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000124 	.word	0x20000124
 8000220:	080065f4 	.word	0x080065f4

08000224 <MFRC522_Init>:
#include "MFRC522_STM32.h"
#include "main.h"

uint8_t atqa[2];

void MFRC522_Init(MFRC522_t *dev) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
    USER_LOG("MFRC522 Min Init started");
 800022c:	483b      	ldr	r0, [pc, #236]	; (800031c <MFRC522_Init+0xf8>)
 800022e:	f005 f881 	bl	8005334 <puts>
    // Hardware reset
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_RESET);
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	68d8      	ldr	r0, [r3, #12]
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	8a1b      	ldrh	r3, [r3, #16]
 800023a:	2200      	movs	r2, #0
 800023c:	4619      	mov	r1, r3
 800023e:	f002 fbde 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000242:	2032      	movs	r0, #50	; 0x32
 8000244:	f002 f8fe 	bl	8002444 <HAL_Delay>
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_SET);
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	68d8      	ldr	r0, [r3, #12]
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	8a1b      	ldrh	r3, [r3, #16]
 8000250:	2201      	movs	r2, #1
 8000252:	4619      	mov	r1, r3
 8000254:	f002 fbd3 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000258:	2032      	movs	r0, #50	; 0x32
 800025a:	f002 f8f3 	bl	8002444 <HAL_Delay>

    // Soft reset
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_SoftReset);
 800025e:	220f      	movs	r2, #15
 8000260:	2101      	movs	r1, #1
 8000262:	6878      	ldr	r0, [r7, #4]
 8000264:	f000 f8b9 	bl	80003da <MFRC522_WriteReg>
    HAL_Delay(50);
 8000268:	2032      	movs	r0, #50	; 0x32
 800026a:	f002 f8eb 	bl	8002444 <HAL_Delay>

    // Clear interrupts
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);
 800026e:	227f      	movs	r2, #127	; 0x7f
 8000270:	2104      	movs	r1, #4
 8000272:	6878      	ldr	r0, [r7, #4]
 8000274:	f000 f8b1 	bl	80003da <MFRC522_WriteReg>

    // Flush FIFO
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);
 8000278:	2280      	movs	r2, #128	; 0x80
 800027a:	210a      	movs	r1, #10
 800027c:	6878      	ldr	r0, [r7, #4]
 800027e:	f000 f8ac 	bl	80003da <MFRC522_WriteReg>

    // Timer: ~25ms timeout
    MFRC522_WriteReg(dev, PCD_TModeReg, 0x80);      // Timer starts immediately
 8000282:	2280      	movs	r2, #128	; 0x80
 8000284:	212a      	movs	r1, #42	; 0x2a
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f000 f8a7 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TPrescalerReg, 0xA9); // 80kHz clock
 800028c:	22a9      	movs	r2, #169	; 0xa9
 800028e:	212b      	movs	r1, #43	; 0x2b
 8000290:	6878      	ldr	r0, [r7, #4]
 8000292:	f000 f8a2 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegH, 0x03);   // 1000 ticks = ~12.5ms
 8000296:	2203      	movs	r2, #3
 8000298:	212d      	movs	r1, #45	; 0x2d
 800029a:	6878      	ldr	r0, [r7, #4]
 800029c:	f000 f89d 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegL, 0xE8);
 80002a0:	22e8      	movs	r2, #232	; 0xe8
 80002a2:	212c      	movs	r1, #44	; 0x2c
 80002a4:	6878      	ldr	r0, [r7, #4]
 80002a6:	f000 f898 	bl	80003da <MFRC522_WriteReg>

    // RF settings
    MFRC522_WriteReg(dev, PCD_TxAutoReg, 0x40);     // 100% ASK modulation
 80002aa:	2240      	movs	r2, #64	; 0x40
 80002ac:	2115      	movs	r1, #21
 80002ae:	6878      	ldr	r0, [r7, #4]
 80002b0:	f000 f893 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_RFCfgReg, 0x7F);      // Max gain (48dB)
 80002b4:	227f      	movs	r2, #127	; 0x7f
 80002b6:	2126      	movs	r1, #38	; 0x26
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f000 f88e 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_DemodReg, 0x4D);      // Sensitivity for clones
 80002be:	224d      	movs	r2, #77	; 0x4d
 80002c0:	2119      	movs	r1, #25
 80002c2:	6878      	ldr	r0, [r7, #4]
 80002c4:	f000 f889 	bl	80003da <MFRC522_WriteReg>

    // Enable antenna
    MFRC522_AntennaOn(dev);
 80002c8:	6878      	ldr	r0, [r7, #4]
 80002ca:	f000 f83c 	bl	8000346 <MFRC522_AntennaOn>
    HAL_Delay(10);  // Let RF stabilize
 80002ce:	200a      	movs	r0, #10
 80002d0:	f002 f8b8 	bl	8002444 <HAL_Delay>

    uint8_t version = MFRC522_ReadReg(dev, PCD_VersionReg);
 80002d4:	2137      	movs	r1, #55	; 0x37
 80002d6:	6878      	ldr	r0, [r7, #4]
 80002d8:	f000 f842 	bl	8000360 <MFRC522_ReadReg>
 80002dc:	4603      	mov	r3, r0
 80002de:	73fb      	strb	r3, [r7, #15]
    if ((version != 0x91)||(version != 0x92)){
 80002e0:	7bfb      	ldrb	r3, [r7, #15]
 80002e2:	2b91      	cmp	r3, #145	; 0x91
 80002e4:	d102      	bne.n	80002ec <MFRC522_Init+0xc8>
 80002e6:	7bfb      	ldrb	r3, [r7, #15]
 80002e8:	2b92      	cmp	r3, #146	; 0x92
 80002ea:	d005      	beq.n	80002f8 <MFRC522_Init+0xd4>
    	USER_LOG("Version: 0x%02X (counterfeit OK for UID)", version);
 80002ec:	7bfb      	ldrb	r3, [r7, #15]
 80002ee:	4619      	mov	r1, r3
 80002f0:	480b      	ldr	r0, [pc, #44]	; (8000320 <MFRC522_Init+0xfc>)
 80002f2:	f004 ff99 	bl	8005228 <iprintf>
 80002f6:	e004      	b.n	8000302 <MFRC522_Init+0xde>
    }
    else USER_LOG("Version: 0x%02X", version);
 80002f8:	7bfb      	ldrb	r3, [r7, #15]
 80002fa:	4619      	mov	r1, r3
 80002fc:	4809      	ldr	r0, [pc, #36]	; (8000324 <MFRC522_Init+0x100>)
 80002fe:	f004 ff93 	bl	8005228 <iprintf>
    uint8_t txCtrl = MFRC522_ReadReg(dev, PCD_TxControlReg);
 8000302:	2114      	movs	r1, #20
 8000304:	6878      	ldr	r0, [r7, #4]
 8000306:	f000 f82b 	bl	8000360 <MFRC522_ReadReg>
 800030a:	4603      	mov	r3, r0
 800030c:	73bb      	strb	r3, [r7, #14]
    DEBUG_LOG("TxControlReg: 0x%02X (expect >= 0x03)", txCtrl);
    USER_LOG("MFRC522 Min Init complete");
 800030e:	4806      	ldr	r0, [pc, #24]	; (8000328 <MFRC522_Init+0x104>)
 8000310:	f005 f810 	bl	8005334 <puts>
}
 8000314:	bf00      	nop
 8000316:	3710      	adds	r7, #16
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}
 800031c:	0800660c 	.word	0x0800660c
 8000320:	08006630 	.word	0x08006630
 8000324:	08006664 	.word	0x08006664
 8000328:	08006680 	.word	0x08006680

0800032c <MFRC522_AntennaOff>:

void MFRC522_AntennaOff(MFRC522_t *dev) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
    MFRC522_ClearBitMask(dev, PCD_TxControlReg, 0x03);
 8000334:	2203      	movs	r2, #3
 8000336:	2114      	movs	r1, #20
 8000338:	6878      	ldr	r0, [r7, #4]
 800033a:	f000 f8a1 	bl	8000480 <MFRC522_ClearBitMask>
    DEBUG_LOG("Antenna off");
}
 800033e:	bf00      	nop
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}

08000346 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(MFRC522_t *dev) {
 8000346:	b580      	push	{r7, lr}
 8000348:	b082      	sub	sp, #8
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
    MFRC522_SetBitMask(dev, PCD_TxControlReg, 0x03);
 800034e:	2203      	movs	r2, #3
 8000350:	2114      	movs	r1, #20
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 f878 	bl	8000448 <MFRC522_SetBitMask>
    DEBUG_LOG("Antenna on");
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}

08000360 <MFRC522_ReadReg>:

uint8_t MFRC522_ReadReg(MFRC522_t *dev, uint8_t reg) {
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	460b      	mov	r3, r1
 800036a:	70fb      	strb	r3, [r7, #3]
    uint8_t addr = ((reg << 1) & 0x7E) | 0x80;
 800036c:	78fb      	ldrb	r3, [r7, #3]
 800036e:	005b      	lsls	r3, r3, #1
 8000370:	b25b      	sxtb	r3, r3
 8000372:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000376:	b25b      	sxtb	r3, r3
 8000378:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800037c:	b25b      	sxtb	r3, r3
 800037e:	b2db      	uxtb	r3, r3
 8000380:	73fb      	strb	r3, [r7, #15]
    uint8_t val = 0;
 8000382:	2300      	movs	r3, #0
 8000384:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	6858      	ldr	r0, [r3, #4]
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	891b      	ldrh	r3, [r3, #8]
 800038e:	2200      	movs	r2, #0
 8000390:	4619      	mov	r1, r3
 8000392:	f002 fb34 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	6818      	ldr	r0, [r3, #0]
 800039a:	f107 010f 	add.w	r1, r7, #15
 800039e:	f04f 33ff 	mov.w	r3, #4294967295
 80003a2:	2201      	movs	r2, #1
 80003a4:	f002 ffbe 	bl	8003324 <HAL_SPI_Transmit>
    HAL_SPI_Receive(dev->hspi, &val, 1, HAL_MAX_DELAY);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	6818      	ldr	r0, [r3, #0]
 80003ac:	f107 010e 	add.w	r1, r7, #14
 80003b0:	f04f 33ff 	mov.w	r3, #4294967295
 80003b4:	2201      	movs	r2, #1
 80003b6:	f003 f8f2 	bl	800359e <HAL_SPI_Receive>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	6858      	ldr	r0, [r3, #4]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	891b      	ldrh	r3, [r3, #8]
 80003c2:	2201      	movs	r2, #1
 80003c4:	4619      	mov	r1, r3
 80003c6:	f002 fb1a 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80003ca:	2001      	movs	r0, #1
 80003cc:	f002 f83a 	bl	8002444 <HAL_Delay>
    DEBUG_LOG("ReadReg: 0x%02X -> 0x%02X", reg, val);
    return val;
 80003d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80003d2:	4618      	mov	r0, r3
 80003d4:	3710      	adds	r7, #16
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}

080003da <MFRC522_WriteReg>:

void MFRC522_WriteReg(MFRC522_t *dev, uint8_t reg, uint8_t value) {
 80003da:	b580      	push	{r7, lr}
 80003dc:	b084      	sub	sp, #16
 80003de:	af00      	add	r7, sp, #0
 80003e0:	6078      	str	r0, [r7, #4]
 80003e2:	460b      	mov	r3, r1
 80003e4:	70fb      	strb	r3, [r7, #3]
 80003e6:	4613      	mov	r3, r2
 80003e8:	70bb      	strb	r3, [r7, #2]
    uint8_t addr = (reg << 1) & 0x7E;
 80003ea:	78fb      	ldrb	r3, [r7, #3]
 80003ec:	005b      	lsls	r3, r3, #1
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	6858      	ldr	r0, [r3, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	891b      	ldrh	r3, [r3, #8]
 8000400:	2200      	movs	r2, #0
 8000402:	4619      	mov	r1, r3
 8000404:	f002 fafb 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	6818      	ldr	r0, [r3, #0]
 800040c:	f107 010f 	add.w	r1, r7, #15
 8000410:	f04f 33ff 	mov.w	r3, #4294967295
 8000414:	2201      	movs	r2, #1
 8000416:	f002 ff85 	bl	8003324 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(dev->hspi, &value, 1, HAL_MAX_DELAY);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	6818      	ldr	r0, [r3, #0]
 800041e:	1cb9      	adds	r1, r7, #2
 8000420:	f04f 33ff 	mov.w	r3, #4294967295
 8000424:	2201      	movs	r2, #1
 8000426:	f002 ff7d 	bl	8003324 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6858      	ldr	r0, [r3, #4]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	891b      	ldrh	r3, [r3, #8]
 8000432:	2201      	movs	r2, #1
 8000434:	4619      	mov	r1, r3
 8000436:	f002 fae2 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800043a:	2001      	movs	r0, #1
 800043c:	f002 f802 	bl	8002444 <HAL_Delay>
    DEBUG_LOG("WriteReg: 0x%02X = 0x%02X", reg, value);
}
 8000440:	bf00      	nop
 8000442:	3710      	adds	r7, #16
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	70fb      	strb	r3, [r7, #3]
 8000454:	4613      	mov	r3, r2
 8000456:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 8000458:	78fb      	ldrb	r3, [r7, #3]
 800045a:	4619      	mov	r1, r3
 800045c:	6878      	ldr	r0, [r7, #4]
 800045e:	f7ff ff7f 	bl	8000360 <MFRC522_ReadReg>
 8000462:	4603      	mov	r3, r0
 8000464:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp | mask);
 8000466:	7bfa      	ldrb	r2, [r7, #15]
 8000468:	78bb      	ldrb	r3, [r7, #2]
 800046a:	4313      	orrs	r3, r2
 800046c:	b2da      	uxtb	r2, r3
 800046e:	78fb      	ldrb	r3, [r7, #3]
 8000470:	4619      	mov	r1, r3
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	f7ff ffb1 	bl	80003da <MFRC522_WriteReg>
    DEBUG_LOG("SetBitMask: 0x%02X |= 0x%02X", reg, mask);
}
 8000478:	bf00      	nop
 800047a:	3710      	adds	r7, #16
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}

08000480 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 8000480:	b580      	push	{r7, lr}
 8000482:	b084      	sub	sp, #16
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	460b      	mov	r3, r1
 800048a:	70fb      	strb	r3, [r7, #3]
 800048c:	4613      	mov	r3, r2
 800048e:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 8000490:	78fb      	ldrb	r3, [r7, #3]
 8000492:	4619      	mov	r1, r3
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f7ff ff63 	bl	8000360 <MFRC522_ReadReg>
 800049a:	4603      	mov	r3, r0
 800049c:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp & (~mask));
 800049e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80004a2:	43db      	mvns	r3, r3
 80004a4:	b25a      	sxtb	r2, r3
 80004a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004aa:	4013      	ands	r3, r2
 80004ac:	b25b      	sxtb	r3, r3
 80004ae:	b2da      	uxtb	r2, r3
 80004b0:	78fb      	ldrb	r3, [r7, #3]
 80004b2:	4619      	mov	r1, r3
 80004b4:	6878      	ldr	r0, [r7, #4]
 80004b6:	f7ff ff90 	bl	80003da <MFRC522_WriteReg>
    DEBUG_LOG("ClearBitMask: 0x%02X &= ~0x%02X", reg, mask);
}
 80004ba:	bf00      	nop
 80004bc:	3710      	adds	r7, #16
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}

080004c2 <MFRC522_RequestA>:

uint8_t MFRC522_RequestA(MFRC522_t *dev, uint8_t *atqa) {
 80004c2:	b590      	push	{r4, r7, lr}
 80004c4:	b085      	sub	sp, #20
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	6078      	str	r0, [r7, #4]
 80004ca:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("RequestA");
    MFRC522_AntennaOff(dev);  // Reset RF
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	f7ff ff2d 	bl	800032c <MFRC522_AntennaOff>
    HAL_Delay(5);  // Allow chip to stabilize
 80004d2:	2005      	movs	r0, #5
 80004d4:	f001 ffb6 	bl	8002444 <HAL_Delay>
    MFRC522_AntennaOn(dev);
 80004d8:	6878      	ldr	r0, [r7, #4]
 80004da:	f7ff ff34 	bl	8000346 <MFRC522_AntennaOn>
    HAL_Delay(5);  // Ensure RF is ready
 80004de:	2005      	movs	r0, #5
 80004e0:	f001 ffb0 	bl	8002444 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 80004e4:	227f      	movs	r2, #127	; 0x7f
 80004e6:	2104      	movs	r1, #4
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	f7ff ff76 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 80004ee:	2280      	movs	r2, #128	; 0x80
 80004f0:	210a      	movs	r1, #10
 80004f2:	6878      	ldr	r0, [r7, #4]
 80004f4:	f7ff ff71 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x07);  // 7 bits for REQA
 80004f8:	2207      	movs	r2, #7
 80004fa:	210d      	movs	r1, #13
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff ff6c 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_REQA);
 8000502:	2226      	movs	r2, #38	; 0x26
 8000504:	2109      	movs	r1, #9
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	f7ff ff67 	bl	80003da <MFRC522_WriteReg>
    HAL_Delay(2);  // Increased for counterfeit chip stability
 800050c:	2002      	movs	r0, #2
 800050e:	f001 ff99 	bl	8002444 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 8000512:	220c      	movs	r2, #12
 8000514:	2101      	movs	r1, #1
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	f7ff ff5f 	bl	80003da <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 800051c:	2280      	movs	r2, #128	; 0x80
 800051e:	210d      	movs	r1, #13
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f7ff ff91 	bl	8000448 <MFRC522_SetBitMask>

    // Poll for completion (25ms timeout)
    uint32_t timeout = HAL_GetTick() + 25;
 8000526:	f001 ff83 	bl	8002430 <HAL_GetTick>
 800052a:	4603      	mov	r3, r0
 800052c:	3319      	adds	r3, #25
 800052e:	60fb      	str	r3, [r7, #12]
    while (HAL_GetTick() < timeout) {
 8000530:	e055      	b.n	80005de <MFRC522_RequestA+0x11c>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 8000532:	2108      	movs	r1, #8
 8000534:	6878      	ldr	r0, [r7, #4]
 8000536:	f7ff ff13 	bl	8000360 <MFRC522_ReadReg>
 800053a:	4603      	mov	r3, r0
 800053c:	72fb      	strb	r3, [r7, #11]
        if (status2 & 0x01) {  // Command complete
 800053e:	7afb      	ldrb	r3, [r7, #11]
 8000540:	f003 0301 	and.w	r3, r3, #1
 8000544:	2b00      	cmp	r3, #0
 8000546:	d047      	beq.n	80005d8 <MFRC522_RequestA+0x116>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 8000548:	2106      	movs	r1, #6
 800054a:	6878      	ldr	r0, [r7, #4]
 800054c:	f7ff ff08 	bl	8000360 <MFRC522_ReadReg>
 8000550:	4603      	mov	r3, r0
 8000552:	72bb      	strb	r3, [r7, #10]
            if (err & 0x1D) {  // Protocol/parity/buffer errors
 8000554:	7abb      	ldrb	r3, [r7, #10]
 8000556:	f003 031d 	and.w	r3, r3, #29
 800055a:	2b00      	cmp	r3, #0
 800055c:	d00c      	beq.n	8000578 <MFRC522_RequestA+0xb6>
                DEBUG_LOG("RequestA error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 800055e:	6878      	ldr	r0, [r7, #4]
 8000560:	f7ff fee4 	bl	800032c <MFRC522_AntennaOff>
                HAL_Delay(5);
 8000564:	2005      	movs	r0, #5
 8000566:	f001 ff6d 	bl	8002444 <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 800056a:	2200      	movs	r2, #0
 800056c:	2101      	movs	r1, #1
 800056e:	6878      	ldr	r0, [r7, #4]
 8000570:	f7ff ff33 	bl	80003da <MFRC522_WriteReg>
                return STATUS_ERROR;
 8000574:	2301      	movs	r3, #1
 8000576:	e044      	b.n	8000602 <MFRC522_RequestA+0x140>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 8000578:	210a      	movs	r1, #10
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f7ff fef0 	bl	8000360 <MFRC522_ReadReg>
 8000580:	4603      	mov	r3, r0
 8000582:	727b      	strb	r3, [r7, #9]
            if (fifoLvl >= 2) {  // ATQA is 2 bytes
 8000584:	7a7b      	ldrb	r3, [r7, #9]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d919      	bls.n	80005be <MFRC522_RequestA+0xfc>
                atqa[0] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 800058a:	2109      	movs	r1, #9
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f7ff fee7 	bl	8000360 <MFRC522_ReadReg>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	701a      	strb	r2, [r3, #0]
                atqa[1] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	1c5c      	adds	r4, r3, #1
 800059e:	2109      	movs	r1, #9
 80005a0:	6878      	ldr	r0, [r7, #4]
 80005a2:	f7ff fedd 	bl	8000360 <MFRC522_ReadReg>
 80005a6:	4603      	mov	r3, r0
 80005a8:	7023      	strb	r3, [r4, #0]
                DEBUG_LOG("RequestA ATQA: 0x%02X 0x%02X", atqa[0], atqa[1]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 80005aa:	2200      	movs	r2, #0
 80005ac:	2101      	movs	r1, #1
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f7ff ff13 	bl	80003da <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 80005b4:	2002      	movs	r0, #2
 80005b6:	f001 ff45 	bl	8002444 <HAL_Delay>
                return STATUS_OK;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e021      	b.n	8000602 <MFRC522_RequestA+0x140>
            }
            DEBUG_LOG("RequestA bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	f7ff feb4 	bl	800032c <MFRC522_AntennaOff>
            HAL_Delay(5);
 80005c4:	2005      	movs	r0, #5
 80005c6:	f001 ff3d 	bl	8002444 <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2101      	movs	r1, #1
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f7ff ff03 	bl	80003da <MFRC522_WriteReg>
            return STATUS_ERROR;
 80005d4:	2301      	movs	r3, #1
 80005d6:	e014      	b.n	8000602 <MFRC522_RequestA+0x140>
        }
        HAL_Delay(1);  // Mimic debug log timing
 80005d8:	2001      	movs	r0, #1
 80005da:	f001 ff33 	bl	8002444 <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 80005de:	f001 ff27 	bl	8002430 <HAL_GetTick>
 80005e2:	4602      	mov	r2, r0
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d8a3      	bhi.n	8000532 <MFRC522_RequestA+0x70>
    }
    DEBUG_LOG("RequestA timeout");
    MFRC522_AntennaOff(dev);
 80005ea:	6878      	ldr	r0, [r7, #4]
 80005ec:	f7ff fe9e 	bl	800032c <MFRC522_AntennaOff>
    HAL_Delay(5);
 80005f0:	2005      	movs	r0, #5
 80005f2:	f001 ff27 	bl	8002444 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80005f6:	2200      	movs	r2, #0
 80005f8:	2101      	movs	r1, #1
 80005fa:	6878      	ldr	r0, [r7, #4]
 80005fc:	f7ff feed 	bl	80003da <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 8000600:	2302      	movs	r3, #2
}
 8000602:	4618      	mov	r0, r3
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	bd90      	pop	{r4, r7, pc}

0800060a <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(MFRC522_t *dev, uint8_t *uid) {  // Returns 4-byte UID + BCC
 800060a:	b590      	push	{r4, r7, lr}
 800060c:	b087      	sub	sp, #28
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Anticoll");
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 8000614:	227f      	movs	r2, #127	; 0x7f
 8000616:	2104      	movs	r1, #4
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff fede 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 800061e:	2280      	movs	r2, #128	; 0x80
 8000620:	210a      	movs	r1, #10
 8000622:	6878      	ldr	r0, [r7, #4]
 8000624:	f7ff fed9 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x00);  // Full frame
 8000628:	2200      	movs	r2, #0
 800062a:	210d      	movs	r1, #13
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f7ff fed4 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_SEL_CL1);  // 0x93
 8000632:	2293      	movs	r2, #147	; 0x93
 8000634:	2109      	movs	r1, #9
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f7ff fecf 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, 0x20);    // Fixed CRC
 800063c:	2220      	movs	r2, #32
 800063e:	2109      	movs	r1, #9
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff feca 	bl	80003da <MFRC522_WriteReg>
    HAL_Delay(2);  // Delay for stability
 8000646:	2002      	movs	r0, #2
 8000648:	f001 fefc 	bl	8002444 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 800064c:	220c      	movs	r2, #12
 800064e:	2101      	movs	r1, #1
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f7ff fec2 	bl	80003da <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 8000656:	2280      	movs	r2, #128	; 0x80
 8000658:	210d      	movs	r1, #13
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f7ff fef4 	bl	8000448 <MFRC522_SetBitMask>

    uint32_t timeout = HAL_GetTick() + 25;
 8000660:	f001 fee6 	bl	8002430 <HAL_GetTick>
 8000664:	4603      	mov	r3, r0
 8000666:	3319      	adds	r3, #25
 8000668:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 800066a:	e07b      	b.n	8000764 <MFRC522_Anticoll+0x15a>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 800066c:	2108      	movs	r1, #8
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f7ff fe76 	bl	8000360 <MFRC522_ReadReg>
 8000674:	4603      	mov	r3, r0
 8000676:	73fb      	strb	r3, [r7, #15]
        if (status2 & 0x01) {  // Command complete
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	2b00      	cmp	r3, #0
 8000680:	d06d      	beq.n	800075e <MFRC522_Anticoll+0x154>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 8000682:	2106      	movs	r1, #6
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f7ff fe6b 	bl	8000360 <MFRC522_ReadReg>
 800068a:	4603      	mov	r3, r0
 800068c:	73bb      	strb	r3, [r7, #14]
            if (err & 0x1D) {
 800068e:	7bbb      	ldrb	r3, [r7, #14]
 8000690:	f003 031d 	and.w	r3, r3, #29
 8000694:	2b00      	cmp	r3, #0
 8000696:	d00c      	beq.n	80006b2 <MFRC522_Anticoll+0xa8>
                DEBUG_LOG("Anticoll error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff fe47 	bl	800032c <MFRC522_AntennaOff>
                HAL_Delay(5);
 800069e:	2005      	movs	r0, #5
 80006a0:	f001 fed0 	bl	8002444 <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2101      	movs	r1, #1
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff fe96 	bl	80003da <MFRC522_WriteReg>
                return STATUS_ERROR;
 80006ae:	2301      	movs	r3, #1
 80006b0:	e06b      	b.n	800078a <MFRC522_Anticoll+0x180>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 80006b2:	210a      	movs	r1, #10
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f7ff fe53 	bl	8000360 <MFRC522_ReadReg>
 80006ba:	4603      	mov	r3, r0
 80006bc:	737b      	strb	r3, [r7, #13]
            if (fifoLvl == 5) {  // 4-byte UID + BCC
 80006be:	7b7b      	ldrb	r3, [r7, #13]
 80006c0:	2b05      	cmp	r3, #5
 80006c2:	d13f      	bne.n	8000744 <MFRC522_Anticoll+0x13a>
                for (int i = 0; i < 5; i++) {
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
 80006c8:	e00b      	b.n	80006e2 <MFRC522_Anticoll+0xd8>
                    uid[i] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	683a      	ldr	r2, [r7, #0]
 80006ce:	18d4      	adds	r4, r2, r3
 80006d0:	2109      	movs	r1, #9
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f7ff fe44 	bl	8000360 <MFRC522_ReadReg>
 80006d8:	4603      	mov	r3, r0
 80006da:	7023      	strb	r3, [r4, #0]
                for (int i = 0; i < 5; i++) {
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	3301      	adds	r3, #1
 80006e0:	617b      	str	r3, [r7, #20]
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	2b04      	cmp	r3, #4
 80006e6:	ddf0      	ble.n	80006ca <MFRC522_Anticoll+0xc0>
                }
                // Validate BCC
                uint8_t calcBcc = uid[0] ^ uid[1] ^ uid[2] ^ uid[3];
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	781a      	ldrb	r2, [r3, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	3301      	adds	r3, #1
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	4053      	eors	r3, r2
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	683b      	ldr	r3, [r7, #0]
 80006f8:	3302      	adds	r3, #2
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	4053      	eors	r3, r2
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	3303      	adds	r3, #3
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	4053      	eors	r3, r2
 8000708:	733b      	strb	r3, [r7, #12]
                if (uid[4] != calcBcc) {
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	3304      	adds	r3, #4
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	7b3a      	ldrb	r2, [r7, #12]
 8000712:	429a      	cmp	r2, r3
 8000714:	d00c      	beq.n	8000730 <MFRC522_Anticoll+0x126>
                    DEBUG_LOG("Anticoll bad BCC: calc=0x%02X, got=0x%02X", calcBcc, uid[4]);
                    MFRC522_AntennaOff(dev);
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff fe08 	bl	800032c <MFRC522_AntennaOff>
                    HAL_Delay(5);
 800071c:	2005      	movs	r0, #5
 800071e:	f001 fe91 	bl	8002444 <HAL_Delay>
                    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000722:	2200      	movs	r2, #0
 8000724:	2101      	movs	r1, #1
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f7ff fe57 	bl	80003da <MFRC522_WriteReg>
                    return STATUS_ERROR;
 800072c:	2301      	movs	r3, #1
 800072e:	e02c      	b.n	800078a <MFRC522_Anticoll+0x180>
                }
                DEBUG_LOG("Anticoll UID: %02X %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3], uid[4]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000730:	2200      	movs	r2, #0
 8000732:	2101      	movs	r1, #1
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff fe50 	bl	80003da <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 800073a:	2002      	movs	r0, #2
 800073c:	f001 fe82 	bl	8002444 <HAL_Delay>
                return STATUS_OK;
 8000740:	2300      	movs	r3, #0
 8000742:	e022      	b.n	800078a <MFRC522_Anticoll+0x180>
            }
            DEBUG_LOG("Anticoll bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f7ff fdf1 	bl	800032c <MFRC522_AntennaOff>
            HAL_Delay(5);
 800074a:	2005      	movs	r0, #5
 800074c:	f001 fe7a 	bl	8002444 <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000750:	2200      	movs	r2, #0
 8000752:	2101      	movs	r1, #1
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff fe40 	bl	80003da <MFRC522_WriteReg>
            return STATUS_ERROR;
 800075a:	2301      	movs	r3, #1
 800075c:	e015      	b.n	800078a <MFRC522_Anticoll+0x180>
        }
        HAL_Delay(1);  // Mimic debug log timing
 800075e:	2001      	movs	r0, #1
 8000760:	f001 fe70 	bl	8002444 <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 8000764:	f001 fe64 	bl	8002430 <HAL_GetTick>
 8000768:	4602      	mov	r2, r0
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	4293      	cmp	r3, r2
 800076e:	f63f af7d 	bhi.w	800066c <MFRC522_Anticoll+0x62>
    }
    DEBUG_LOG("Anticoll timeout");
    MFRC522_AntennaOff(dev);
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff fdda 	bl	800032c <MFRC522_AntennaOff>
    HAL_Delay(5);
 8000778:	2005      	movs	r0, #5
 800077a:	f001 fe63 	bl	8002444 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 800077e:	2200      	movs	r2, #0
 8000780:	2101      	movs	r1, #1
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	f7ff fe29 	bl	80003da <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 8000788:	2302      	movs	r3, #2
}
 800078a:	4618      	mov	r0, r3
 800078c:	371c      	adds	r7, #28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd90      	pop	{r4, r7, pc}

08000792 <MFRC522_ReadUid>:

uint8_t MFRC522_ReadUid(MFRC522_t *dev, uint8_t *uid) {  // Output: uid[4]
 8000792:	b580      	push	{r7, lr}
 8000794:	b086      	sub	sp, #24
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
 800079a:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Reading UID...");
    // Card detected, read UID
    uint8_t rawUid[5];
    if (MFRC522_Anticoll(dev, rawUid) != STATUS_OK) {
 800079c:	f107 030c 	add.w	r3, r7, #12
 80007a0:	4619      	mov	r1, r3
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f7ff ff31 	bl	800060a <MFRC522_Anticoll>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MFRC522_ReadUid+0x20>
    	DEBUG_LOG("Anticollision failed");
        return STATUS_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	e012      	b.n	80007d8 <MFRC522_ReadUid+0x46>
    }
    // Copy UID (drop BCC)
    for (int i = 0; i < 4; i++) {
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	e00b      	b.n	80007d0 <MFRC522_ReadUid+0x3e>
        uid[i] = rawUid[i];
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	683a      	ldr	r2, [r7, #0]
 80007bc:	4413      	add	r3, r2
 80007be:	f107 010c 	add.w	r1, r7, #12
 80007c2:	697a      	ldr	r2, [r7, #20]
 80007c4:	440a      	add	r2, r1
 80007c6:	7812      	ldrb	r2, [r2, #0]
 80007c8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	3301      	adds	r3, #1
 80007ce:	617b      	str	r3, [r7, #20]
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	2b03      	cmp	r3, #3
 80007d4:	ddf0      	ble.n	80007b8 <MFRC522_ReadUid+0x26>
    }
    DEBUG_LOG("Card UID: %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3]);
    return STATUS_OK;
 80007d6:	2300      	movs	r3, #0
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <Ov7725_Init>:

/************************************************
 * Sensor_Init
 ************************************************/
ErrorStatus Ov7725_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	80fb      	strh	r3, [r7, #6]
	uint8_t Sensor_IDCode = 0;	
 80007ea:	2300      	movs	r3, #0
 80007ec:	717b      	strb	r3, [r7, #5]
	
	if( 0 == SCCB_WriteByte ( 0x12, 0x80 ) ) /*reset sensor */
 80007ee:	2180      	movs	r1, #128	; 0x80
 80007f0:	2012      	movs	r0, #18
 80007f2:	f000 f999 	bl	8000b28 <SCCB_WriteByte>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d101      	bne.n	8000800 <Ov7725_Init+0x20>
	{
		return ERROR ;
 80007fc:	2300      	movs	r3, #0
 80007fe:	e030      	b.n	8000862 <Ov7725_Init+0x82>
	}	

	if( 0 == SCCB_ReadByte( &Sensor_IDCode, 1, 0x0b ) )	 /* read sensor ID*/
 8000800:	1d7b      	adds	r3, r7, #5
 8000802:	220b      	movs	r2, #11
 8000804:	2101      	movs	r1, #1
 8000806:	4618      	mov	r0, r3
 8000808:	f000 f9bd 	bl	8000b86 <SCCB_ReadByte>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d101      	bne.n	8000816 <Ov7725_Init+0x36>
	{
		return ERROR;
 8000812:	2300      	movs	r3, #0
 8000814:	e025      	b.n	8000862 <Ov7725_Init+0x82>
	}
	//DEBUG("Sensor ID is 0x%x", Sensor_IDCode);	
	
	if(Sensor_IDCode == OV7725_ID)
 8000816:	797b      	ldrb	r3, [r7, #5]
 8000818:	2b21      	cmp	r3, #33	; 0x21
 800081a:	d11f      	bne.n	800085c <Ov7725_Init+0x7c>
	{
		for( i = 0 ; i < OV7725_REG_NUM ; i++ )
 800081c:	2300      	movs	r3, #0
 800081e:	80fb      	strh	r3, [r7, #6]
 8000820:	e015      	b.n	800084e <Ov7725_Init+0x6e>
		{
			if( 0 == SCCB_WriteByte(Sensor_Config[i].Address, Sensor_Config[i].Value) )
 8000822:	88fb      	ldrh	r3, [r7, #6]
 8000824:	4a11      	ldr	r2, [pc, #68]	; (800086c <Ov7725_Init+0x8c>)
 8000826:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800082a:	b29a      	uxth	r2, r3
 800082c:	88fb      	ldrh	r3, [r7, #6]
 800082e:	490f      	ldr	r1, [pc, #60]	; (800086c <Ov7725_Init+0x8c>)
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	440b      	add	r3, r1
 8000834:	785b      	ldrb	r3, [r3, #1]
 8000836:	4619      	mov	r1, r3
 8000838:	4610      	mov	r0, r2
 800083a:	f000 f975 	bl	8000b28 <SCCB_WriteByte>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d101      	bne.n	8000848 <Ov7725_Init+0x68>
			{                
				return ERROR;
 8000844:	2300      	movs	r3, #0
 8000846:	e00c      	b.n	8000862 <Ov7725_Init+0x82>
		for( i = 0 ; i < OV7725_REG_NUM ; i++ )
 8000848:	88fb      	ldrh	r3, [r7, #6]
 800084a:	3301      	adds	r3, #1
 800084c:	80fb      	strh	r3, [r7, #6]
 800084e:	4b08      	ldr	r3, [pc, #32]	; (8000870 <Ov7725_Init+0x90>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	b29b      	uxth	r3, r3
 8000854:	88fa      	ldrh	r2, [r7, #6]
 8000856:	429a      	cmp	r2, r3
 8000858:	d3e3      	bcc.n	8000822 <Ov7725_Init+0x42>
 800085a:	e001      	b.n	8000860 <Ov7725_Init+0x80>
			}
		}
	}
	else
	{
		return ERROR;
 800085c:	2300      	movs	r3, #0
 800085e:	e000      	b.n	8000862 <Ov7725_Init+0x82>
	}
	
	return SUCCESS;
 8000860:	2301      	movs	r3, #1
}
 8000862:	4618      	mov	r0, r3
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000000 	.word	0x20000000
 8000870:	2000009a 	.word	0x2000009a

08000874 <ImagDisp>:

void ImagDisp(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
	uint16_t i, j;
	uint16_t Camera_Data;
	
	LCD_Cam_Gram();
 800087a:	f000 fc7c 	bl	8001176 <LCD_Cam_Gram>
	
	for(i = 0; i < 240; i++)
 800087e:	2300      	movs	r3, #0
 8000880:	80fb      	strh	r3, [r7, #6]
 8000882:	e02c      	b.n	80008de <ImagDisp+0x6a>
	{
		for(j = 0; j < 320; j++)
 8000884:	2300      	movs	r3, #0
 8000886:	80bb      	strh	r3, [r7, #4]
 8000888:	e022      	b.n	80008d0 <ImagDisp+0x5c>
		{
			READ_FIFO_PIXEL(Camera_Data);		
 800088a:	2300      	movs	r3, #0
 800088c:	807b      	strh	r3, [r7, #2]
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <ImagDisp+0x80>)
 8000890:	2220      	movs	r2, #32
 8000892:	615a      	str	r2, [r3, #20]
 8000894:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <ImagDisp+0x84>)
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	b29b      	uxth	r3, r3
 800089a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800089e:	807b      	strh	r3, [r7, #2]
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <ImagDisp+0x80>)
 80008a2:	2220      	movs	r2, #32
 80008a4:	611a      	str	r2, [r3, #16]
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <ImagDisp+0x80>)
 80008a8:	2220      	movs	r2, #32
 80008aa:	615a      	str	r2, [r3, #20]
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <ImagDisp+0x84>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	0a1b      	lsrs	r3, r3, #8
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	b29a      	uxth	r2, r3
 80008b6:	887b      	ldrh	r3, [r7, #2]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	807b      	strh	r3, [r7, #2]
 80008bc:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <ImagDisp+0x80>)
 80008be:	2220      	movs	r2, #32
 80008c0:	611a      	str	r2, [r3, #16]
			LCD_Write_Data(Camera_Data);
 80008c2:	887b      	ldrh	r3, [r7, #2]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 fa1d 	bl	8000d04 <LCD_Write_Data>
		for(j = 0; j < 320; j++)
 80008ca:	88bb      	ldrh	r3, [r7, #4]
 80008cc:	3301      	adds	r3, #1
 80008ce:	80bb      	strh	r3, [r7, #4]
 80008d0:	88bb      	ldrh	r3, [r7, #4]
 80008d2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80008d6:	d3d8      	bcc.n	800088a <ImagDisp+0x16>
	for(i = 0; i < 240; i++)
 80008d8:	88fb      	ldrh	r3, [r7, #6]
 80008da:	3301      	adds	r3, #1
 80008dc:	80fb      	strh	r3, [r7, #6]
 80008de:	88fb      	ldrh	r3, [r7, #6]
 80008e0:	2bef      	cmp	r3, #239	; 0xef
 80008e2:	d9cf      	bls.n	8000884 <ImagDisp+0x10>
		}
	}
	HAL_Delay(1000);
 80008e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008e8:	f001 fdac 	bl	8002444 <HAL_Delay>
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40011000 	.word	0x40011000
 80008f8:	40010c00 	.word	0x40010c00

080008fc <SCCB_delay>:

#define DEV_ADR  ADDR_OV7725 			 


static void SCCB_delay(void)
{	
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
   uint16_t i = 400; 
 8000902:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000906:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000908:	e002      	b.n	8000910 <SCCB_delay+0x14>
   { 
     i--; 
 800090a:	88fb      	ldrh	r3, [r7, #6]
 800090c:	3b01      	subs	r3, #1
 800090e:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d1f9      	bne.n	800090a <SCCB_delay+0xe>
   } 
}
 8000916:	bf00      	nop
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	bc80      	pop	{r7}
 8000920:	4770      	bx	lr
	...

08000924 <SCCB_Start>:


static int SCCB_Start(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
	SDA_H;
 8000928:	4b13      	ldr	r3, [pc, #76]	; (8000978 <SCCB_Start+0x54>)
 800092a:	2280      	movs	r2, #128	; 0x80
 800092c:	611a      	str	r2, [r3, #16]
	SCL_H;
 800092e:	4b12      	ldr	r3, [pc, #72]	; (8000978 <SCCB_Start+0x54>)
 8000930:	2240      	movs	r2, #64	; 0x40
 8000932:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000934:	f7ff ffe2 	bl	80008fc <SCCB_delay>
	if(!SDA_read)
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	480f      	ldr	r0, [pc, #60]	; (8000978 <SCCB_Start+0x54>)
 800093c:	f002 f848 	bl	80029d0 <HAL_GPIO_ReadPin>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d101      	bne.n	800094a <SCCB_Start+0x26>
	return DISABLE;	
 8000946:	2300      	movs	r3, #0
 8000948:	e013      	b.n	8000972 <SCCB_Start+0x4e>
	SDA_L;
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <SCCB_Start+0x54>)
 800094c:	2280      	movs	r2, #128	; 0x80
 800094e:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000950:	f7ff ffd4 	bl	80008fc <SCCB_delay>
	if(SDA_read) 
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	4808      	ldr	r0, [pc, #32]	; (8000978 <SCCB_Start+0x54>)
 8000958:	f002 f83a 	bl	80029d0 <HAL_GPIO_ReadPin>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <SCCB_Start+0x42>
	return DISABLE;	
 8000962:	2300      	movs	r3, #0
 8000964:	e005      	b.n	8000972 <SCCB_Start+0x4e>
	SDA_L;
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <SCCB_Start+0x54>)
 8000968:	2280      	movs	r2, #128	; 0x80
 800096a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 800096c:	f7ff ffc6 	bl	80008fc <SCCB_delay>
	return ENABLE;
 8000970:	2301      	movs	r3, #1
}
 8000972:	4618      	mov	r0, r3
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40011000 	.word	0x40011000

0800097c <SCCB_Stop>:


static void SCCB_Stop(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	SCL_L;
 8000980:	4b0a      	ldr	r3, [pc, #40]	; (80009ac <SCCB_Stop+0x30>)
 8000982:	2240      	movs	r2, #64	; 0x40
 8000984:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000986:	f7ff ffb9 	bl	80008fc <SCCB_delay>
	SDA_L;
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <SCCB_Stop+0x30>)
 800098c:	2280      	movs	r2, #128	; 0x80
 800098e:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000990:	f7ff ffb4 	bl	80008fc <SCCB_delay>
	SCL_H;
 8000994:	4b05      	ldr	r3, [pc, #20]	; (80009ac <SCCB_Stop+0x30>)
 8000996:	2240      	movs	r2, #64	; 0x40
 8000998:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 800099a:	f7ff ffaf 	bl	80008fc <SCCB_delay>
	SDA_H;
 800099e:	4b03      	ldr	r3, [pc, #12]	; (80009ac <SCCB_Stop+0x30>)
 80009a0:	2280      	movs	r2, #128	; 0x80
 80009a2:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009a4:	f7ff ffaa 	bl	80008fc <SCCB_delay>
}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40011000 	.word	0x40011000

080009b0 <SCCB_Ack>:


static void SCCB_Ack(void)
{	
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	SCL_L;
 80009b4:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <SCCB_Ack+0x30>)
 80009b6:	2240      	movs	r2, #64	; 0x40
 80009b8:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009ba:	f7ff ff9f 	bl	80008fc <SCCB_delay>
	SDA_L;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <SCCB_Ack+0x30>)
 80009c0:	2280      	movs	r2, #128	; 0x80
 80009c2:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009c4:	f7ff ff9a 	bl	80008fc <SCCB_delay>
	SCL_H;
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <SCCB_Ack+0x30>)
 80009ca:	2240      	movs	r2, #64	; 0x40
 80009cc:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009ce:	f7ff ff95 	bl	80008fc <SCCB_delay>
	SCL_L;
 80009d2:	4b03      	ldr	r3, [pc, #12]	; (80009e0 <SCCB_Ack+0x30>)
 80009d4:	2240      	movs	r2, #64	; 0x40
 80009d6:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009d8:	f7ff ff90 	bl	80008fc <SCCB_delay>
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40011000 	.word	0x40011000

080009e4 <SCCB_NoAck>:


static void SCCB_NoAck(void)
{	
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	SCL_L;
 80009e8:	4b0a      	ldr	r3, [pc, #40]	; (8000a14 <SCCB_NoAck+0x30>)
 80009ea:	2240      	movs	r2, #64	; 0x40
 80009ec:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009ee:	f7ff ff85 	bl	80008fc <SCCB_delay>
	SDA_H;
 80009f2:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <SCCB_NoAck+0x30>)
 80009f4:	2280      	movs	r2, #128	; 0x80
 80009f6:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009f8:	f7ff ff80 	bl	80008fc <SCCB_delay>
	SCL_H;
 80009fc:	4b05      	ldr	r3, [pc, #20]	; (8000a14 <SCCB_NoAck+0x30>)
 80009fe:	2240      	movs	r2, #64	; 0x40
 8000a00:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a02:	f7ff ff7b 	bl	80008fc <SCCB_delay>
	SCL_L;
 8000a06:	4b03      	ldr	r3, [pc, #12]	; (8000a14 <SCCB_NoAck+0x30>)
 8000a08:	2240      	movs	r2, #64	; 0x40
 8000a0a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a0c:	f7ff ff76 	bl	80008fc <SCCB_delay>
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40011000 	.word	0x40011000

08000a18 <SCCB_WaitAck>:


static int SCCB_WaitAck(void) 	
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	SCL_L;
 8000a1c:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a1e:	2240      	movs	r2, #64	; 0x40
 8000a20:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a22:	f7ff ff6b 	bl	80008fc <SCCB_delay>
	SDA_H;			
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a28:	2280      	movs	r2, #128	; 0x80
 8000a2a:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a2c:	f7ff ff66 	bl	80008fc <SCCB_delay>
	SCL_H;
 8000a30:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a32:	2240      	movs	r2, #64	; 0x40
 8000a34:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a36:	f7ff ff61 	bl	80008fc <SCCB_delay>
	if(SDA_read)
 8000a3a:	2180      	movs	r1, #128	; 0x80
 8000a3c:	4808      	ldr	r0, [pc, #32]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a3e:	f001 ffc7 	bl	80029d0 <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d004      	beq.n	8000a52 <SCCB_WaitAck+0x3a>
	{
      SCL_L;
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a4a:	2240      	movs	r2, #64	; 0x40
 8000a4c:	615a      	str	r2, [r3, #20]
      return DISABLE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e003      	b.n	8000a5a <SCCB_WaitAck+0x42>
	}
	SCL_L;
 8000a52:	4b03      	ldr	r3, [pc, #12]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a54:	2240      	movs	r2, #64	; 0x40
 8000a56:	615a      	str	r2, [r3, #20]
	return ENABLE;
 8000a58:	2301      	movs	r3, #1
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40011000 	.word	0x40011000

08000a64 <SCCB_SendByte>:


static void SCCB_SendByte(uint8_t SendByte) 
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	71fb      	strb	r3, [r7, #7]
    uint8_t i=8;
 8000a6e:	2308      	movs	r3, #8
 8000a70:	73fb      	strb	r3, [r7, #15]
    while(i--)
 8000a72:	e019      	b.n	8000aa8 <SCCB_SendByte+0x44>
    {
        SCL_L;
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000a76:	2240      	movs	r2, #64	; 0x40
 8000a78:	615a      	str	r2, [r3, #20]
        SCCB_delay();
 8000a7a:	f7ff ff3f 	bl	80008fc <SCCB_delay>
      if(SendByte&0x80)
 8000a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	da03      	bge.n	8000a8e <SCCB_SendByte+0x2a>
        SDA_H;  
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000a88:	2280      	movs	r2, #128	; 0x80
 8000a8a:	611a      	str	r2, [r3, #16]
 8000a8c:	e002      	b.n	8000a94 <SCCB_SendByte+0x30>
      else 
        SDA_L;   
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	615a      	str	r2, [r3, #20]
        SendByte<<=1;
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	71fb      	strb	r3, [r7, #7]
        SCCB_delay();
 8000a9a:	f7ff ff2f 	bl	80008fc <SCCB_delay>
		SCL_H;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000aa0:	2240      	movs	r2, #64	; 0x40
 8000aa2:	611a      	str	r2, [r3, #16]
        SCCB_delay();
 8000aa4:	f7ff ff2a 	bl	80008fc <SCCB_delay>
    while(i--)
 8000aa8:	7bfb      	ldrb	r3, [r7, #15]
 8000aaa:	1e5a      	subs	r2, r3, #1
 8000aac:	73fa      	strb	r2, [r7, #15]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d1e0      	bne.n	8000a74 <SCCB_SendByte+0x10>
    }
    SCL_L;
 8000ab2:	4b03      	ldr	r3, [pc, #12]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000ab4:	2240      	movs	r2, #64	; 0x40
 8000ab6:	615a      	str	r2, [r3, #20]
}
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40011000 	.word	0x40011000

08000ac4 <SCCB_ReceiveByte>:


static int SCCB_ReceiveByte(void)  
{ 
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
    uint8_t i=8;
 8000aca:	2308      	movs	r3, #8
 8000acc:	71fb      	strb	r3, [r7, #7]
    uint8_t ReceiveByte=0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	71bb      	strb	r3, [r7, #6]

    SDA_H;				
 8000ad2:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000ad4:	2280      	movs	r2, #128	; 0x80
 8000ad6:	611a      	str	r2, [r3, #16]
    while(i--)
 8000ad8:	e017      	b.n	8000b0a <SCCB_ReceiveByte+0x46>
    {
      ReceiveByte<<=1;      
 8000ada:	79bb      	ldrb	r3, [r7, #6]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	71bb      	strb	r3, [r7, #6]
      SCL_L;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000ae2:	2240      	movs	r2, #64	; 0x40
 8000ae4:	615a      	str	r2, [r3, #20]
      SCCB_delay();
 8000ae6:	f7ff ff09 	bl	80008fc <SCCB_delay>
	  SCL_H;
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000aec:	2240      	movs	r2, #64	; 0x40
 8000aee:	611a      	str	r2, [r3, #16]
      SCCB_delay();	
 8000af0:	f7ff ff04 	bl	80008fc <SCCB_delay>
      if(SDA_read)
 8000af4:	2180      	movs	r1, #128	; 0x80
 8000af6:	480b      	ldr	r0, [pc, #44]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000af8:	f001 ff6a 	bl	80029d0 <HAL_GPIO_ReadPin>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d003      	beq.n	8000b0a <SCCB_ReceiveByte+0x46>
      {
        ReceiveByte|=0x01;
 8000b02:	79bb      	ldrb	r3, [r7, #6]
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	71bb      	strb	r3, [r7, #6]
    while(i--)
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	1e5a      	subs	r2, r3, #1
 8000b0e:	71fa      	strb	r2, [r7, #7]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d1e2      	bne.n	8000ada <SCCB_ReceiveByte+0x16>
      }
    }
    SCL_L;
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000b16:	2240      	movs	r2, #64	; 0x40
 8000b18:	615a      	str	r2, [r3, #20]
    return ReceiveByte;
 8000b1a:	79bb      	ldrb	r3, [r7, #6]
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40011000 	.word	0x40011000

08000b28 <SCCB_WriteByte>:

          
int SCCB_WriteByte( uint16_t WriteAddress , uint8_t SendByte )
{		
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	460a      	mov	r2, r1
 8000b32:	80fb      	strh	r3, [r7, #6]
 8000b34:	4613      	mov	r3, r2
 8000b36:	717b      	strb	r3, [r7, #5]
    if(!SCCB_Start())
 8000b38:	f7ff fef4 	bl	8000924 <SCCB_Start>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d101      	bne.n	8000b46 <SCCB_WriteByte+0x1e>
	{
	    return DISABLE;
 8000b42:	2300      	movs	r3, #0
 8000b44:	e01b      	b.n	8000b7e <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte( DEV_ADR );                
 8000b46:	2042      	movs	r0, #66	; 0x42
 8000b48:	f7ff ff8c 	bl	8000a64 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000b4c:	f7ff ff64 	bl	8000a18 <SCCB_WaitAck>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d103      	bne.n	8000b5e <SCCB_WriteByte+0x36>
	{
		SCCB_Stop(); 
 8000b56:	f7ff ff11 	bl	800097c <SCCB_Stop>
		return DISABLE;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	e00f      	b.n	8000b7e <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte((uint8_t)(WriteAddress & 0x00FF));  
 8000b5e:	88fb      	ldrh	r3, [r7, #6]
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ff7e 	bl	8000a64 <SCCB_SendByte>
    SCCB_WaitAck();	
 8000b68:	f7ff ff56 	bl	8000a18 <SCCB_WaitAck>
    SCCB_SendByte(SendByte);
 8000b6c:	797b      	ldrb	r3, [r7, #5]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff ff78 	bl	8000a64 <SCCB_SendByte>
    SCCB_WaitAck();   
 8000b74:	f7ff ff50 	bl	8000a18 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000b78:	f7ff ff00 	bl	800097c <SCCB_Stop>
    return ENABLE;
 8000b7c:	2301      	movs	r3, #1
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <SCCB_ReadByte>:

          
int SCCB_ReadByte(uint8_t* pBuffer, uint16_t length, uint8_t ReadAddress)
{	
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b082      	sub	sp, #8
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
 8000b8e:	460b      	mov	r3, r1
 8000b90:	807b      	strh	r3, [r7, #2]
 8000b92:	4613      	mov	r3, r2
 8000b94:	707b      	strb	r3, [r7, #1]
    if(!SCCB_Start())
 8000b96:	f7ff fec5 	bl	8000924 <SCCB_Start>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d101      	bne.n	8000ba4 <SCCB_ReadByte+0x1e>
	{
	    return DISABLE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	e040      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR );       
 8000ba4:	2042      	movs	r0, #66	; 0x42
 8000ba6:	f7ff ff5d 	bl	8000a64 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000baa:	f7ff ff35 	bl	8000a18 <SCCB_WaitAck>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d103      	bne.n	8000bbc <SCCB_ReadByte+0x36>
	{
		SCCB_Stop(); 
 8000bb4:	f7ff fee2 	bl	800097c <SCCB_Stop>
		return DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e034      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( ReadAddress );     
 8000bbc:	787b      	ldrb	r3, [r7, #1]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff ff50 	bl	8000a64 <SCCB_SendByte>
    SCCB_WaitAck();	
 8000bc4:	f7ff ff28 	bl	8000a18 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000bc8:	f7ff fed8 	bl	800097c <SCCB_Stop>
	
    if(!SCCB_Start())
 8000bcc:	f7ff feaa 	bl	8000924 <SCCB_Start>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <SCCB_ReadByte+0x54>
	{
		return DISABLE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e025      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR + 1 );   
 8000bda:	2043      	movs	r0, #67	; 0x43
 8000bdc:	f7ff ff42 	bl	8000a64 <SCCB_SendByte>
    if(!SCCB_WaitAck())
 8000be0:	f7ff ff1a 	bl	8000a18 <SCCB_WaitAck>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d117      	bne.n	8000c1a <SCCB_ReadByte+0x94>
	{
		SCCB_Stop(); 
 8000bea:	f7ff fec7 	bl	800097c <SCCB_Stop>
		return DISABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e019      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    while(length)
    {
      *pBuffer = SCCB_ReceiveByte();
 8000bf2:	f7ff ff67 	bl	8000ac4 <SCCB_ReceiveByte>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	701a      	strb	r2, [r3, #0]
      if(length == 1)
 8000bfe:	887b      	ldrh	r3, [r7, #2]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d102      	bne.n	8000c0a <SCCB_ReadByte+0x84>
	  {
		  SCCB_NoAck();
 8000c04:	f7ff feee 	bl	80009e4 <SCCB_NoAck>
 8000c08:	e001      	b.n	8000c0e <SCCB_ReadByte+0x88>
	  }
      else
	  {
		SCCB_Ack(); 
 8000c0a:	f7ff fed1 	bl	80009b0 <SCCB_Ack>
	  }
      pBuffer++;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	3301      	adds	r3, #1
 8000c12:	607b      	str	r3, [r7, #4]
      length--;
 8000c14:	887b      	ldrh	r3, [r7, #2]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	807b      	strh	r3, [r7, #2]
    while(length)
 8000c1a:	887b      	ldrh	r3, [r7, #2]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d1e8      	bne.n	8000bf2 <SCCB_ReadByte+0x6c>
    }
    SCCB_Stop();
 8000c20:	f7ff feac 	bl	800097c <SCCB_Stop>
    return ENABLE;
 8000c24:	2301      	movs	r3, #1
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000c2e:	b480      	push	{r7}
 8000c30:	b083      	sub	sp, #12
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
 8000c36:	e002      	b.n	8000c3e <Delay+0x10>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d1f9      	bne.n	8000c38 <Delay+0xa>
 8000c44:	bf00      	nop
 8000c46:	bf00      	nop
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr

08000c50 <LCD_INIT>:

void LCD_INIT ( void )
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000c56:	2001      	movs	r0, #1
 8000c58:	f000 f82a 	bl	8000cb0 <LCD_BackLed_Control>
	LCD_Rst();
 8000c5c:	f000 f810 	bl	8000c80 <LCD_Rst>
	LCD_REG_Config();
 8000c60:	f000 f860 	bl	8000d24 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8000c64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c68:	9300      	str	r3, [sp, #0]
 8000c6a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000c6e:	22f0      	movs	r2, #240	; 0xf0
 8000c70:	2100      	movs	r1, #0
 8000c72:	2000      	movs	r0, #0
 8000c74:	f000 f9e7 	bl	8001046 <LCD_Clear>
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <LCD_Rst>:



void LCD_Rst ( void )
{			
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2102      	movs	r1, #2
 8000c88:	4807      	ldr	r0, [pc, #28]	; (8000ca8 <LCD_Rst+0x28>)
 8000c8a:	f001 feb8 	bl	80029fe <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000c8e:	4807      	ldr	r0, [pc, #28]	; (8000cac <LCD_Rst+0x2c>)
 8000c90:	f7ff ffcd 	bl	8000c2e <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2102      	movs	r1, #2
 8000c98:	4803      	ldr	r0, [pc, #12]	; (8000ca8 <LCD_Rst+0x28>)
 8000c9a:	f001 feb0 	bl	80029fe <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000c9e:	4803      	ldr	r0, [pc, #12]	; (8000cac <LCD_Rst+0x2c>)
 8000ca0:	f7ff ffc5 	bl	8000c2e <Delay>
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40011800 	.word	0x40011800
 8000cac:	0002bffc 	.word	0x0002bffc

08000cb0 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d006      	beq.n	8000cce <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cc6:	4807      	ldr	r0, [pc, #28]	; (8000ce4 <LCD_BackLed_Control+0x34>)
 8000cc8:	f001 fe99 	bl	80029fe <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000ccc:	e005      	b.n	8000cda <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cd4:	4803      	ldr	r0, [pc, #12]	; (8000ce4 <LCD_BackLed_Control+0x34>)
 8000cd6:	f001 fe92 	bl	80029fe <HAL_GPIO_WritePin>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40011400 	.word	0x40011400

08000ce8 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000cf2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	8013      	strh	r3, [r2, #0]
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <LCD_Write_Data+0x1c>)
 8000d10:	88fb      	ldrh	r3, [r7, #6]
 8000d12:	8013      	strh	r3, [r2, #0]
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	60020000 	.word	0x60020000

08000d24 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000d28:	20cf      	movs	r0, #207	; 0xcf
 8000d2a:	f7ff ffdd 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff ffe8 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8000d34:	2081      	movs	r0, #129	; 0x81
 8000d36:	f7ff ffe5 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8000d3a:	2030      	movs	r0, #48	; 0x30
 8000d3c:	f7ff ffe2 	bl	8000d04 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000d40:	20ed      	movs	r0, #237	; 0xed
 8000d42:	f7ff ffd1 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8000d46:	2064      	movs	r0, #100	; 0x64
 8000d48:	f7ff ffdc 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f7ff ffd9 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8000d52:	2012      	movs	r0, #18
 8000d54:	f7ff ffd6 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8000d58:	2081      	movs	r0, #129	; 0x81
 8000d5a:	f7ff ffd3 	bl	8000d04 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000d5e:	20e8      	movs	r0, #232	; 0xe8
 8000d60:	f7ff ffc2 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8000d64:	2085      	movs	r0, #133	; 0x85
 8000d66:	f7ff ffcd 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000d6a:	2010      	movs	r0, #16
 8000d6c:	f7ff ffca 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000d70:	2078      	movs	r0, #120	; 0x78
 8000d72:	f7ff ffc7 	bl	8000d04 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8000d76:	20cb      	movs	r0, #203	; 0xcb
 8000d78:	f7ff ffb6 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000d7c:	2039      	movs	r0, #57	; 0x39
 8000d7e:	f7ff ffc1 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8000d82:	202c      	movs	r0, #44	; 0x2c
 8000d84:	f7ff ffbe 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff ffbb 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000d8e:	2034      	movs	r0, #52	; 0x34
 8000d90:	f7ff ffb8 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8000d94:	2002      	movs	r0, #2
 8000d96:	f7ff ffb5 	bl	8000d04 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000d9a:	20f7      	movs	r0, #247	; 0xf7
 8000d9c:	f7ff ffa4 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000da0:	2020      	movs	r0, #32
 8000da2:	f7ff ffaf 	bl	8000d04 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8000da6:	20ea      	movs	r0, #234	; 0xea
 8000da8:	f7ff ff9e 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000dac:	2000      	movs	r0, #0
 8000dae:	f7ff ffa9 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000db2:	2000      	movs	r0, #0
 8000db4:	f7ff ffa6 	bl	8000d04 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000db8:	20b1      	movs	r0, #177	; 0xb1
 8000dba:	f7ff ff95 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f7ff ffa0 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000dc4:	201b      	movs	r0, #27
 8000dc6:	f7ff ff9d 	bl	8000d04 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000dca:	20b6      	movs	r0, #182	; 0xb6
 8000dcc:	f7ff ff8c 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f7ff ff97 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8000dd6:	20a2      	movs	r0, #162	; 0xa2
 8000dd8:	f7ff ff94 	bl	8000d04 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000ddc:	20c0      	movs	r0, #192	; 0xc0
 8000dde:	f7ff ff83 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 8000de2:	2035      	movs	r0, #53	; 0x35
 8000de4:	f7ff ff8e 	bl	8000d04 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000de8:	20c1      	movs	r0, #193	; 0xc1
 8000dea:	f7ff ff7d 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8000dee:	2011      	movs	r0, #17
 8000df0:	f7ff ff88 	bl	8000d04 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000df4:	20c5      	movs	r0, #197	; 0xc5
 8000df6:	f7ff ff77 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8000dfa:	2045      	movs	r0, #69	; 0x45
 8000dfc:	f7ff ff82 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8000e00:	2045      	movs	r0, #69	; 0x45
 8000e02:	f7ff ff7f 	bl	8000d04 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8000e06:	20c7      	movs	r0, #199	; 0xc7
 8000e08:	f7ff ff6e 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8000e0c:	20a2      	movs	r0, #162	; 0xa2
 8000e0e:	f7ff ff79 	bl	8000d04 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000e12:	20f2      	movs	r0, #242	; 0xf2
 8000e14:	f7ff ff68 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f7ff ff73 	bl	8000d04 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000e1e:	2026      	movs	r0, #38	; 0x26
 8000e20:	f7ff ff62 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8000e24:	2001      	movs	r0, #1
 8000e26:	f7ff ff6d 	bl	8000d04 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000e2a:	20e0      	movs	r0, #224	; 0xe0
 8000e2c:	f7ff ff5c 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8000e30:	200f      	movs	r0, #15
 8000e32:	f7ff ff67 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8000e36:	2026      	movs	r0, #38	; 0x26
 8000e38:	f7ff ff64 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8000e3c:	2024      	movs	r0, #36	; 0x24
 8000e3e:	f7ff ff61 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8000e42:	200b      	movs	r0, #11
 8000e44:	f7ff ff5e 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8000e48:	200e      	movs	r0, #14
 8000e4a:	f7ff ff5b 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000e4e:	2009      	movs	r0, #9
 8000e50:	f7ff ff58 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8000e54:	2054      	movs	r0, #84	; 0x54
 8000e56:	f7ff ff55 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8000e5a:	20a8      	movs	r0, #168	; 0xa8
 8000e5c:	f7ff ff52 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8000e60:	2046      	movs	r0, #70	; 0x46
 8000e62:	f7ff ff4f 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8000e66:	200c      	movs	r0, #12
 8000e68:	f7ff ff4c 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8000e6c:	2017      	movs	r0, #23
 8000e6e:	f7ff ff49 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000e72:	2009      	movs	r0, #9
 8000e74:	f7ff ff46 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000e78:	200f      	movs	r0, #15
 8000e7a:	f7ff ff43 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000e7e:	2007      	movs	r0, #7
 8000e80:	f7ff ff40 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e84:	2000      	movs	r0, #0
 8000e86:	f7ff ff3d 	bl	8000d04 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000e8a:	20e1      	movs	r0, #225	; 0xe1
 8000e8c:	f7ff ff2c 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e90:	2000      	movs	r0, #0
 8000e92:	f7ff ff37 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8000e96:	2019      	movs	r0, #25
 8000e98:	f7ff ff34 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000e9c:	201b      	movs	r0, #27
 8000e9e:	f7ff ff31 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8000ea2:	2004      	movs	r0, #4
 8000ea4:	f7ff ff2e 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000ea8:	2010      	movs	r0, #16
 8000eaa:	f7ff ff2b 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000eae:	2007      	movs	r0, #7
 8000eb0:	f7ff ff28 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8000eb4:	202a      	movs	r0, #42	; 0x2a
 8000eb6:	f7ff ff25 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8000eba:	2047      	movs	r0, #71	; 0x47
 8000ebc:	f7ff ff22 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8000ec0:	2039      	movs	r0, #57	; 0x39
 8000ec2:	f7ff ff1f 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000ec6:	2003      	movs	r0, #3
 8000ec8:	f7ff ff1c 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000ecc:	2006      	movs	r0, #6
 8000ece:	f7ff ff19 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000ed2:	2006      	movs	r0, #6
 8000ed4:	f7ff ff16 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8000ed8:	2030      	movs	r0, #48	; 0x30
 8000eda:	f7ff ff13 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8000ede:	2038      	movs	r0, #56	; 0x38
 8000ee0:	f7ff ff10 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000ee4:	200f      	movs	r0, #15
 8000ee6:	f7ff ff0d 	bl	8000d04 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8000eea:	2036      	movs	r0, #54	; 0x36
 8000eec:	f7ff fefc 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 8000ef0:	20c8      	movs	r0, #200	; 0xc8
 8000ef2:	f7ff ff07 	bl	8000d04 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8000ef6:	202a      	movs	r0, #42	; 0x2a
 8000ef8:	f7ff fef6 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000efc:	2000      	movs	r0, #0
 8000efe:	f7ff ff01 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f02:	2000      	movs	r0, #0
 8000f04:	f7ff fefe 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f08:	2000      	movs	r0, #0
 8000f0a:	f7ff fefb 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8000f0e:	20ef      	movs	r0, #239	; 0xef
 8000f10:	f7ff fef8 	bl	8000d04 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000f14:	202b      	movs	r0, #43	; 0x2b
 8000f16:	f7ff fee7 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff fef2 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f20:	2000      	movs	r0, #0
 8000f22:	f7ff feef 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8000f26:	2001      	movs	r0, #1
 8000f28:	f7ff feec 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8000f2c:	203f      	movs	r0, #63	; 0x3f
 8000f2e:	f7ff fee9 	bl	8000d04 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8000f32:	203a      	movs	r0, #58	; 0x3a
 8000f34:	f7ff fed8 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8000f38:	2055      	movs	r0, #85	; 0x55
 8000f3a:	f7ff fee3 	bl	8000d04 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8000f3e:	2011      	movs	r0, #17
 8000f40:	f7ff fed2 	bl	8000ce8 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <LCD_REG_Config+0x230>)
 8000f46:	f7ff fe72 	bl	8000c2e <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8000f4a:	2029      	movs	r0, #41	; 0x29
 8000f4c:	f7ff fecc 	bl	8000ce8 <LCD_Write_Cmd>
	
	
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	0002bffc 	.word	0x0002bffc

08000f58 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8000f58:	b590      	push	{r4, r7, lr}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4604      	mov	r4, r0
 8000f60:	4608      	mov	r0, r1
 8000f62:	4611      	mov	r1, r2
 8000f64:	461a      	mov	r2, r3
 8000f66:	4623      	mov	r3, r4
 8000f68:	80fb      	strh	r3, [r7, #6]
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	80bb      	strh	r3, [r7, #4]
 8000f6e:	460b      	mov	r3, r1
 8000f70:	807b      	strh	r3, [r7, #2]
 8000f72:	4613      	mov	r3, r2
 8000f74:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8000f76:	202a      	movs	r0, #42	; 0x2a
 8000f78:	f7ff feb6 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	0a1b      	lsrs	r3, r3, #8
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff febe 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff feb8 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8000f94:	88fa      	ldrh	r2, [r7, #6]
 8000f96:	887b      	ldrh	r3, [r7, #2]
 8000f98:	4413      	add	r3, r2
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	121b      	asrs	r3, r3, #8
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff feaf 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8000fa6:	88fa      	ldrh	r2, [r7, #6]
 8000fa8:	887b      	ldrh	r3, [r7, #2]
 8000faa:	4413      	add	r3, r2
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fea4 	bl	8000d04 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8000fbc:	202b      	movs	r0, #43	; 0x2b
 8000fbe:	f7ff fe93 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 8000fc2:	88bb      	ldrh	r3, [r7, #4]
 8000fc4:	0a1b      	lsrs	r3, r3, #8
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fe9b 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 8000fce:	88bb      	ldrh	r3, [r7, #4]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fe95 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8000fda:	88ba      	ldrh	r2, [r7, #4]
 8000fdc:	883b      	ldrh	r3, [r7, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	121b      	asrs	r3, r3, #8
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fe8c 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8000fec:	88ba      	ldrh	r2, [r7, #4]
 8000fee:	883b      	ldrh	r3, [r7, #0]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fe81 	bl	8000d04 <LCD_Write_Data>
	
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bd90      	pop	{r4, r7, pc}

0800100a <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b084      	sub	sp, #16
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	460b      	mov	r3, r1
 8001014:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 800101a:	202c      	movs	r0, #44	; 0x2c
 800101c:	f7ff fe64 	bl	8000ce8 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	e006      	b.n	8001034 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8001026:	887b      	ldrh	r3, [r7, #2]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fe6b 	bl	8000d04 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	3301      	adds	r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	429a      	cmp	r2, r3
 800103a:	d3f4      	bcc.n	8001026 <LCD_FillColor+0x1c>
		
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8001046:	b590      	push	{r4, r7, lr}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	4604      	mov	r4, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4611      	mov	r1, r2
 8001052:	461a      	mov	r2, r3
 8001054:	4623      	mov	r3, r4
 8001056:	80fb      	strh	r3, [r7, #6]
 8001058:	4603      	mov	r3, r0
 800105a:	80bb      	strh	r3, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	807b      	strh	r3, [r7, #2]
 8001060:	4613      	mov	r3, r2
 8001062:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8001064:	883b      	ldrh	r3, [r7, #0]
 8001066:	887a      	ldrh	r2, [r7, #2]
 8001068:	88b9      	ldrh	r1, [r7, #4]
 800106a:	88f8      	ldrh	r0, [r7, #6]
 800106c:	f7ff ff74 	bl	8000f58 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001070:	887b      	ldrh	r3, [r7, #2]
 8001072:	883a      	ldrh	r2, [r7, #0]
 8001074:	fb02 f303 	mul.w	r3, r2, r3
 8001078:	461a      	mov	r2, r3
 800107a:	8b3b      	ldrh	r3, [r7, #24]
 800107c:	4619      	mov	r1, r3
 800107e:	4610      	mov	r0, r2
 8001080:	f7ff ffc3 	bl	800100a <LCD_FillColor>
	
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bd90      	pop	{r4, r7, pc}

0800108c <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, uint8_t cChar )
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
 8001096:	460b      	mov	r3, r1
 8001098:	80bb      	strh	r3, [r7, #4]
 800109a:	4613      	mov	r3, r2
 800109c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 800109e:	78fb      	ldrb	r3, [r7, #3]
 80010a0:	3b20      	subs	r3, #32
 80010a2:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80010a4:	88b9      	ldrh	r1, [r7, #4]
 80010a6:	88f8      	ldrh	r0, [r7, #6]
 80010a8:	2310      	movs	r3, #16
 80010aa:	2208      	movs	r2, #8
 80010ac:	f7ff ff54 	bl	8000f58 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80010b0:	202c      	movs	r0, #44	; 0x2c
 80010b2:	f7ff fe19 	bl	8000ce8 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80010b6:	2300      	movs	r3, #0
 80010b8:	73bb      	strb	r3, [r7, #14]
 80010ba:	e023      	b.n	8001104 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80010bc:	7b3a      	ldrb	r2, [r7, #12]
 80010be:	7bbb      	ldrb	r3, [r7, #14]
 80010c0:	4914      	ldr	r1, [pc, #80]	; (8001114 <LCD_DrawChar+0x88>)
 80010c2:	0112      	lsls	r2, r2, #4
 80010c4:	440a      	add	r2, r1
 80010c6:	4413      	add	r3, r2
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80010cc:	2300      	movs	r3, #0
 80010ce:	737b      	strb	r3, [r7, #13]
 80010d0:	e012      	b.n	80010f8 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d003      	beq.n	80010e4 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 80010dc:	201f      	movs	r0, #31
 80010de:	f7ff fe11 	bl	8000d04 <LCD_Write_Data>
 80010e2:	e003      	b.n	80010ec <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 80010e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010e8:	f7ff fe0c 	bl	8000d04 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	085b      	lsrs	r3, r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80010f2:	7b7b      	ldrb	r3, [r7, #13]
 80010f4:	3301      	adds	r3, #1
 80010f6:	737b      	strb	r3, [r7, #13]
 80010f8:	7b7b      	ldrb	r3, [r7, #13]
 80010fa:	2b07      	cmp	r3, #7
 80010fc:	d9e9      	bls.n	80010d2 <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80010fe:	7bbb      	ldrb	r3, [r7, #14]
 8001100:	3301      	adds	r3, #1
 8001102:	73bb      	strb	r3, [r7, #14]
 8001104:	7bbb      	ldrb	r3, [r7, #14]
 8001106:	2b0f      	cmp	r3, #15
 8001108:	d9d8      	bls.n	80010bc <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 800110a:	bf00      	nop
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	080067e4 	.word	0x080067e4

08001118 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, uint8_t * pStr )
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	603a      	str	r2, [r7, #0]
 8001122:	80fb      	strh	r3, [r7, #6]
 8001124:	460b      	mov	r3, r1
 8001126:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001128:	e01c      	b.n	8001164 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	2be8      	cmp	r3, #232	; 0xe8
 800112e:	d904      	bls.n	800113a <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001130:	2300      	movs	r3, #0
 8001132:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001134:	88bb      	ldrh	r3, [r7, #4]
 8001136:	3310      	adds	r3, #16
 8001138:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 800113a:	88bb      	ldrh	r3, [r7, #4]
 800113c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001140:	d903      	bls.n	800114a <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001142:	2300      	movs	r3, #0
 8001144:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001146:	2300      	movs	r3, #0
 8001148:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	781a      	ldrb	r2, [r3, #0]
 800114e:	88b9      	ldrh	r1, [r7, #4]
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff9a 	bl	800108c <LCD_DrawChar>
		
		pStr ++;
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	3301      	adds	r3, #1
 800115c:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800115e:	88fb      	ldrh	r3, [r7, #6]
 8001160:	3308      	adds	r3, #8
 8001162:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1de      	bne.n	800112a <LCD_DrawString+0x12>
		
	}
	
}
 800116c:	bf00      	nop
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <LCD_Cam_Gram>:
	 */
	
}

void LCD_Cam_Gram()
{
 8001176:	b580      	push	{r7, lr}
 8001178:	af00      	add	r7, sp, #0
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 800117a:	2036      	movs	r0, #54	; 0x36
 800117c:	f7ff fdb4 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x68 );    
 8001180:	2068      	movs	r0, #104	; 0x68
 8001182:	f7ff fdbf 	bl	8000d04 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8001186:	202a      	movs	r0, #42	; 0x2a
 8001188:	f7ff fdae 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800118c:	2000      	movs	r0, #0
 800118e:	f7ff fdb9 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001192:	2000      	movs	r0, #0
 8001194:	f7ff fdb6 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8001198:	2001      	movs	r0, #1
 800119a:	f7ff fdb3 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 800119e:	203f      	movs	r0, #63	; 0x3f
 80011a0:	f7ff fdb0 	bl	8000d04 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 80011a4:	202b      	movs	r0, #43	; 0x2b
 80011a6:	f7ff fd9f 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff fdaa 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80011b0:	2000      	movs	r0, #0
 80011b2:	f7ff fda7 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff fda4 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80011bc:	20ef      	movs	r0, #239	; 0xef
 80011be:	f7ff fda1 	bl	8000d04 <LCD_Write_Data>
	
	LCD_Write_Cmd ( 0x2C );
 80011c2:	202c      	movs	r0, #44	; 0x2c
 80011c4:	f7ff fd90 	bl	8000ce8 <LCD_Write_Cmd>

}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	b08b      	sub	sp, #44	; 0x2c
 80011d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d2:	f001 f8d5 	bl	8002380 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d6:	f000 fa77 	bl	80016c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011da:	f000 fbe7 	bl	80019ac <MX_GPIO_Init>
  MX_FSMC_Init();
 80011de:	f000 fd05 	bl	8001bec <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80011e2:	f000 fbb9 	bl	8001958 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80011e6:	f000 faf1 	bl	80017cc <MX_TIM3_Init>
  MX_TIM4_Init();
 80011ea:	f000 fb3b 	bl	8001864 <MX_TIM4_Init>
  MX_SPI1_Init();
 80011ee:	f000 fab7 	bl	8001760 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f2:	2100      	movs	r1, #0
 80011f4:	487e      	ldr	r0, [pc, #504]	; (80013f0 <main+0x224>)
 80011f6:	f002 fe11 	bl	8003e1c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80011fa:	2100      	movs	r1, #0
 80011fc:	487d      	ldr	r0, [pc, #500]	; (80013f4 <main+0x228>)
 80011fe:	f002 fe0d 	bl	8003e1c <HAL_TIM_PWM_Start>

	LCD_INIT();
 8001202:	f7ff fd25 	bl	8000c50 <LCD_INIT>

	LCD_Clear (50, 80, 140, 70, RED);
 8001206:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	2346      	movs	r3, #70	; 0x46
 800120e:	228c      	movs	r2, #140	; 0x8c
 8001210:	2150      	movs	r1, #80	; 0x50
 8001212:	2032      	movs	r0, #50	; 0x32
 8001214:	f7ff ff17 	bl	8001046 <LCD_Clear>
	LCD_DrawString(75, 100, (uint8_t *)"CAMERA DEMOV4");
 8001218:	4a77      	ldr	r2, [pc, #476]	; (80013f8 <main+0x22c>)
 800121a:	2164      	movs	r1, #100	; 0x64
 800121c:	204b      	movs	r0, #75	; 0x4b
 800121e:	f7ff ff7b 	bl	8001118 <LCD_DrawString>
	HAL_Delay(1000);
 8001222:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001226:	f001 f90d 	bl	8002444 <HAL_Delay>


	  // Ensure CS pin is HIGH (idle) before initialization
	  HAL_GPIO_WritePin(GPIOA, CS_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	2110      	movs	r1, #16
 800122e:	4873      	ldr	r0, [pc, #460]	; (80013fc <main+0x230>)
 8001230:	f001 fbe5 	bl	80029fe <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8001234:	200a      	movs	r0, #10
 8001236:	f001 f905 	bl	8002444 <HAL_Delay>
	  
	  MFRC522_Init(&rfID);
 800123a:	4871      	ldr	r0, [pc, #452]	; (8001400 <main+0x234>)
 800123c:	f7fe fff2 	bl	8000224 <MFRC522_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(Ov7725_Init() != SUCCESS);
 8001240:	bf00      	nop
 8001242:	f7ff facd 	bl	80007e0 <Ov7725_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b01      	cmp	r3, #1
 800124a:	d1fa      	bne.n	8001242 <main+0x76>

  
	Ov7725_vsync = 0;
 800124c:	4b6d      	ldr	r3, [pc, #436]	; (8001404 <main+0x238>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
	
  while (1)
  {
	  // Check if door should auto-close after 3 seconds
	  if (door_open == 1) {
 8001252:	4b6d      	ldr	r3, [pc, #436]	; (8001408 <main+0x23c>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d11a      	bne.n	8001290 <main+0xc4>
		  if ((HAL_GetTick() - door_open_time) >= 3000) {
 800125a:	f001 f8e9 	bl	8002430 <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	4b6a      	ldr	r3, [pc, #424]	; (800140c <main+0x240>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800126a:	4293      	cmp	r3, r2
 800126c:	d910      	bls.n	8001290 <main+0xc4>
			  // 3 seconds have passed, close the door
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800126e:	2201      	movs	r2, #1
 8001270:	2101      	movs	r1, #1
 8001272:	4867      	ldr	r0, [pc, #412]	; (8001410 <main+0x244>)
 8001274:	f001 fbc3 	bl	80029fe <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001278:	2201      	movs	r2, #1
 800127a:	2120      	movs	r1, #32
 800127c:	4864      	ldr	r0, [pc, #400]	; (8001410 <main+0x244>)
 800127e:	f001 fbbe 	bl	80029fe <HAL_GPIO_WritePin>
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 8001282:	4b5c      	ldr	r3, [pc, #368]	; (80013f4 <main+0x228>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	229f      	movs	r2, #159	; 0x9f
 8001288:	635a      	str	r2, [r3, #52]	; 0x34
			  door_open = 0; // Reset door state
 800128a:	4b5f      	ldr	r3, [pc, #380]	; (8001408 <main+0x23c>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  
	  // Non-blocking RFID Card Detection (check every 200ms)
	  if ((HAL_GetTick() - last_rfid_check) >= 200) {
 8001290:	f001 f8ce 	bl	8002430 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	4b5f      	ldr	r3, [pc, #380]	; (8001414 <main+0x248>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2bc7      	cmp	r3, #199	; 0xc7
 800129e:	f240 80f4 	bls.w	800148a <main+0x2be>
		  last_rfid_check = HAL_GetTick();
 80012a2:	f001 f8c5 	bl	8002430 <HAL_GetTick>
 80012a6:	4603      	mov	r3, r0
 80012a8:	4a5a      	ldr	r2, [pc, #360]	; (8001414 <main+0x248>)
 80012aa:	6013      	str	r3, [r2, #0]
		  
		  uint8_t atqa[2]; // Local variable for card detection
		  
		  if (rfid_state == 0) {
 80012ac:	4b5a      	ldr	r3, [pc, #360]	; (8001418 <main+0x24c>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f040 80bf 	bne.w	8001434 <main+0x268>
			  // Waiting for card - check if one is present
			  if (MFRC522_RequestA(&rfID, atqa) == STATUS_OK) {
 80012b6:	f107 031c 	add.w	r3, r7, #28
 80012ba:	4619      	mov	r1, r3
 80012bc:	4850      	ldr	r0, [pc, #320]	; (8001400 <main+0x234>)
 80012be:	f7ff f900 	bl	80004c2 <MFRC522_RequestA>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f040 80e0 	bne.w	800148a <main+0x2be>
				  // Card detected, read UID
				  if (MFRC522_ReadUid(&rfID, uid) == STATUS_OK) {
 80012ca:	4954      	ldr	r1, [pc, #336]	; (800141c <main+0x250>)
 80012cc:	484c      	ldr	r0, [pc, #304]	; (8001400 <main+0x234>)
 80012ce:	f7ff fa60 	bl	8000792 <MFRC522_ReadUid>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f040 80d8 	bne.w	800148a <main+0x2be>
					  // Display UID on LCD with label
					  uint8_t uid_str[25];
					  sprintf((char *)uid_str, "UID: %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3]);
 80012da:	4b50      	ldr	r3, [pc, #320]	; (800141c <main+0x250>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4619      	mov	r1, r3
 80012e0:	4b4e      	ldr	r3, [pc, #312]	; (800141c <main+0x250>)
 80012e2:	785b      	ldrb	r3, [r3, #1]
 80012e4:	461c      	mov	r4, r3
 80012e6:	4b4d      	ldr	r3, [pc, #308]	; (800141c <main+0x250>)
 80012e8:	789b      	ldrb	r3, [r3, #2]
 80012ea:	461a      	mov	r2, r3
 80012ec:	4b4b      	ldr	r3, [pc, #300]	; (800141c <main+0x250>)
 80012ee:	78db      	ldrb	r3, [r3, #3]
 80012f0:	4638      	mov	r0, r7
 80012f2:	9301      	str	r3, [sp, #4]
 80012f4:	9200      	str	r2, [sp, #0]
 80012f6:	4623      	mov	r3, r4
 80012f8:	460a      	mov	r2, r1
 80012fa:	4949      	ldr	r1, [pc, #292]	; (8001420 <main+0x254>)
 80012fc:	f004 f822 	bl	8005344 <siprintf>
					  uid_str[24] = '\0'; // Ensure null termination
 8001300:	2300      	movs	r3, #0
 8001302:	763b      	strb	r3, [r7, #24]
					  LCD_DrawString(50, 50, uid_str);
 8001304:	463b      	mov	r3, r7
 8001306:	461a      	mov	r2, r3
 8001308:	2132      	movs	r1, #50	; 0x32
 800130a:	2032      	movs	r0, #50	; 0x32
 800130c:	f7ff ff04 	bl	8001118 <LCD_DrawString>

					  // Match the ID to 50 65 92 61 (User A)
					  if (uid[0] == 0x50 && uid[1] == 0x65 && uid[2] == 0x92 && uid[3] == 0x61) {
 8001310:	4b42      	ldr	r3, [pc, #264]	; (800141c <main+0x250>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b50      	cmp	r3, #80	; 0x50
 8001316:	d127      	bne.n	8001368 <main+0x19c>
 8001318:	4b40      	ldr	r3, [pc, #256]	; (800141c <main+0x250>)
 800131a:	785b      	ldrb	r3, [r3, #1]
 800131c:	2b65      	cmp	r3, #101	; 0x65
 800131e:	d123      	bne.n	8001368 <main+0x19c>
 8001320:	4b3e      	ldr	r3, [pc, #248]	; (800141c <main+0x250>)
 8001322:	789b      	ldrb	r3, [r3, #2]
 8001324:	2b92      	cmp	r3, #146	; 0x92
 8001326:	d11f      	bne.n	8001368 <main+0x19c>
 8001328:	4b3c      	ldr	r3, [pc, #240]	; (800141c <main+0x250>)
 800132a:	78db      	ldrb	r3, [r3, #3]
 800132c:	2b61      	cmp	r3, #97	; 0x61
 800132e:	d11b      	bne.n	8001368 <main+0x19c>
						  // Authorized user - open the door and display welcome message
						  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	2101      	movs	r1, #1
 8001334:	4836      	ldr	r0, [pc, #216]	; (8001410 <main+0x244>)
 8001336:	f001 fb62 	bl	80029fe <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 800133a:	4b2e      	ldr	r3, [pc, #184]	; (80013f4 <main+0x228>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	224f      	movs	r2, #79	; 0x4f
 8001340:	635a      	str	r2, [r3, #52]	; 0x34
						  LCD_DrawString(8, 100, "                            ");
 8001342:	4a38      	ldr	r2, [pc, #224]	; (8001424 <main+0x258>)
 8001344:	2164      	movs	r1, #100	; 0x64
 8001346:	2008      	movs	r0, #8
 8001348:	f7ff fee6 	bl	8001118 <LCD_DrawString>
						  LCD_DrawString(8, 100, "Welcome User A");
 800134c:	4a36      	ldr	r2, [pc, #216]	; (8001428 <main+0x25c>)
 800134e:	2164      	movs	r1, #100	; 0x64
 8001350:	2008      	movs	r0, #8
 8001352:	f7ff fee1 	bl	8001118 <LCD_DrawString>
						  door_open = 1; // Set door_open state to on
 8001356:	4b2c      	ldr	r3, [pc, #176]	; (8001408 <main+0x23c>)
 8001358:	2201      	movs	r2, #1
 800135a:	701a      	strb	r2, [r3, #0]
						  door_open_time = HAL_GetTick(); // Record when door was opened
 800135c:	f001 f868 	bl	8002430 <HAL_GetTick>
 8001360:	4603      	mov	r3, r0
 8001362:	4a2a      	ldr	r2, [pc, #168]	; (800140c <main+0x240>)
 8001364:	6013      	str	r3, [r2, #0]
 8001366:	e03e      	b.n	80013e6 <main+0x21a>
					  }   else if (uid[0] == 0x50 && uid[1] == 0x78 && uid[2] == 0xCD && uid[3] == 0x61) {
 8001368:	4b2c      	ldr	r3, [pc, #176]	; (800141c <main+0x250>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b50      	cmp	r3, #80	; 0x50
 800136e:	d127      	bne.n	80013c0 <main+0x1f4>
 8001370:	4b2a      	ldr	r3, [pc, #168]	; (800141c <main+0x250>)
 8001372:	785b      	ldrb	r3, [r3, #1]
 8001374:	2b78      	cmp	r3, #120	; 0x78
 8001376:	d123      	bne.n	80013c0 <main+0x1f4>
 8001378:	4b28      	ldr	r3, [pc, #160]	; (800141c <main+0x250>)
 800137a:	789b      	ldrb	r3, [r3, #2]
 800137c:	2bcd      	cmp	r3, #205	; 0xcd
 800137e:	d11f      	bne.n	80013c0 <main+0x1f4>
 8001380:	4b26      	ldr	r3, [pc, #152]	; (800141c <main+0x250>)
 8001382:	78db      	ldrb	r3, [r3, #3]
 8001384:	2b61      	cmp	r3, #97	; 0x61
 8001386:	d11b      	bne.n	80013c0 <main+0x1f4>
						  // Authorized user - open the door and display welcome message
						  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	2101      	movs	r1, #1
 800138c:	4820      	ldr	r0, [pc, #128]	; (8001410 <main+0x244>)
 800138e:	f001 fb36 	bl	80029fe <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 8001392:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <main+0x228>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	224f      	movs	r2, #79	; 0x4f
 8001398:	635a      	str	r2, [r3, #52]	; 0x34
						  LCD_DrawString(8, 100, "                            ");
 800139a:	4a22      	ldr	r2, [pc, #136]	; (8001424 <main+0x258>)
 800139c:	2164      	movs	r1, #100	; 0x64
 800139e:	2008      	movs	r0, #8
 80013a0:	f7ff feba 	bl	8001118 <LCD_DrawString>
						  LCD_DrawString(8, 100, "Welcome User B");
 80013a4:	4a21      	ldr	r2, [pc, #132]	; (800142c <main+0x260>)
 80013a6:	2164      	movs	r1, #100	; 0x64
 80013a8:	2008      	movs	r0, #8
 80013aa:	f7ff feb5 	bl	8001118 <LCD_DrawString>
						  door_open = 1; // Set door_open state to on
 80013ae:	4b16      	ldr	r3, [pc, #88]	; (8001408 <main+0x23c>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	701a      	strb	r2, [r3, #0]
						  door_open_time = HAL_GetTick(); // Record when door was opened
 80013b4:	f001 f83c 	bl	8002430 <HAL_GetTick>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a14      	ldr	r2, [pc, #80]	; (800140c <main+0x240>)
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	e012      	b.n	80013e6 <main+0x21a>



					  else {
						  // Not authorized - keep door closed and display message
						  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2120      	movs	r1, #32
 80013c4:	4812      	ldr	r0, [pc, #72]	; (8001410 <main+0x244>)
 80013c6:	f001 fb1a 	bl	80029fe <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <main+0x228>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	229f      	movs	r2, #159	; 0x9f
 80013d0:	635a      	str	r2, [r3, #52]	; 0x34
						  LCD_DrawString(8, 100, "                            ");
 80013d2:	4a14      	ldr	r2, [pc, #80]	; (8001424 <main+0x258>)
 80013d4:	2164      	movs	r1, #100	; 0x64
 80013d6:	2008      	movs	r0, #8
 80013d8:	f7ff fe9e 	bl	8001118 <LCD_DrawString>
						  LCD_DrawString(8, 100, "Not authorized");
 80013dc:	4a14      	ldr	r2, [pc, #80]	; (8001430 <main+0x264>)
 80013de:	2164      	movs	r1, #100	; 0x64
 80013e0:	2008      	movs	r0, #8
 80013e2:	f7ff fe99 	bl	8001118 <LCD_DrawString>
					  }
					  
					  rfid_state = 1; // Move to waiting for removal state
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <main+0x24c>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e04d      	b.n	800148a <main+0x2be>
 80013ee:	bf00      	nop
 80013f0:	20000194 	.word	0x20000194
 80013f4:	200001d4 	.word	0x200001d4
 80013f8:	08006718 	.word	0x08006718
 80013fc:	40010800 	.word	0x40010800
 8001400:	2000009c 	.word	0x2000009c
 8001404:	200002b0 	.word	0x200002b0
 8001408:	200002a8 	.word	0x200002a8
 800140c:	200002ac 	.word	0x200002ac
 8001410:	40010c00 	.word	0x40010c00
 8001414:	200002a4 	.word	0x200002a4
 8001418:	200002a0 	.word	0x200002a0
 800141c:	2000029c 	.word	0x2000029c
 8001420:	08006728 	.word	0x08006728
 8001424:	08006744 	.word	0x08006744
 8001428:	08006764 	.word	0x08006764
 800142c:	08006774 	.word	0x08006774
 8001430:	08006784 	.word	0x08006784
				  }
			  }
		  }
		  else if (rfid_state == 1) {
 8001434:	4b92      	ldr	r3, [pc, #584]	; (8001680 <main+0x4b4>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d126      	bne.n	800148a <main+0x2be>
			  // Card detected - check if it's been removed
			  if (MFRC522_RequestA(&rfID, atqa) != STATUS_OK) {
 800143c:	f107 031c 	add.w	r3, r7, #28
 8001440:	4619      	mov	r1, r3
 8001442:	4890      	ldr	r0, [pc, #576]	; (8001684 <main+0x4b8>)
 8001444:	f7ff f83d 	bl	80004c2 <MFRC522_RequestA>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d01d      	beq.n	800148a <main+0x2be>
				  // Card removed, clear display and reset state
				  LCD_DrawString(50, 50, (uint8_t *)"                "); // Clear UID display
 800144e:	4a8e      	ldr	r2, [pc, #568]	; (8001688 <main+0x4bc>)
 8001450:	2132      	movs	r1, #50	; 0x32
 8001452:	2032      	movs	r0, #50	; 0x32
 8001454:	f7ff fe60 	bl	8001118 <LCD_DrawString>
				  LCD_DrawString(8, 100, "                            "); // Clear message
 8001458:	4a8c      	ldr	r2, [pc, #560]	; (800168c <main+0x4c0>)
 800145a:	2164      	movs	r1, #100	; 0x64
 800145c:	2008      	movs	r0, #8
 800145e:	f7ff fe5b 	bl	8001118 <LCD_DrawString>
				  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 8001462:	4b8b      	ldr	r3, [pc, #556]	; (8001690 <main+0x4c4>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	229f      	movs	r2, #159	; 0x9f
 8001468:	635a      	str	r2, [r3, #52]	; 0x34
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800146a:	2201      	movs	r2, #1
 800146c:	2101      	movs	r1, #1
 800146e:	4889      	ldr	r0, [pc, #548]	; (8001694 <main+0x4c8>)
 8001470:	f001 fac5 	bl	80029fe <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001474:	2201      	movs	r2, #1
 8001476:	2120      	movs	r1, #32
 8001478:	4886      	ldr	r0, [pc, #536]	; (8001694 <main+0x4c8>)
 800147a:	f001 fac0 	bl	80029fe <HAL_GPIO_WritePin>
				  door_open = 0; // Reset door state when card is removed
 800147e:	4b86      	ldr	r3, [pc, #536]	; (8001698 <main+0x4cc>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
				  rfid_state = 0; // Back to waiting for card
 8001484:	4b7e      	ldr	r3, [pc, #504]	; (8001680 <main+0x4b4>)
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
			  }
		  }
	  }

		// Check for UART data from computer (V: User A, C: User B, N: Refuse, X: close)
		if (HAL_UART_Receive(&huart1, rx_buff, 1, 100) == HAL_OK) {
 800148a:	2364      	movs	r3, #100	; 0x64
 800148c:	2201      	movs	r2, #1
 800148e:	4983      	ldr	r1, [pc, #524]	; (800169c <main+0x4d0>)
 8001490:	4883      	ldr	r0, [pc, #524]	; (80016a0 <main+0x4d4>)
 8001492:	f003 fba3 	bl	8004bdc <HAL_UART_Receive>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d12e      	bne.n	80014fa <main+0x32e>
			if (rx_buff[0] == 'X') {
 800149c:	4b7f      	ldr	r3, [pc, #508]	; (800169c <main+0x4d0>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b58      	cmp	r3, #88	; 0x58
 80014a2:	d110      	bne.n	80014c6 <main+0x2fa>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	2120      	movs	r1, #32
 80014a8:	487a      	ldr	r0, [pc, #488]	; (8001694 <main+0x4c8>)
 80014aa:	f001 faa8 	bl	80029fe <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	2101      	movs	r1, #1
 80014b2:	4878      	ldr	r0, [pc, #480]	; (8001694 <main+0x4c8>)
 80014b4:	f001 faa3 	bl	80029fe <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 80014b8:	4b75      	ldr	r3, [pc, #468]	; (8001690 <main+0x4c4>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	229f      	movs	r2, #159	; 0x9f
 80014be:	635a      	str	r2, [r3, #52]	; 0x34
				door_open = 0; // Reset door state when manually closed
 80014c0:	4b75      	ldr	r3, [pc, #468]	; (8001698 <main+0x4cc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
			}
			if (rx_buff[0] == 'A') {
 80014c6:	4b75      	ldr	r3, [pc, #468]	; (800169c <main+0x4d0>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b41      	cmp	r3, #65	; 0x41
 80014cc:	d115      	bne.n	80014fa <main+0x32e>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2101      	movs	r1, #1
 80014d2:	4870      	ldr	r0, [pc, #448]	; (8001694 <main+0x4c8>)
 80014d4:	f001 fa93 	bl	80029fe <HAL_GPIO_WritePin>
  				door_open = 1;
 80014d8:	4b6f      	ldr	r3, [pc, #444]	; (8001698 <main+0x4cc>)
 80014da:	2201      	movs	r2, #1
 80014dc:	701a      	strb	r2, [r3, #0]
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 80014de:	4b6c      	ldr	r3, [pc, #432]	; (8001690 <main+0x4c4>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	224f      	movs	r2, #79	; 0x4f
 80014e4:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 80014e6:	4a69      	ldr	r2, [pc, #420]	; (800168c <main+0x4c0>)
 80014e8:	2164      	movs	r1, #100	; 0x64
 80014ea:	2008      	movs	r0, #8
 80014ec:	f7ff fe14 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "Welcome User A");
 80014f0:	4a6c      	ldr	r2, [pc, #432]	; (80016a4 <main+0x4d8>)
 80014f2:	2164      	movs	r1, #100	; 0x64
 80014f4:	2008      	movs	r0, #8
 80014f6:	f7ff fe0f 	bl	8001118 <LCD_DrawString>
  			}
		}
		
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET)
 80014fa:	2101      	movs	r1, #1
 80014fc:	486a      	ldr	r0, [pc, #424]	; (80016a8 <main+0x4dc>)
 80014fe:	f001 fa67 	bl	80029d0 <HAL_GPIO_ReadPin>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d11d      	bne.n	8001544 <main+0x378>
		{
      if (Ov7725_vsync == 2)
 8001508:	4b68      	ldr	r3, [pc, #416]	; (80016ac <main+0x4e0>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	f47f ae9f 	bne.w	8001252 <main+0x86>
			{
				FIFO_PREPARE;
 8001514:	4b64      	ldr	r3, [pc, #400]	; (80016a8 <main+0x4dc>)
 8001516:	2204      	movs	r2, #4
 8001518:	615a      	str	r2, [r3, #20]
 800151a:	4b65      	ldr	r3, [pc, #404]	; (80016b0 <main+0x4e4>)
 800151c:	2220      	movs	r2, #32
 800151e:	615a      	str	r2, [r3, #20]
 8001520:	4b63      	ldr	r3, [pc, #396]	; (80016b0 <main+0x4e4>)
 8001522:	2220      	movs	r2, #32
 8001524:	611a      	str	r2, [r3, #16]
 8001526:	4b60      	ldr	r3, [pc, #384]	; (80016a8 <main+0x4dc>)
 8001528:	2204      	movs	r2, #4
 800152a:	611a      	str	r2, [r3, #16]
 800152c:	4b60      	ldr	r3, [pc, #384]	; (80016b0 <main+0x4e4>)
 800152e:	2220      	movs	r2, #32
 8001530:	615a      	str	r2, [r3, #20]
 8001532:	4b5f      	ldr	r3, [pc, #380]	; (80016b0 <main+0x4e4>)
 8001534:	2220      	movs	r2, #32
 8001536:	611a      	str	r2, [r3, #16]
				ImagDisp();			
 8001538:	f7ff f99c 	bl	8000874 <ImagDisp>
				Ov7725_vsync = 0;
 800153c:	4b5b      	ldr	r3, [pc, #364]	; (80016ac <main+0x4e0>)
 800153e:	2200      	movs	r2, #0
 8001540:	701a      	strb	r2, [r3, #0]
 8001542:	e686      	b.n	8001252 <main+0x86>
			}
		}
		else
		{

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001544:	2200      	movs	r2, #0
 8001546:	2102      	movs	r1, #2
 8001548:	4852      	ldr	r0, [pc, #328]	; (8001694 <main+0x4c8>)
 800154a:	f001 fa58 	bl	80029fe <HAL_GPIO_WritePin>
      Ov7725_vsync = 3;
 800154e:	4b57      	ldr	r3, [pc, #348]	; (80016ac <main+0x4e0>)
 8001550:	2203      	movs	r2, #3
 8001552:	701a      	strb	r2, [r3, #0]
      //HAL_UART_Transmit (&huart1, tx_buff, sizeof(tx_buff),1000);
      LCD_DrawString(8, 100, "Processing...");
 8001554:	4a57      	ldr	r2, [pc, #348]	; (80016b4 <main+0x4e8>)
 8001556:	2164      	movs	r1, #100	; 0x64
 8001558:	2008      	movs	r0, #8
 800155a:	f7ff fddd 	bl	8001118 <LCD_DrawString>

      SendFrameToPC();
 800155e:	f000 fba9 	bl	8001cb4 <SendFrameToPC>

      haveResponse = 0;
 8001562:	4b55      	ldr	r3, [pc, #340]	; (80016b8 <main+0x4ec>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
      while (haveResponse == 0) {
 8001568:	e071      	b.n	800164e <main+0x482>
  		if (HAL_UART_Receive(&huart1, rx_buff, 1, 100) == HAL_OK) {
 800156a:	2364      	movs	r3, #100	; 0x64
 800156c:	2201      	movs	r2, #1
 800156e:	494b      	ldr	r1, [pc, #300]	; (800169c <main+0x4d0>)
 8001570:	484b      	ldr	r0, [pc, #300]	; (80016a0 <main+0x4d4>)
 8001572:	f003 fb33 	bl	8004bdc <HAL_UART_Receive>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d164      	bne.n	8001646 <main+0x47a>
  			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	2102      	movs	r1, #2
 8001580:	4844      	ldr	r0, [pc, #272]	; (8001694 <main+0x4c8>)
 8001582:	f001 fa3c 	bl	80029fe <HAL_GPIO_WritePin>
  			if (rx_buff[0] == 'A') {
 8001586:	4b45      	ldr	r3, [pc, #276]	; (800169c <main+0x4d0>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b41      	cmp	r3, #65	; 0x41
 800158c:	d11e      	bne.n	80015cc <main+0x400>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2101      	movs	r1, #1
 8001592:	4840      	ldr	r0, [pc, #256]	; (8001694 <main+0x4c8>)
 8001594:	f001 fa33 	bl	80029fe <HAL_GPIO_WritePin>
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 8001598:	4b3d      	ldr	r3, [pc, #244]	; (8001690 <main+0x4c4>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	224f      	movs	r2, #79	; 0x4f
 800159e:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 80015a0:	4a3a      	ldr	r2, [pc, #232]	; (800168c <main+0x4c0>)
 80015a2:	2164      	movs	r1, #100	; 0x64
 80015a4:	2008      	movs	r0, #8
 80015a6:	f7ff fdb7 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "Welcome User A");
 80015aa:	4a3e      	ldr	r2, [pc, #248]	; (80016a4 <main+0x4d8>)
 80015ac:	2164      	movs	r1, #100	; 0x64
 80015ae:	2008      	movs	r0, #8
 80015b0:	f7ff fdb2 	bl	8001118 <LCD_DrawString>
  				door_open = 1; // Set door_open state to on
 80015b4:	4b38      	ldr	r3, [pc, #224]	; (8001698 <main+0x4cc>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
  				door_open_time = HAL_GetTick(); // Record when door was opened
 80015ba:	f000 ff39 	bl	8002430 <HAL_GetTick>
 80015be:	4603      	mov	r3, r0
 80015c0:	4a3e      	ldr	r2, [pc, #248]	; (80016bc <main+0x4f0>)
 80015c2:	6013      	str	r3, [r2, #0]
  				haveResponse = 1;
 80015c4:	4b3c      	ldr	r3, [pc, #240]	; (80016b8 <main+0x4ec>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	701a      	strb	r2, [r3, #0]
 80015ca:	e03c      	b.n	8001646 <main+0x47a>
  			}
        else if (rx_buff[0] == 'B') {
 80015cc:	4b33      	ldr	r3, [pc, #204]	; (800169c <main+0x4d0>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b42      	cmp	r3, #66	; 0x42
 80015d2:	d11e      	bne.n	8001612 <main+0x446>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2101      	movs	r1, #1
 80015d8:	482e      	ldr	r0, [pc, #184]	; (8001694 <main+0x4c8>)
 80015da:	f001 fa10 	bl	80029fe <HAL_GPIO_WritePin>
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 80015de:	4b2c      	ldr	r3, [pc, #176]	; (8001690 <main+0x4c4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	224f      	movs	r2, #79	; 0x4f
 80015e4:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 80015e6:	4a29      	ldr	r2, [pc, #164]	; (800168c <main+0x4c0>)
 80015e8:	2164      	movs	r1, #100	; 0x64
 80015ea:	2008      	movs	r0, #8
 80015ec:	f7ff fd94 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "Welcome User B");
 80015f0:	4a33      	ldr	r2, [pc, #204]	; (80016c0 <main+0x4f4>)
 80015f2:	2164      	movs	r1, #100	; 0x64
 80015f4:	2008      	movs	r0, #8
 80015f6:	f7ff fd8f 	bl	8001118 <LCD_DrawString>
  				door_open = 1; // Set door_open state to on
 80015fa:	4b27      	ldr	r3, [pc, #156]	; (8001698 <main+0x4cc>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
  				door_open_time = HAL_GetTick(); // Record when door was opened
 8001600:	f000 ff16 	bl	8002430 <HAL_GetTick>
 8001604:	4603      	mov	r3, r0
 8001606:	4a2d      	ldr	r2, [pc, #180]	; (80016bc <main+0x4f0>)
 8001608:	6013      	str	r3, [r2, #0]
  				haveResponse = 1;
 800160a:	4b2b      	ldr	r3, [pc, #172]	; (80016b8 <main+0x4ec>)
 800160c:	2201      	movs	r2, #1
 800160e:	701a      	strb	r2, [r3, #0]
 8001610:	e019      	b.n	8001646 <main+0x47a>
  			}
        else if (rx_buff[0] == 'N') {
 8001612:	4b22      	ldr	r3, [pc, #136]	; (800169c <main+0x4d0>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b4e      	cmp	r3, #78	; 0x4e
 8001618:	d115      	bne.n	8001646 <main+0x47a>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800161a:	2200      	movs	r2, #0
 800161c:	2120      	movs	r1, #32
 800161e:	481d      	ldr	r0, [pc, #116]	; (8001694 <main+0x4c8>)
 8001620:	f001 f9ed 	bl	80029fe <HAL_GPIO_WritePin>
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 8001624:	4b1a      	ldr	r3, [pc, #104]	; (8001690 <main+0x4c4>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	229f      	movs	r2, #159	; 0x9f
 800162a:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 800162c:	4a17      	ldr	r2, [pc, #92]	; (800168c <main+0x4c0>)
 800162e:	2164      	movs	r1, #100	; 0x64
 8001630:	2008      	movs	r0, #8
 8001632:	f7ff fd71 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "No authorized user detected");
 8001636:	4a23      	ldr	r2, [pc, #140]	; (80016c4 <main+0x4f8>)
 8001638:	2164      	movs	r1, #100	; 0x64
 800163a:	2008      	movs	r0, #8
 800163c:	f7ff fd6c 	bl	8001118 <LCD_DrawString>
  				haveResponse = 1;
 8001640:	4b1d      	ldr	r3, [pc, #116]	; (80016b8 <main+0x4ec>)
 8001642:	2201      	movs	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]
  			}
        }
  		HAL_Delay(1000);
 8001646:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800164a:	f000 fefb 	bl	8002444 <HAL_Delay>
      while (haveResponse == 0) {
 800164e:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <main+0x4ec>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d088      	beq.n	800156a <main+0x39e>
      }
      //clear the text
      LCD_DrawString(8, 100, "                            ");
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <main+0x4c0>)
 800165a:	2164      	movs	r1, #100	; 0x64
 800165c:	2008      	movs	r0, #8
 800165e:	f7ff fd5b 	bl	8001118 <LCD_DrawString>

      Ov7725_vsync = 0;
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <main+0x4e0>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	2101      	movs	r1, #1
 800166c:	4809      	ldr	r0, [pc, #36]	; (8001694 <main+0x4c8>)
 800166e:	f001 f9c6 	bl	80029fe <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001672:	2201      	movs	r2, #1
 8001674:	2120      	movs	r1, #32
 8001676:	4807      	ldr	r0, [pc, #28]	; (8001694 <main+0x4c8>)
 8001678:	f001 f9c1 	bl	80029fe <HAL_GPIO_WritePin>
	  if (door_open == 1) {
 800167c:	e5e9      	b.n	8001252 <main+0x86>
 800167e:	bf00      	nop
 8001680:	200002a0 	.word	0x200002a0
 8001684:	2000009c 	.word	0x2000009c
 8001688:	08006794 	.word	0x08006794
 800168c:	08006744 	.word	0x08006744
 8001690:	200001d4 	.word	0x200001d4
 8001694:	40010c00 	.word	0x40010c00
 8001698:	200002a8 	.word	0x200002a8
 800169c:	20000298 	.word	0x20000298
 80016a0:	20000214 	.word	0x20000214
 80016a4:	08006764 	.word	0x08006764
 80016a8:	40010800 	.word	0x40010800
 80016ac:	200002b0 	.word	0x200002b0
 80016b0:	40011000 	.word	0x40011000
 80016b4:	080067a8 	.word	0x080067a8
 80016b8:	20000299 	.word	0x20000299
 80016bc:	200002ac 	.word	0x200002ac
 80016c0:	08006774 	.word	0x08006774
 80016c4:	080067b8 	.word	0x080067b8

080016c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b090      	sub	sp, #64	; 0x40
 80016cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ce:	f107 0318 	add.w	r3, r7, #24
 80016d2:	2228      	movs	r2, #40	; 0x28
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f003 fd9e 	bl	8005218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016dc:	1d3b      	adds	r3, r7, #4
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
 80016e8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016ea:	2301      	movs	r3, #1
 80016ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80016f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016fa:	2301      	movs	r3, #1
 80016fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fe:	2302      	movs	r3, #2
 8001700:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001702:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001706:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001708:	2300      	movs	r3, #0
 800170a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170c:	f107 0318 	add.w	r3, r7, #24
 8001710:	4618      	mov	r0, r3
 8001712:	f001 f9af 	bl	8002a74 <HAL_RCC_OscConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800171c:	f000 fb52 	bl	8001dc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001720:	230f      	movs	r3, #15
 8001722:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001724:	2302      	movs	r3, #2
 8001726:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800172c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001730:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f001 fbfe 	bl	8002f3c <HAL_RCC_ClockConfig>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001746:	f000 fb3d 	bl	8001dc4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800174a:	2200      	movs	r2, #0
 800174c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8001750:	2000      	movs	r0, #0
 8001752:	f001 fcff 	bl	8003154 <HAL_RCC_MCOConfig>
}
 8001756:	bf00      	nop
 8001758:	3740      	adds	r7, #64	; 0x40
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001764:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <MX_SPI1_Init+0x64>)
 8001766:	4a18      	ldr	r2, [pc, #96]	; (80017c8 <MX_SPI1_Init+0x68>)
 8001768:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800176a:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <MX_SPI1_Init+0x64>)
 800176c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001770:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001772:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <MX_SPI1_Init+0x64>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001778:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <MX_SPI1_Init+0x64>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800177e:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <MX_SPI1_Init+0x64>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001784:	4b0f      	ldr	r3, [pc, #60]	; (80017c4 <MX_SPI1_Init+0x64>)
 8001786:	2200      	movs	r2, #0
 8001788:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800178a:	4b0e      	ldr	r3, [pc, #56]	; (80017c4 <MX_SPI1_Init+0x64>)
 800178c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001790:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001792:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <MX_SPI1_Init+0x64>)
 8001794:	2200      	movs	r2, #0
 8001796:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001798:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <MX_SPI1_Init+0x64>)
 800179a:	2200      	movs	r2, #0
 800179c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <MX_SPI1_Init+0x64>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a4:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <MX_SPI1_Init+0x64>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <MX_SPI1_Init+0x64>)
 80017ac:	220a      	movs	r2, #10
 80017ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017b0:	4804      	ldr	r0, [pc, #16]	; (80017c4 <MX_SPI1_Init+0x64>)
 80017b2:	f002 fa2b 	bl	8003c0c <HAL_SPI_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017bc:	f000 fb02 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017c0:	bf00      	nop
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	2000013c 	.word	0x2000013c
 80017c8:	40013000 	.word	0x40013000

080017cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e0:	463b      	mov	r3, r7
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e8:	4b1c      	ldr	r3, [pc, #112]	; (800185c <MX_TIM3_Init+0x90>)
 80017ea:	4a1d      	ldr	r2, [pc, #116]	; (8001860 <MX_TIM3_Init+0x94>)
 80017ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017ee:	4b1b      	ldr	r3, [pc, #108]	; (800185c <MX_TIM3_Init+0x90>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f4:	4b19      	ldr	r3, [pc, #100]	; (800185c <MX_TIM3_Init+0x90>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80017fa:	4b18      	ldr	r3, [pc, #96]	; (800185c <MX_TIM3_Init+0x90>)
 80017fc:	2263      	movs	r2, #99	; 0x63
 80017fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001800:	4b16      	ldr	r3, [pc, #88]	; (800185c <MX_TIM3_Init+0x90>)
 8001802:	2200      	movs	r2, #0
 8001804:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001806:	4b15      	ldr	r3, [pc, #84]	; (800185c <MX_TIM3_Init+0x90>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800180c:	4813      	ldr	r0, [pc, #76]	; (800185c <MX_TIM3_Init+0x90>)
 800180e:	f002 faa6 	bl	8003d5e <HAL_TIM_Base_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001818:	f000 fad4 	bl	8001dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001820:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001822:	f107 0308 	add.w	r3, r7, #8
 8001826:	4619      	mov	r1, r3
 8001828:	480c      	ldr	r0, [pc, #48]	; (800185c <MX_TIM3_Init+0x90>)
 800182a:	f002 fbf1 	bl	8004010 <HAL_TIM_ConfigClockSource>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001834:	f000 fac6 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001838:	2320      	movs	r3, #32
 800183a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800183c:	2380      	movs	r3, #128	; 0x80
 800183e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001840:	463b      	mov	r3, r7
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_TIM3_Init+0x90>)
 8001846:	f003 f89f 	bl	8004988 <HAL_TIMEx_MasterConfigSynchronization>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001850:	f000 fab8 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001854:	bf00      	nop
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000194 	.word	0x20000194
 8001860:	40000400 	.word	0x40000400

08001864 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08e      	sub	sp, #56	; 0x38
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800186a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	60da      	str	r2, [r3, #12]
 8001878:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187a:	f107 031c 	add.w	r3, r7, #28
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001884:	463b      	mov	r3, r7
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
 8001890:	611a      	str	r2, [r3, #16]
 8001892:	615a      	str	r2, [r3, #20]
 8001894:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001896:	4b2e      	ldr	r3, [pc, #184]	; (8001950 <MX_TIM4_Init+0xec>)
 8001898:	4a2e      	ldr	r2, [pc, #184]	; (8001954 <MX_TIM4_Init+0xf0>)
 800189a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800189c:	4b2c      	ldr	r3, [pc, #176]	; (8001950 <MX_TIM4_Init+0xec>)
 800189e:	2200      	movs	r2, #0
 80018a0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a2:	4b2b      	ldr	r3, [pc, #172]	; (8001950 <MX_TIM4_Init+0xec>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1596;
 80018a8:	4b29      	ldr	r3, [pc, #164]	; (8001950 <MX_TIM4_Init+0xec>)
 80018aa:	f240 623c 	movw	r2, #1596	; 0x63c
 80018ae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b0:	4b27      	ldr	r3, [pc, #156]	; (8001950 <MX_TIM4_Init+0xec>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b6:	4b26      	ldr	r3, [pc, #152]	; (8001950 <MX_TIM4_Init+0xec>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018bc:	4824      	ldr	r0, [pc, #144]	; (8001950 <MX_TIM4_Init+0xec>)
 80018be:	f002 fa4e 	bl	8003d5e <HAL_TIM_Base_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80018c8:	f000 fa7c 	bl	8001dc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80018cc:	4820      	ldr	r0, [pc, #128]	; (8001950 <MX_TIM4_Init+0xec>)
 80018ce:	f002 fa71 	bl	8003db4 <HAL_TIM_PWM_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80018d8:	f000 fa74 	bl	8001dc4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80018dc:	2307      	movs	r3, #7
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80018e0:	2320      	movs	r3, #32
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim4, &sSlaveConfig) != HAL_OK)
 80018e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e8:	4619      	mov	r1, r3
 80018ea:	4819      	ldr	r0, [pc, #100]	; (8001950 <MX_TIM4_Init+0xec>)
 80018ec:	f002 fc7b 	bl	80041e6 <HAL_TIM_SlaveConfigSynchronization>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80018f6:	f000 fa65 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018fe:	2300      	movs	r3, #0
 8001900:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	4619      	mov	r1, r3
 8001908:	4811      	ldr	r0, [pc, #68]	; (8001950 <MX_TIM4_Init+0xec>)
 800190a:	f003 f83d 	bl	8004988 <HAL_TIMEx_MasterConfigSynchronization>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001914:	f000 fa56 	bl	8001dc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001918:	2360      	movs	r3, #96	; 0x60
 800191a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1116;
 800191c:	f240 435c 	movw	r3, #1116	; 0x45c
 8001920:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001922:	2300      	movs	r3, #0
 8001924:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800192a:	463b      	mov	r3, r7
 800192c:	2200      	movs	r2, #0
 800192e:	4619      	mov	r1, r3
 8001930:	4807      	ldr	r0, [pc, #28]	; (8001950 <MX_TIM4_Init+0xec>)
 8001932:	f002 faa7 	bl	8003e84 <HAL_TIM_PWM_ConfigChannel>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 800193c:	f000 fa42 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001940:	4803      	ldr	r0, [pc, #12]	; (8001950 <MX_TIM4_Init+0xec>)
 8001942:	f000 faf3 	bl	8001f2c <HAL_TIM_MspPostInit>

}
 8001946:	bf00      	nop
 8001948:	3738      	adds	r7, #56	; 0x38
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200001d4 	.word	0x200001d4
 8001954:	40000800 	.word	0x40000800

08001958 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800195c:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 800195e:	4a12      	ldr	r2, [pc, #72]	; (80019a8 <MX_USART1_UART_Init+0x50>)
 8001960:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001962:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001964:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001968:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001976:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800197c:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 800197e:	220c      	movs	r2, #12
 8001980:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800198e:	4805      	ldr	r0, [pc, #20]	; (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001990:	f003 f83e 	bl	8004a10 <HAL_UART_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800199a:	f000 fa13 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000214 	.word	0x20000214
 80019a8:	40013800 	.word	0x40013800

080019ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08a      	sub	sp, #40	; 0x28
 80019b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b2:	f107 0318 	add.w	r3, r7, #24
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c0:	4b83      	ldr	r3, [pc, #524]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a82      	ldr	r2, [pc, #520]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019c6:	f043 0310 	orr.w	r3, r3, #16
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b80      	ldr	r3, [pc, #512]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0310 	and.w	r3, r3, #16
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d8:	4b7d      	ldr	r3, [pc, #500]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	4a7c      	ldr	r2, [pc, #496]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019de:	f043 0304 	orr.w	r3, r3, #4
 80019e2:	6193      	str	r3, [r2, #24]
 80019e4:	4b7a      	ldr	r3, [pc, #488]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f0:	4b77      	ldr	r3, [pc, #476]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	4a76      	ldr	r2, [pc, #472]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019f6:	f043 0308 	orr.w	r3, r3, #8
 80019fa:	6193      	str	r3, [r2, #24]
 80019fc:	4b74      	ldr	r3, [pc, #464]	; (8001bd0 <MX_GPIO_Init+0x224>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f003 0308 	and.w	r3, r3, #8
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a08:	4b71      	ldr	r3, [pc, #452]	; (8001bd0 <MX_GPIO_Init+0x224>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	4a70      	ldr	r2, [pc, #448]	; (8001bd0 <MX_GPIO_Init+0x224>)
 8001a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a12:	6193      	str	r3, [r2, #24]
 8001a14:	4b6e      	ldr	r3, [pc, #440]	; (8001bd0 <MX_GPIO_Init+0x224>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a20:	4b6b      	ldr	r3, [pc, #428]	; (8001bd0 <MX_GPIO_Init+0x224>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	4a6a      	ldr	r2, [pc, #424]	; (8001bd0 <MX_GPIO_Init+0x224>)
 8001a26:	f043 0320 	orr.w	r3, r3, #32
 8001a2a:	6193      	str	r3, [r2, #24]
 8001a2c:	4b68      	ldr	r3, [pc, #416]	; (8001bd0 <MX_GPIO_Init+0x224>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 0320 	and.w	r3, r3, #32
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|CS_Pin|RESET_Pin, GPIO_PIN_RESET);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f241 011c 	movw	r1, #4124	; 0x101c
 8001a3e:	4865      	ldr	r0, [pc, #404]	; (8001bd4 <MX_GPIO_Init+0x228>)
 8001a40:	f000 ffdd 	bl	80029fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	21f0      	movs	r1, #240	; 0xf0
 8001a48:	4863      	ldr	r0, [pc, #396]	; (8001bd8 <MX_GPIO_Init+0x22c>)
 8001a4a:	f000 ffd8 	bl	80029fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2123      	movs	r1, #35	; 0x23
 8001a52:	4862      	ldr	r0, [pc, #392]	; (8001bdc <MX_GPIO_Init+0x230>)
 8001a54:	f000 ffd3 	bl	80029fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_3, GPIO_PIN_RESET);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f241 0108 	movw	r1, #4104	; 0x1008
 8001a5e:	4860      	ldr	r0, [pc, #384]	; (8001be0 <MX_GPIO_Init+0x234>)
 8001a60:	f000 ffcd 	bl	80029fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8001a64:	2200      	movs	r2, #0
 8001a66:	2102      	movs	r1, #2
 8001a68:	485e      	ldr	r0, [pc, #376]	; (8001be4 <MX_GPIO_Init+0x238>)
 8001a6a:	f000 ffc8 	bl	80029fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a72:	4b5d      	ldr	r3, [pc, #372]	; (8001be8 <MX_GPIO_Init+0x23c>)
 8001a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a7a:	f107 0318 	add.w	r3, r7, #24
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4855      	ldr	r0, [pc, #340]	; (8001bd8 <MX_GPIO_Init+0x22c>)
 8001a82:	f000 fe0d 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a86:	2301      	movs	r3, #1
 8001a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a92:	f107 0318 	add.w	r3, r7, #24
 8001a96:	4619      	mov	r1, r3
 8001a98:	484e      	ldr	r0, [pc, #312]	; (8001bd4 <MX_GPIO_Init+0x228>)
 8001a9a:	f000 fe01 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a9e:	230c      	movs	r3, #12
 8001aa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aae:	f107 0318 	add.w	r3, r7, #24
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4847      	ldr	r0, [pc, #284]	; (8001bd4 <MX_GPIO_Init+0x228>)
 8001ab6:	f000 fdf3 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RESET_Pin;
 8001aba:	f241 0310 	movw	r3, #4112	; 0x1010
 8001abe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001acc:	f107 0318 	add.w	r3, r7, #24
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4840      	ldr	r0, [pc, #256]	; (8001bd4 <MX_GPIO_Init+0x228>)
 8001ad4:	f000 fde4 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ad8:	2330      	movs	r3, #48	; 0x30
 8001ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae8:	f107 0318 	add.w	r3, r7, #24
 8001aec:	4619      	mov	r1, r3
 8001aee:	483a      	ldr	r0, [pc, #232]	; (8001bd8 <MX_GPIO_Init+0x22c>)
 8001af0:	f000 fdd6 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8001af4:	2321      	movs	r3, #33	; 0x21
 8001af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af8:	2301      	movs	r3, #1
 8001afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b00:	2303      	movs	r3, #3
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b04:	f107 0318 	add.w	r3, r7, #24
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4834      	ldr	r0, [pc, #208]	; (8001bdc <MX_GPIO_Init+0x230>)
 8001b0c:	f000 fdc8 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b10:	2302      	movs	r3, #2
 8001b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b14:	2301      	movs	r3, #1
 8001b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b20:	f107 0318 	add.w	r3, r7, #24
 8001b24:	4619      	mov	r1, r3
 8001b26:	482d      	ldr	r0, [pc, #180]	; (8001bdc <MX_GPIO_Init+0x230>)
 8001b28:	f000 fdba 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001b2c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001b30:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b3a:	f107 0318 	add.w	r3, r7, #24
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4826      	ldr	r0, [pc, #152]	; (8001bdc <MX_GPIO_Init+0x230>)
 8001b42:	f000 fdad 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3;
 8001b46:	f241 0308 	movw	r3, #4104	; 0x1008
 8001b4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b54:	2303      	movs	r3, #3
 8001b56:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b58:	f107 0318 	add.w	r3, r7, #24
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4820      	ldr	r0, [pc, #128]	; (8001be0 <MX_GPIO_Init+0x234>)
 8001b60:	f000 fd9e 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b64:	23c0      	movs	r3, #192	; 0xc0
 8001b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001b68:	2311      	movs	r3, #17
 8001b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b70:	2303      	movs	r3, #3
 8001b72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b74:	f107 0318 	add.w	r3, r7, #24
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4817      	ldr	r0, [pc, #92]	; (8001bd8 <MX_GPIO_Init+0x22c>)
 8001b7c:	f000 fd90 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b86:	2302      	movs	r3, #2
 8001b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8e:	f107 0318 	add.w	r3, r7, #24
 8001b92:	4619      	mov	r1, r3
 8001b94:	480f      	ldr	r0, [pc, #60]	; (8001bd4 <MX_GPIO_Init+0x228>)
 8001b96:	f000 fd83 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001baa:	f107 0318 	add.w	r3, r7, #24
 8001bae:	4619      	mov	r1, r3
 8001bb0:	480c      	ldr	r0, [pc, #48]	; (8001be4 <MX_GPIO_Init+0x238>)
 8001bb2:	f000 fd75 	bl	80026a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2100      	movs	r1, #0
 8001bba:	2009      	movs	r0, #9
 8001bbc:	f000 fd39 	bl	8002632 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001bc0:	2009      	movs	r0, #9
 8001bc2:	f000 fd52 	bl	800266a <HAL_NVIC_EnableIRQ>

}
 8001bc6:	bf00      	nop
 8001bc8:	3728      	adds	r7, #40	; 0x28
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40010800 	.word	0x40010800
 8001bd8:	40011000 	.word	0x40011000
 8001bdc:	40010c00 	.word	0x40010c00
 8001be0:	40011400 	.word	0x40011400
 8001be4:	40011800 	.word	0x40011800
 8001be8:	10210000 	.word	0x10210000

08001bec <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b088      	sub	sp, #32
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
 8001c00:	615a      	str	r2, [r3, #20]
 8001c02:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001c04:	4b28      	ldr	r3, [pc, #160]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c06:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001c0a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001c0c:	4b26      	ldr	r3, [pc, #152]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c0e:	4a27      	ldr	r2, [pc, #156]	; (8001cac <MX_FSMC_Init+0xc0>)
 8001c10:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001c12:	4b25      	ldr	r3, [pc, #148]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001c18:	4b23      	ldr	r3, [pc, #140]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001c1e:	4b22      	ldr	r3, [pc, #136]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001c24:	4b20      	ldr	r3, [pc, #128]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c26:	2210      	movs	r2, #16
 8001c28:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001c2a:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c48:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001c62:	230f      	movs	r3, #15
 8001c64:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001c66:	230f      	movs	r3, #15
 8001c68:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001c6a:	23ff      	movs	r3, #255	; 0xff
 8001c6c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001c6e:	230f      	movs	r3, #15
 8001c70:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001c72:	2310      	movs	r3, #16
 8001c74:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001c76:	2311      	movs	r3, #17
 8001c78:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	2200      	movs	r2, #0
 8001c82:	4619      	mov	r1, r3
 8001c84:	4808      	ldr	r0, [pc, #32]	; (8001ca8 <MX_FSMC_Init+0xbc>)
 8001c86:	f002 f826 	bl	8003cd6 <HAL_SRAM_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001c90:	f000 f898 	bl	8001dc4 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <MX_FSMC_Init+0xc4>)
 8001c96:	69db      	ldr	r3, [r3, #28]
 8001c98:	4a05      	ldr	r2, [pc, #20]	; (8001cb0 <MX_FSMC_Init+0xc4>)
 8001c9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c9e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001ca0:	bf00      	nop
 8001ca2:	3720      	adds	r7, #32
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000254 	.word	0x20000254
 8001cac:	a0000104 	.word	0xa0000104
 8001cb0:	40010000 	.word	0x40010000

08001cb4 <SendFrameToPC>:

/* USER CODE BEGIN 4 */
void SendFrameToPC(void) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001cba:	af00      	add	r7, sp, #0
    uint8_t chunk[512];  // Small buffer - fits in RAM
    uint16_t pixel;
    uint16_t chunk_idx = 0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e

    // Read from FIFO and send in chunks
    for(int i = 0; i < 240; i++) {
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8001cc8:	e060      	b.n	8001d8c <SendFrameToPC+0xd8>
        for(int j = 0; j < 320; j++) {
 8001cca:	2300      	movs	r3, #0
 8001ccc:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8001cd0:	e052      	b.n	8001d78 <SendFrameToPC+0xc4>
            READ_FIFO_PIXEL(pixel);
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	f8a7 3202 	strh.w	r3, [r7, #514]	; 0x202
 8001cd8:	4b37      	ldr	r3, [pc, #220]	; (8001db8 <SendFrameToPC+0x104>)
 8001cda:	2220      	movs	r2, #32
 8001cdc:	615a      	str	r2, [r3, #20]
 8001cde:	4b37      	ldr	r3, [pc, #220]	; (8001dbc <SendFrameToPC+0x108>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ce8:	f8a7 3202 	strh.w	r3, [r7, #514]	; 0x202
 8001cec:	4b32      	ldr	r3, [pc, #200]	; (8001db8 <SendFrameToPC+0x104>)
 8001cee:	2220      	movs	r2, #32
 8001cf0:	611a      	str	r2, [r3, #16]
 8001cf2:	4b31      	ldr	r3, [pc, #196]	; (8001db8 <SendFrameToPC+0x104>)
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	615a      	str	r2, [r3, #20]
 8001cf8:	4b30      	ldr	r3, [pc, #192]	; (8001dbc <SendFrameToPC+0x108>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	0a1b      	lsrs	r3, r3, #8
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	f8b7 3202 	ldrh.w	r3, [r7, #514]	; 0x202
 8001d06:	4313      	orrs	r3, r2
 8001d08:	f8a7 3202 	strh.w	r3, [r7, #514]	; 0x202
 8001d0c:	4b2a      	ldr	r3, [pc, #168]	; (8001db8 <SendFrameToPC+0x104>)
 8001d0e:	2220      	movs	r2, #32
 8001d10:	611a      	str	r2, [r3, #16]
            
            // Pack pixel into chunk buffer
            chunk[chunk_idx++] = (pixel >> 8) & 0xFF;  // High byte
 8001d12:	f8b7 3202 	ldrh.w	r3, [r7, #514]	; 0x202
 8001d16:	0a1b      	lsrs	r3, r3, #8
 8001d18:	b299      	uxth	r1, r3
 8001d1a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001d1e:	1c5a      	adds	r2, r3, #1
 8001d20:	f8a7 220e 	strh.w	r2, [r7, #526]	; 0x20e
 8001d24:	461a      	mov	r2, r3
 8001d26:	b2c9      	uxtb	r1, r1
 8001d28:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001d2c:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001d30:	5499      	strb	r1, [r3, r2]
            chunk[chunk_idx++] = pixel & 0xFF;         // Low byte
 8001d32:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001d36:	1c5a      	adds	r2, r3, #1
 8001d38:	f8a7 220e 	strh.w	r2, [r7, #526]	; 0x20e
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f8b7 3202 	ldrh.w	r3, [r7, #514]	; 0x202
 8001d42:	b2d9      	uxtb	r1, r3
 8001d44:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001d48:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001d4c:	5499      	strb	r1, [r3, r2]
            
            // When chunk is full, send it
            if(chunk_idx >= 512) {
 8001d4e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001d52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d56:	d30a      	bcc.n	8001d6e <SendFrameToPC+0xba>
                HAL_UART_Transmit(&huart1, chunk, 512, 1000);
 8001d58:	4639      	mov	r1, r7
 8001d5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d62:	4817      	ldr	r0, [pc, #92]	; (8001dc0 <SendFrameToPC+0x10c>)
 8001d64:	f002 fea1 	bl	8004aaa <HAL_UART_Transmit>
                chunk_idx = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
        for(int j = 0; j < 320; j++) {
 8001d6e:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001d72:	3301      	adds	r3, #1
 8001d74:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8001d78:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001d7c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001d80:	dba7      	blt.n	8001cd2 <SendFrameToPC+0x1e>
    for(int i = 0; i < 240; i++) {
 8001d82:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8001d86:	3301      	adds	r3, #1
 8001d88:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8001d8c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8001d90:	2bef      	cmp	r3, #239	; 0xef
 8001d92:	dd9a      	ble.n	8001cca <SendFrameToPC+0x16>
            }
        }
    }
    
    // Send remaining data if any
    if(chunk_idx > 0) {
 8001d94:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d007      	beq.n	8001dac <SendFrameToPC+0xf8>
        HAL_UART_Transmit(&huart1, chunk, chunk_idx, 1000);
 8001d9c:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8001da0:	4639      	mov	r1, r7
 8001da2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001da6:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <SendFrameToPC+0x10c>)
 8001da8:	f002 fe7f 	bl	8004aaa <HAL_UART_Transmit>
    }
}
 8001dac:	bf00      	nop
 8001dae:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40011000 	.word	0x40011000
 8001dbc:	40010c00 	.word	0x40010c00
 8001dc0:	20000214 	.word	0x20000214

08001dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dd6:	4b15      	ldr	r3, [pc, #84]	; (8001e2c <HAL_MspInit+0x5c>)
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	4a14      	ldr	r2, [pc, #80]	; (8001e2c <HAL_MspInit+0x5c>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	6193      	str	r3, [r2, #24]
 8001de2:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <HAL_MspInit+0x5c>)
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dee:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <HAL_MspInit+0x5c>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	4a0e      	ldr	r2, [pc, #56]	; (8001e2c <HAL_MspInit+0x5c>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	61d3      	str	r3, [r2, #28]
 8001dfa:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <HAL_MspInit+0x5c>)
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <HAL_MspInit+0x60>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <HAL_MspInit+0x60>)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e22:	bf00      	nop
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40010000 	.word	0x40010000

08001e34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a1b      	ldr	r2, [pc, #108]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d12f      	bne.n	8001eb4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e54:	4b1a      	ldr	r3, [pc, #104]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a19      	ldr	r2, [pc, #100]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b17      	ldr	r3, [pc, #92]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6c:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e84:	23a0      	movs	r3, #160	; 0xa0
 8001e86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	4619      	mov	r1, r3
 8001e96:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <HAL_SPI_MspInit+0x90>)
 8001e98:	f000 fc02 	bl	80026a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e9c:	2340      	movs	r3, #64	; 0x40
 8001e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea8:	f107 0310 	add.w	r3, r7, #16
 8001eac:	4619      	mov	r1, r3
 8001eae:	4805      	ldr	r0, [pc, #20]	; (8001ec4 <HAL_SPI_MspInit+0x90>)
 8001eb0:	f000 fbf6 	bl	80026a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001eb4:	bf00      	nop
 8001eb6:	3720      	adds	r7, #32
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40013000 	.word	0x40013000
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010800 	.word	0x40010800

08001ec8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a12      	ldr	r2, [pc, #72]	; (8001f20 <HAL_TIM_Base_MspInit+0x58>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d10c      	bne.n	8001ef4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001eda:	4b12      	ldr	r3, [pc, #72]	; (8001f24 <HAL_TIM_Base_MspInit+0x5c>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	4a11      	ldr	r2, [pc, #68]	; (8001f24 <HAL_TIM_Base_MspInit+0x5c>)
 8001ee0:	f043 0302 	orr.w	r3, r3, #2
 8001ee4:	61d3      	str	r3, [r2, #28]
 8001ee6:	4b0f      	ldr	r3, [pc, #60]	; (8001f24 <HAL_TIM_Base_MspInit+0x5c>)
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ef2:	e010      	b.n	8001f16 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a0b      	ldr	r2, [pc, #44]	; (8001f28 <HAL_TIM_Base_MspInit+0x60>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d10b      	bne.n	8001f16 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001efe:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <HAL_TIM_Base_MspInit+0x5c>)
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	4a08      	ldr	r2, [pc, #32]	; (8001f24 <HAL_TIM_Base_MspInit+0x5c>)
 8001f04:	f043 0304 	orr.w	r3, r3, #4
 8001f08:	61d3      	str	r3, [r2, #28]
 8001f0a:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_TIM_Base_MspInit+0x5c>)
 8001f0c:	69db      	ldr	r3, [r3, #28]
 8001f0e:	f003 0304 	and.w	r3, r3, #4
 8001f12:	60bb      	str	r3, [r7, #8]
 8001f14:	68bb      	ldr	r3, [r7, #8]
}
 8001f16:	bf00      	nop
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr
 8001f20:	40000400 	.word	0x40000400
 8001f24:	40021000 	.word	0x40021000
 8001f28:	40000800 	.word	0x40000800

08001f2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 0310 	add.w	r3, r7, #16
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a0f      	ldr	r2, [pc, #60]	; (8001f84 <HAL_TIM_MspPostInit+0x58>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d117      	bne.n	8001f7c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4c:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <HAL_TIM_MspPostInit+0x5c>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	4a0d      	ldr	r2, [pc, #52]	; (8001f88 <HAL_TIM_MspPostInit+0x5c>)
 8001f52:	f043 0308 	orr.w	r3, r3, #8
 8001f56:	6193      	str	r3, [r2, #24]
 8001f58:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <HAL_TIM_MspPostInit+0x5c>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f64:	2340      	movs	r3, #64	; 0x40
 8001f66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f70:	f107 0310 	add.w	r3, r7, #16
 8001f74:	4619      	mov	r1, r3
 8001f76:	4805      	ldr	r0, [pc, #20]	; (8001f8c <HAL_TIM_MspPostInit+0x60>)
 8001f78:	f000 fb92 	bl	80026a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001f7c:	bf00      	nop
 8001f7e:	3720      	adds	r7, #32
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40000800 	.word	0x40000800
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	40010c00 	.word	0x40010c00

08001f90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 0310 	add.w	r3, r7, #16
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a1c      	ldr	r2, [pc, #112]	; (800201c <HAL_UART_MspInit+0x8c>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d131      	bne.n	8002014 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fb0:	4b1b      	ldr	r3, [pc, #108]	; (8002020 <HAL_UART_MspInit+0x90>)
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	4a1a      	ldr	r2, [pc, #104]	; (8002020 <HAL_UART_MspInit+0x90>)
 8001fb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fba:	6193      	str	r3, [r2, #24]
 8001fbc:	4b18      	ldr	r3, [pc, #96]	; (8002020 <HAL_UART_MspInit+0x90>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc8:	4b15      	ldr	r3, [pc, #84]	; (8002020 <HAL_UART_MspInit+0x90>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	4a14      	ldr	r2, [pc, #80]	; (8002020 <HAL_UART_MspInit+0x90>)
 8001fce:	f043 0304 	orr.w	r3, r3, #4
 8001fd2:	6193      	str	r3, [r2, #24]
 8001fd4:	4b12      	ldr	r3, [pc, #72]	; (8002020 <HAL_UART_MspInit+0x90>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fe0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fe4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fea:	2303      	movs	r3, #3
 8001fec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fee:	f107 0310 	add.w	r3, r7, #16
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	480b      	ldr	r0, [pc, #44]	; (8002024 <HAL_UART_MspInit+0x94>)
 8001ff6:	f000 fb53 	bl	80026a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ffa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ffe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002008:	f107 0310 	add.w	r3, r7, #16
 800200c:	4619      	mov	r1, r3
 800200e:	4805      	ldr	r0, [pc, #20]	; (8002024 <HAL_UART_MspInit+0x94>)
 8002010:	f000 fb46 	bl	80026a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002014:	bf00      	nop
 8002016:	3720      	adds	r7, #32
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40013800 	.word	0x40013800
 8002020:	40021000 	.word	0x40021000
 8002024:	40010800 	.word	0x40010800

08002028 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800202e:	f107 0308 	add.w	r3, r7, #8
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 800203c:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <HAL_FSMC_MspInit+0x78>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d129      	bne.n	8002098 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8002044:	4b16      	ldr	r3, [pc, #88]	; (80020a0 <HAL_FSMC_MspInit+0x78>)
 8002046:	2201      	movs	r2, #1
 8002048:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800204a:	4b16      	ldr	r3, [pc, #88]	; (80020a4 <HAL_FSMC_MspInit+0x7c>)
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	4a15      	ldr	r2, [pc, #84]	; (80020a4 <HAL_FSMC_MspInit+0x7c>)
 8002050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002054:	6153      	str	r3, [r2, #20]
 8002056:	4b13      	ldr	r3, [pc, #76]	; (80020a4 <HAL_FSMC_MspInit+0x7c>)
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800205e:	607b      	str	r3, [r7, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002062:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002066:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
 800206a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800206c:	2303      	movs	r3, #3
 800206e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002070:	f107 0308 	add.w	r3, r7, #8
 8002074:	4619      	mov	r1, r3
 8002076:	480c      	ldr	r0, [pc, #48]	; (80020a8 <HAL_FSMC_MspInit+0x80>)
 8002078:	f000 fb12 	bl	80026a0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800207c:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8002080:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002082:	2302      	movs	r3, #2
 8002084:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002086:	2303      	movs	r3, #3
 8002088:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800208a:	f107 0308 	add.w	r3, r7, #8
 800208e:	4619      	mov	r1, r3
 8002090:	4806      	ldr	r0, [pc, #24]	; (80020ac <HAL_FSMC_MspInit+0x84>)
 8002092:	f000 fb05 	bl	80026a0 <HAL_GPIO_Init>
 8002096:	e000      	b.n	800209a <HAL_FSMC_MspInit+0x72>
    return;
 8002098:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	200002b4 	.word	0x200002b4
 80020a4:	40021000 	.word	0x40021000
 80020a8:	40011800 	.word	0x40011800
 80020ac:	40011400 	.word	0x40011400

080020b0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80020b8:	f7ff ffb6 	bl	8002028 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr

080020d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <HardFault_Handler+0x4>

080020d6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <MemManage_Handler+0x4>

080020dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <BusFault_Handler+0x4>

080020e2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <UsageFault_Handler+0x4>

080020e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002110:	f000 f97c 	bl	800240c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002114:	bf00      	nop
 8002116:	bd80      	pop	{r7, pc}

08002118 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_3) != RESET)
 800211c:	4b17      	ldr	r3, [pc, #92]	; (800217c <EXTI3_IRQHandler+0x64>)
 800211e:	695b      	ldr	r3, [r3, #20]
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	2b00      	cmp	r3, #0
 8002126:	d023      	beq.n	8002170 <EXTI3_IRQHandler+0x58>
  {
		if( Ov7725_vsync == 0 )
 8002128:	4b15      	ldr	r3, [pc, #84]	; (8002180 <EXTI3_IRQHandler+0x68>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10f      	bne.n	8002150 <EXTI3_IRQHandler+0x38>
    {
				FIFO_WRST_L(); 	                      
 8002130:	4b14      	ldr	r3, [pc, #80]	; (8002184 <EXTI3_IRQHandler+0x6c>)
 8002132:	2210      	movs	r2, #16
 8002134:	615a      	str	r2, [r3, #20]
        FIFO_WE_H();	                      
 8002136:	4b14      	ldr	r3, [pc, #80]	; (8002188 <EXTI3_IRQHandler+0x70>)
 8002138:	2208      	movs	r2, #8
 800213a:	611a      	str	r2, [r3, #16]
            
        Ov7725_vsync = 1;	   	
 800213c:	4b10      	ldr	r3, [pc, #64]	; (8002180 <EXTI3_IRQHandler+0x68>)
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
        FIFO_WE_H();                         
 8002142:	4b11      	ldr	r3, [pc, #68]	; (8002188 <EXTI3_IRQHandler+0x70>)
 8002144:	2208      	movs	r2, #8
 8002146:	611a      	str	r2, [r3, #16]
        FIFO_WRST_H();                     
 8002148:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <EXTI3_IRQHandler+0x6c>)
 800214a:	2210      	movs	r2, #16
 800214c:	611a      	str	r2, [r3, #16]
 800214e:	e009      	b.n	8002164 <EXTI3_IRQHandler+0x4c>
    }
    else if( Ov7725_vsync == 1 )
 8002150:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <EXTI3_IRQHandler+0x68>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d105      	bne.n	8002164 <EXTI3_IRQHandler+0x4c>
    {
        FIFO_WE_L();                       
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <EXTI3_IRQHandler+0x70>)
 800215a:	2208      	movs	r2, #8
 800215c:	615a      	str	r2, [r3, #20]
        Ov7725_vsync = 2;
 800215e:	4b08      	ldr	r3, [pc, #32]	; (8002180 <EXTI3_IRQHandler+0x68>)
 8002160:	2202      	movs	r2, #2
 8002162:	701a      	strb	r2, [r3, #0]
    }        
				
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <EXTI3_IRQHandler+0x64>)
 8002166:	2208      	movs	r2, #8
 8002168:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_3);
 800216a:	2008      	movs	r0, #8
 800216c:	f000 fc78 	bl	8002a60 <HAL_GPIO_EXTI_Callback>
  }

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002170:	2008      	movs	r0, #8
 8002172:	f000 fc5d 	bl	8002a30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40010400 	.word	0x40010400
 8002180:	200002b0 	.word	0x200002b0
 8002184:	40011000 	.word	0x40011000
 8002188:	40011400 	.word	0x40011400

0800218c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
 800219c:	e00a      	b.n	80021b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800219e:	f3af 8000 	nop.w
 80021a2:	4601      	mov	r1, r0
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	1c5a      	adds	r2, r3, #1
 80021a8:	60ba      	str	r2, [r7, #8]
 80021aa:	b2ca      	uxtb	r2, r1
 80021ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	3301      	adds	r3, #1
 80021b2:	617b      	str	r3, [r7, #20]
 80021b4:	697a      	ldr	r2, [r7, #20]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	dbf0      	blt.n	800219e <_read+0x12>
	}

return len;
 80021bc:	687b      	ldr	r3, [r7, #4]
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3718      	adds	r7, #24
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b086      	sub	sp, #24
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	60f8      	str	r0, [r7, #12]
 80021ce:	60b9      	str	r1, [r7, #8]
 80021d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d2:	2300      	movs	r3, #0
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	e009      	b.n	80021ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	1c5a      	adds	r2, r3, #1
 80021dc:	60ba      	str	r2, [r7, #8]
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	3301      	adds	r3, #1
 80021ea:	617b      	str	r3, [r7, #20]
 80021ec:	697a      	ldr	r2, [r7, #20]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	dbf1      	blt.n	80021d8 <_write+0x12>
	}
	return len;
 80021f4:	687b      	ldr	r3, [r7, #4]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3718      	adds	r7, #24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <_close>:

int _close(int file)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
	return -1;
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
}
 800220a:	4618      	mov	r0, r3
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	bc80      	pop	{r7}
 8002212:	4770      	bx	lr

08002214 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002224:	605a      	str	r2, [r3, #4]
	return 0;
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr

08002232 <_isatty>:

int _isatty(int file)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
	return 1;
 800223a:	2301      	movs	r3, #1
}
 800223c:	4618      	mov	r0, r3
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr

08002246 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002246:	b480      	push	{r7}
 8002248:	b085      	sub	sp, #20
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
	return 0;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr
	...

08002260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002268:	4a14      	ldr	r2, [pc, #80]	; (80022bc <_sbrk+0x5c>)
 800226a:	4b15      	ldr	r3, [pc, #84]	; (80022c0 <_sbrk+0x60>)
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002274:	4b13      	ldr	r3, [pc, #76]	; (80022c4 <_sbrk+0x64>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d102      	bne.n	8002282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <_sbrk+0x64>)
 800227e:	4a12      	ldr	r2, [pc, #72]	; (80022c8 <_sbrk+0x68>)
 8002280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002282:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <_sbrk+0x64>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4413      	add	r3, r2
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	429a      	cmp	r2, r3
 800228e:	d207      	bcs.n	80022a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002290:	f002 ff98 	bl	80051c4 <__errno>
 8002294:	4603      	mov	r3, r0
 8002296:	220c      	movs	r2, #12
 8002298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800229a:	f04f 33ff 	mov.w	r3, #4294967295
 800229e:	e009      	b.n	80022b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022a0:	4b08      	ldr	r3, [pc, #32]	; (80022c4 <_sbrk+0x64>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022a6:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <_sbrk+0x64>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	4a05      	ldr	r2, [pc, #20]	; (80022c4 <_sbrk+0x64>)
 80022b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022b2:	68fb      	ldr	r3, [r7, #12]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20010000 	.word	0x20010000
 80022c0:	00000400 	.word	0x00000400
 80022c4:	200002b8 	.word	0x200002b8
 80022c8:	200002d0 	.word	0x200002d0

080022cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80022d0:	4b15      	ldr	r3, [pc, #84]	; (8002328 <SystemInit+0x5c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a14      	ldr	r2, [pc, #80]	; (8002328 <SystemInit+0x5c>)
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80022dc:	4b12      	ldr	r3, [pc, #72]	; (8002328 <SystemInit+0x5c>)
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	4911      	ldr	r1, [pc, #68]	; (8002328 <SystemInit+0x5c>)
 80022e2:	4b12      	ldr	r3, [pc, #72]	; (800232c <SystemInit+0x60>)
 80022e4:	4013      	ands	r3, r2
 80022e6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80022e8:	4b0f      	ldr	r3, [pc, #60]	; (8002328 <SystemInit+0x5c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a0e      	ldr	r2, [pc, #56]	; (8002328 <SystemInit+0x5c>)
 80022ee:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80022f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022f8:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <SystemInit+0x5c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <SystemInit+0x5c>)
 80022fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002302:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002304:	4b08      	ldr	r3, [pc, #32]	; (8002328 <SystemInit+0x5c>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	4a07      	ldr	r2, [pc, #28]	; (8002328 <SystemInit+0x5c>)
 800230a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800230e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002310:	4b05      	ldr	r3, [pc, #20]	; (8002328 <SystemInit+0x5c>)
 8002312:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002316:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002318:	4b05      	ldr	r3, [pc, #20]	; (8002330 <SystemInit+0x64>)
 800231a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800231e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr
 8002328:	40021000 	.word	0x40021000
 800232c:	f8ff0000 	.word	0xf8ff0000
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002334:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002336:	e003      	b.n	8002340 <LoopCopyDataInit>

08002338 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800233a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800233c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800233e:	3104      	adds	r1, #4

08002340 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002340:	480a      	ldr	r0, [pc, #40]	; (800236c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002342:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002344:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002346:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002348:	d3f6      	bcc.n	8002338 <CopyDataInit>
  ldr r2, =_sbss
 800234a:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800234c:	e002      	b.n	8002354 <LoopFillZerobss>

0800234e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800234e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002350:	f842 3b04 	str.w	r3, [r2], #4

08002354 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002354:	4b08      	ldr	r3, [pc, #32]	; (8002378 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002356:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002358:	d3f9      	bcc.n	800234e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800235a:	f7ff ffb7 	bl	80022cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800235e:	f002 ff37 	bl	80051d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002362:	f7fe ff33 	bl	80011cc <main>
  bx lr
 8002366:	4770      	bx	lr
  ldr r3, =_sidata
 8002368:	08006e8c 	.word	0x08006e8c
  ldr r0, =_sdata
 800236c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002370:	20000120 	.word	0x20000120
  ldr r2, =_sbss
 8002374:	20000120 	.word	0x20000120
  ldr r3, = _ebss
 8002378:	200002d0 	.word	0x200002d0

0800237c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800237c:	e7fe      	b.n	800237c <ADC1_2_IRQHandler>
	...

08002380 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002384:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <HAL_Init+0x28>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a07      	ldr	r2, [pc, #28]	; (80023a8 <HAL_Init+0x28>)
 800238a:	f043 0310 	orr.w	r3, r3, #16
 800238e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002390:	2003      	movs	r0, #3
 8002392:	f000 f943 	bl	800261c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002396:	2000      	movs	r0, #0
 8002398:	f000 f808 	bl	80023ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800239c:	f7ff fd18 	bl	8001dd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40022000 	.word	0x40022000

080023ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023b4:	4b12      	ldr	r3, [pc, #72]	; (8002400 <HAL_InitTick+0x54>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <HAL_InitTick+0x58>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	4619      	mov	r1, r3
 80023be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f95b 	bl	8002686 <HAL_SYSTICK_Config>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e00e      	b.n	80023f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b0f      	cmp	r3, #15
 80023de:	d80a      	bhi.n	80023f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023e0:	2200      	movs	r2, #0
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	f04f 30ff 	mov.w	r0, #4294967295
 80023e8:	f000 f923 	bl	8002632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ec:	4a06      	ldr	r2, [pc, #24]	; (8002408 <HAL_InitTick+0x5c>)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	e000      	b.n	80023f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	200000b0 	.word	0x200000b0
 8002404:	200000b8 	.word	0x200000b8
 8002408:	200000b4 	.word	0x200000b4

0800240c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <HAL_IncTick+0x1c>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	461a      	mov	r2, r3
 8002416:	4b05      	ldr	r3, [pc, #20]	; (800242c <HAL_IncTick+0x20>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4413      	add	r3, r2
 800241c:	4a03      	ldr	r2, [pc, #12]	; (800242c <HAL_IncTick+0x20>)
 800241e:	6013      	str	r3, [r2, #0]
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr
 8002428:	200000b8 	.word	0x200000b8
 800242c:	200002bc 	.word	0x200002bc

08002430 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return uwTick;
 8002434:	4b02      	ldr	r3, [pc, #8]	; (8002440 <HAL_GetTick+0x10>)
 8002436:	681b      	ldr	r3, [r3, #0]
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr
 8002440:	200002bc 	.word	0x200002bc

08002444 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800244c:	f7ff fff0 	bl	8002430 <HAL_GetTick>
 8002450:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245c:	d005      	beq.n	800246a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800245e:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <HAL_Delay+0x44>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	461a      	mov	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	4413      	add	r3, r2
 8002468:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800246a:	bf00      	nop
 800246c:	f7ff ffe0 	bl	8002430 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	429a      	cmp	r2, r3
 800247a:	d8f7      	bhi.n	800246c <HAL_Delay+0x28>
  {
  }
}
 800247c:	bf00      	nop
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	200000b8 	.word	0x200000b8

0800248c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <NVIC_SetPriorityGrouping+0x44>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024a8:	4013      	ands	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024be:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <NVIC_SetPriorityGrouping+0x44>)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	60d3      	str	r3, [r2, #12]
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <NVIC_GetPriorityGrouping+0x18>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	0a1b      	lsrs	r3, r3, #8
 80024de:	f003 0307 	and.w	r3, r3, #7
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	f003 021f 	and.w	r2, r3, #31
 8002500:	4906      	ldr	r1, [pc, #24]	; (800251c <NVIC_EnableIRQ+0x2c>)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	2001      	movs	r0, #1
 800250a:	fa00 f202 	lsl.w	r2, r0, r2
 800250e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr
 800251c:	e000e100 	.word	0xe000e100

08002520 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	6039      	str	r1, [r7, #0]
 800252a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800252c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002530:	2b00      	cmp	r3, #0
 8002532:	da0b      	bge.n	800254c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	b2da      	uxtb	r2, r3
 8002538:	490c      	ldr	r1, [pc, #48]	; (800256c <NVIC_SetPriority+0x4c>)
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	f003 030f 	and.w	r3, r3, #15
 8002540:	3b04      	subs	r3, #4
 8002542:	0112      	lsls	r2, r2, #4
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	440b      	add	r3, r1
 8002548:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800254a:	e009      	b.n	8002560 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	b2da      	uxtb	r2, r3
 8002550:	4907      	ldr	r1, [pc, #28]	; (8002570 <NVIC_SetPriority+0x50>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	0112      	lsls	r2, r2, #4
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	440b      	add	r3, r1
 800255c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	e000ed00 	.word	0xe000ed00
 8002570:	e000e100 	.word	0xe000e100

08002574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002574:	b480      	push	{r7}
 8002576:	b089      	sub	sp, #36	; 0x24
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f003 0307 	and.w	r3, r3, #7
 8002586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f1c3 0307 	rsb	r3, r3, #7
 800258e:	2b04      	cmp	r3, #4
 8002590:	bf28      	it	cs
 8002592:	2304      	movcs	r3, #4
 8002594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	3304      	adds	r3, #4
 800259a:	2b06      	cmp	r3, #6
 800259c:	d902      	bls.n	80025a4 <NVIC_EncodePriority+0x30>
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3b03      	subs	r3, #3
 80025a2:	e000      	b.n	80025a6 <NVIC_EncodePriority+0x32>
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a8:	f04f 32ff 	mov.w	r2, #4294967295
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43da      	mvns	r2, r3
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	401a      	ands	r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025bc:	f04f 31ff 	mov.w	r1, #4294967295
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	fa01 f303 	lsl.w	r3, r1, r3
 80025c6:	43d9      	mvns	r1, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025cc:	4313      	orrs	r3, r2
         );
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3724      	adds	r7, #36	; 0x24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025e8:	d301      	bcc.n	80025ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ea:	2301      	movs	r3, #1
 80025ec:	e00f      	b.n	800260e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ee:	4a0a      	ldr	r2, [pc, #40]	; (8002618 <SysTick_Config+0x40>)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025f6:	210f      	movs	r1, #15
 80025f8:	f04f 30ff 	mov.w	r0, #4294967295
 80025fc:	f7ff ff90 	bl	8002520 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002600:	4b05      	ldr	r3, [pc, #20]	; (8002618 <SysTick_Config+0x40>)
 8002602:	2200      	movs	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002606:	4b04      	ldr	r3, [pc, #16]	; (8002618 <SysTick_Config+0x40>)
 8002608:	2207      	movs	r2, #7
 800260a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	e000e010 	.word	0xe000e010

0800261c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff ff31 	bl	800248c <NVIC_SetPriorityGrouping>
}
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002632:	b580      	push	{r7, lr}
 8002634:	b086      	sub	sp, #24
 8002636:	af00      	add	r7, sp, #0
 8002638:	4603      	mov	r3, r0
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
 800263e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002640:	2300      	movs	r3, #0
 8002642:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002644:	f7ff ff46 	bl	80024d4 <NVIC_GetPriorityGrouping>
 8002648:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	68b9      	ldr	r1, [r7, #8]
 800264e:	6978      	ldr	r0, [r7, #20]
 8002650:	f7ff ff90 	bl	8002574 <NVIC_EncodePriority>
 8002654:	4602      	mov	r2, r0
 8002656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800265a:	4611      	mov	r1, r2
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ff5f 	bl	8002520 <NVIC_SetPriority>
}
 8002662:	bf00      	nop
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	4603      	mov	r3, r0
 8002672:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff39 	bl	80024f0 <NVIC_EnableIRQ>
}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7ff ffa2 	bl	80025d8 <SysTick_Config>
 8002694:	4603      	mov	r3, r0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b08b      	sub	sp, #44	; 0x2c
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80026ba:	2300      	movs	r3, #0
 80026bc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80026be:	2300      	movs	r3, #0
 80026c0:	627b      	str	r3, [r7, #36]	; 0x24
 80026c2:	e179      	b.n	80029b8 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80026c4:	2201      	movs	r2, #1
 80026c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	69fa      	ldr	r2, [r7, #28]
 80026d4:	4013      	ands	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	429a      	cmp	r2, r3
 80026de:	f040 8168 	bne.w	80029b2 <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	4a96      	ldr	r2, [pc, #600]	; (8002940 <HAL_GPIO_Init+0x2a0>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d05e      	beq.n	80027aa <HAL_GPIO_Init+0x10a>
 80026ec:	4a94      	ldr	r2, [pc, #592]	; (8002940 <HAL_GPIO_Init+0x2a0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d875      	bhi.n	80027de <HAL_GPIO_Init+0x13e>
 80026f2:	4a94      	ldr	r2, [pc, #592]	; (8002944 <HAL_GPIO_Init+0x2a4>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d058      	beq.n	80027aa <HAL_GPIO_Init+0x10a>
 80026f8:	4a92      	ldr	r2, [pc, #584]	; (8002944 <HAL_GPIO_Init+0x2a4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d86f      	bhi.n	80027de <HAL_GPIO_Init+0x13e>
 80026fe:	4a92      	ldr	r2, [pc, #584]	; (8002948 <HAL_GPIO_Init+0x2a8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d052      	beq.n	80027aa <HAL_GPIO_Init+0x10a>
 8002704:	4a90      	ldr	r2, [pc, #576]	; (8002948 <HAL_GPIO_Init+0x2a8>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d869      	bhi.n	80027de <HAL_GPIO_Init+0x13e>
 800270a:	4a90      	ldr	r2, [pc, #576]	; (800294c <HAL_GPIO_Init+0x2ac>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d04c      	beq.n	80027aa <HAL_GPIO_Init+0x10a>
 8002710:	4a8e      	ldr	r2, [pc, #568]	; (800294c <HAL_GPIO_Init+0x2ac>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d863      	bhi.n	80027de <HAL_GPIO_Init+0x13e>
 8002716:	4a8e      	ldr	r2, [pc, #568]	; (8002950 <HAL_GPIO_Init+0x2b0>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d046      	beq.n	80027aa <HAL_GPIO_Init+0x10a>
 800271c:	4a8c      	ldr	r2, [pc, #560]	; (8002950 <HAL_GPIO_Init+0x2b0>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d85d      	bhi.n	80027de <HAL_GPIO_Init+0x13e>
 8002722:	2b12      	cmp	r3, #18
 8002724:	d82a      	bhi.n	800277c <HAL_GPIO_Init+0xdc>
 8002726:	2b12      	cmp	r3, #18
 8002728:	d859      	bhi.n	80027de <HAL_GPIO_Init+0x13e>
 800272a:	a201      	add	r2, pc, #4	; (adr r2, 8002730 <HAL_GPIO_Init+0x90>)
 800272c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002730:	080027ab 	.word	0x080027ab
 8002734:	08002785 	.word	0x08002785
 8002738:	08002797 	.word	0x08002797
 800273c:	080027d9 	.word	0x080027d9
 8002740:	080027df 	.word	0x080027df
 8002744:	080027df 	.word	0x080027df
 8002748:	080027df 	.word	0x080027df
 800274c:	080027df 	.word	0x080027df
 8002750:	080027df 	.word	0x080027df
 8002754:	080027df 	.word	0x080027df
 8002758:	080027df 	.word	0x080027df
 800275c:	080027df 	.word	0x080027df
 8002760:	080027df 	.word	0x080027df
 8002764:	080027df 	.word	0x080027df
 8002768:	080027df 	.word	0x080027df
 800276c:	080027df 	.word	0x080027df
 8002770:	080027df 	.word	0x080027df
 8002774:	0800278d 	.word	0x0800278d
 8002778:	080027a1 	.word	0x080027a1
 800277c:	4a75      	ldr	r2, [pc, #468]	; (8002954 <HAL_GPIO_Init+0x2b4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d013      	beq.n	80027aa <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002782:	e02c      	b.n	80027de <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	623b      	str	r3, [r7, #32]
          break;
 800278a:	e029      	b.n	80027e0 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	3304      	adds	r3, #4
 8002792:	623b      	str	r3, [r7, #32]
          break;
 8002794:	e024      	b.n	80027e0 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	3308      	adds	r3, #8
 800279c:	623b      	str	r3, [r7, #32]
          break;
 800279e:	e01f      	b.n	80027e0 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	330c      	adds	r3, #12
 80027a6:	623b      	str	r3, [r7, #32]
          break;
 80027a8:	e01a      	b.n	80027e0 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d102      	bne.n	80027b8 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027b2:	2304      	movs	r3, #4
 80027b4:	623b      	str	r3, [r7, #32]
          break;
 80027b6:	e013      	b.n	80027e0 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d105      	bne.n	80027cc <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027c0:	2308      	movs	r3, #8
 80027c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69fa      	ldr	r2, [r7, #28]
 80027c8:	611a      	str	r2, [r3, #16]
          break;
 80027ca:	e009      	b.n	80027e0 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027cc:	2308      	movs	r3, #8
 80027ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69fa      	ldr	r2, [r7, #28]
 80027d4:	615a      	str	r2, [r3, #20]
          break;
 80027d6:	e003      	b.n	80027e0 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027d8:	2300      	movs	r3, #0
 80027da:	623b      	str	r3, [r7, #32]
          break;
 80027dc:	e000      	b.n	80027e0 <HAL_GPIO_Init+0x140>
          break;
 80027de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	2bff      	cmp	r3, #255	; 0xff
 80027e4:	d801      	bhi.n	80027ea <HAL_GPIO_Init+0x14a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	e001      	b.n	80027ee <HAL_GPIO_Init+0x14e>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	3304      	adds	r3, #4
 80027ee:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	2bff      	cmp	r3, #255	; 0xff
 80027f4:	d802      	bhi.n	80027fc <HAL_GPIO_Init+0x15c>
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	e002      	b.n	8002802 <HAL_GPIO_Init+0x162>
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fe:	3b08      	subs	r3, #8
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	210f      	movs	r1, #15
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	fa01 f303 	lsl.w	r3, r1, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	401a      	ands	r2, r3
 8002814:	6a39      	ldr	r1, [r7, #32]
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	fa01 f303 	lsl.w	r3, r1, r3
 800281c:	431a      	orrs	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 80c1 	beq.w	80029b2 <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002830:	4b49      	ldr	r3, [pc, #292]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	4a48      	ldr	r2, [pc, #288]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	6193      	str	r3, [r2, #24]
 800283c:	4b46      	ldr	r3, [pc, #280]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	60bb      	str	r3, [r7, #8]
 8002846:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8002848:	4a44      	ldr	r2, [pc, #272]	; (800295c <HAL_GPIO_Init+0x2bc>)
 800284a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284c:	089b      	lsrs	r3, r3, #2
 800284e:	3302      	adds	r3, #2
 8002850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002854:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	f003 0303 	and.w	r3, r3, #3
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	220f      	movs	r2, #15
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	43db      	mvns	r3, r3
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	4013      	ands	r3, r2
 800286a:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a3c      	ldr	r2, [pc, #240]	; (8002960 <HAL_GPIO_Init+0x2c0>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d01f      	beq.n	80028b4 <HAL_GPIO_Init+0x214>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	4a3b      	ldr	r2, [pc, #236]	; (8002964 <HAL_GPIO_Init+0x2c4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d019      	beq.n	80028b0 <HAL_GPIO_Init+0x210>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a3a      	ldr	r2, [pc, #232]	; (8002968 <HAL_GPIO_Init+0x2c8>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d013      	beq.n	80028ac <HAL_GPIO_Init+0x20c>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a39      	ldr	r2, [pc, #228]	; (800296c <HAL_GPIO_Init+0x2cc>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d00d      	beq.n	80028a8 <HAL_GPIO_Init+0x208>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a38      	ldr	r2, [pc, #224]	; (8002970 <HAL_GPIO_Init+0x2d0>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d007      	beq.n	80028a4 <HAL_GPIO_Init+0x204>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a37      	ldr	r2, [pc, #220]	; (8002974 <HAL_GPIO_Init+0x2d4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d101      	bne.n	80028a0 <HAL_GPIO_Init+0x200>
 800289c:	2305      	movs	r3, #5
 800289e:	e00a      	b.n	80028b6 <HAL_GPIO_Init+0x216>
 80028a0:	2306      	movs	r3, #6
 80028a2:	e008      	b.n	80028b6 <HAL_GPIO_Init+0x216>
 80028a4:	2304      	movs	r3, #4
 80028a6:	e006      	b.n	80028b6 <HAL_GPIO_Init+0x216>
 80028a8:	2303      	movs	r3, #3
 80028aa:	e004      	b.n	80028b6 <HAL_GPIO_Init+0x216>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e002      	b.n	80028b6 <HAL_GPIO_Init+0x216>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <HAL_GPIO_Init+0x216>
 80028b4:	2300      	movs	r3, #0
 80028b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b8:	f002 0203 	and.w	r2, r2, #3
 80028bc:	0092      	lsls	r2, r2, #2
 80028be:	4093      	lsls	r3, r2
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80028c6:	4925      	ldr	r1, [pc, #148]	; (800295c <HAL_GPIO_Init+0x2bc>)
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	3302      	adds	r3, #2
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d006      	beq.n	80028ee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028e0:	4b25      	ldr	r3, [pc, #148]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4924      	ldr	r1, [pc, #144]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	600b      	str	r3, [r1, #0]
 80028ec:	e006      	b.n	80028fc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028ee:	4b22      	ldr	r3, [pc, #136]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	43db      	mvns	r3, r3
 80028f6:	4920      	ldr	r1, [pc, #128]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002908:	4b1b      	ldr	r3, [pc, #108]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	491a      	ldr	r1, [pc, #104]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	4313      	orrs	r3, r2
 8002912:	604b      	str	r3, [r1, #4]
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002916:	4b18      	ldr	r3, [pc, #96]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	43db      	mvns	r3, r3
 800291e:	4916      	ldr	r1, [pc, #88]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 8002920:	4013      	ands	r3, r2
 8002922:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d025      	beq.n	800297c <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002930:	4b11      	ldr	r3, [pc, #68]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	4910      	ldr	r1, [pc, #64]	; (8002978 <HAL_GPIO_Init+0x2d8>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	608b      	str	r3, [r1, #8]
 800293c:	e025      	b.n	800298a <HAL_GPIO_Init+0x2ea>
 800293e:	bf00      	nop
 8002940:	10320000 	.word	0x10320000
 8002944:	10310000 	.word	0x10310000
 8002948:	10220000 	.word	0x10220000
 800294c:	10210000 	.word	0x10210000
 8002950:	10120000 	.word	0x10120000
 8002954:	10110000 	.word	0x10110000
 8002958:	40021000 	.word	0x40021000
 800295c:	40010000 	.word	0x40010000
 8002960:	40010800 	.word	0x40010800
 8002964:	40010c00 	.word	0x40010c00
 8002968:	40011000 	.word	0x40011000
 800296c:	40011400 	.word	0x40011400
 8002970:	40011800 	.word	0x40011800
 8002974:	40011c00 	.word	0x40011c00
 8002978:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800297c:	4b13      	ldr	r3, [pc, #76]	; (80029cc <HAL_GPIO_Init+0x32c>)
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	43db      	mvns	r3, r3
 8002984:	4911      	ldr	r1, [pc, #68]	; (80029cc <HAL_GPIO_Init+0x32c>)
 8002986:	4013      	ands	r3, r2
 8002988:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d006      	beq.n	80029a4 <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002996:	4b0d      	ldr	r3, [pc, #52]	; (80029cc <HAL_GPIO_Init+0x32c>)
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	490c      	ldr	r1, [pc, #48]	; (80029cc <HAL_GPIO_Init+0x32c>)
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	4313      	orrs	r3, r2
 80029a0:	60cb      	str	r3, [r1, #12]
 80029a2:	e006      	b.n	80029b2 <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029a4:	4b09      	ldr	r3, [pc, #36]	; (80029cc <HAL_GPIO_Init+0x32c>)
 80029a6:	68da      	ldr	r2, [r3, #12]
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	4907      	ldr	r1, [pc, #28]	; (80029cc <HAL_GPIO_Init+0x32c>)
 80029ae:	4013      	ands	r3, r2
 80029b0:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b4:	3301      	adds	r3, #1
 80029b6:	627b      	str	r3, [r7, #36]	; 0x24
 80029b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ba:	2b0f      	cmp	r3, #15
 80029bc:	f67f ae82 	bls.w	80026c4 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80029c0:	bf00      	nop
 80029c2:	bf00      	nop
 80029c4:	372c      	adds	r7, #44	; 0x2c
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	40010400 	.word	0x40010400

080029d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	887b      	ldrh	r3, [r7, #2]
 80029e2:	4013      	ands	r3, r2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d002      	beq.n	80029ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029e8:	2301      	movs	r3, #1
 80029ea:	73fb      	strb	r3, [r7, #15]
 80029ec:	e001      	b.n	80029f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ee:	2300      	movs	r3, #0
 80029f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr

080029fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	460b      	mov	r3, r1
 8002a08:	807b      	strh	r3, [r7, #2]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a0e:	787b      	ldrb	r3, [r7, #1]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a14:	887a      	ldrh	r2, [r7, #2]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a1a:	e003      	b.n	8002a24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a1c:	887b      	ldrh	r3, [r7, #2]
 8002a1e:	041a      	lsls	r2, r3, #16
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	611a      	str	r2, [r3, #16]
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr
	...

08002a30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a3a:	4b08      	ldr	r3, [pc, #32]	; (8002a5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a3c:	695a      	ldr	r2, [r3, #20]
 8002a3e:	88fb      	ldrh	r3, [r7, #6]
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d006      	beq.n	8002a54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a46:	4a05      	ldr	r2, [pc, #20]	; (8002a5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a48:	88fb      	ldrh	r3, [r7, #6]
 8002a4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a4c:	88fb      	ldrh	r3, [r7, #6]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 f806 	bl	8002a60 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40010400 	.word	0x40010400

08002a60 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 8087 	beq.w	8002b9c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a8e:	4b92      	ldr	r3, [pc, #584]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d00c      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a9a:	4b8f      	ldr	r3, [pc, #572]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d112      	bne.n	8002acc <HAL_RCC_OscConfig+0x58>
 8002aa6:	4b8c      	ldr	r3, [pc, #560]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab2:	d10b      	bne.n	8002acc <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab4:	4b88      	ldr	r3, [pc, #544]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d06c      	beq.n	8002b9a <HAL_RCC_OscConfig+0x126>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d168      	bne.n	8002b9a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e22d      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad4:	d106      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x70>
 8002ad6:	4b80      	ldr	r3, [pc, #512]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a7f      	ldr	r2, [pc, #508]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	e02e      	b.n	8002b42 <HAL_RCC_OscConfig+0xce>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10c      	bne.n	8002b06 <HAL_RCC_OscConfig+0x92>
 8002aec:	4b7a      	ldr	r3, [pc, #488]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a79      	ldr	r2, [pc, #484]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af6:	6013      	str	r3, [r2, #0]
 8002af8:	4b77      	ldr	r3, [pc, #476]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a76      	ldr	r2, [pc, #472]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002afe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b02:	6013      	str	r3, [r2, #0]
 8002b04:	e01d      	b.n	8002b42 <HAL_RCC_OscConfig+0xce>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b0e:	d10c      	bne.n	8002b2a <HAL_RCC_OscConfig+0xb6>
 8002b10:	4b71      	ldr	r3, [pc, #452]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a70      	ldr	r2, [pc, #448]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b16:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b1a:	6013      	str	r3, [r2, #0]
 8002b1c:	4b6e      	ldr	r3, [pc, #440]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a6d      	ldr	r2, [pc, #436]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b26:	6013      	str	r3, [r2, #0]
 8002b28:	e00b      	b.n	8002b42 <HAL_RCC_OscConfig+0xce>
 8002b2a:	4b6b      	ldr	r3, [pc, #428]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a6a      	ldr	r2, [pc, #424]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	4b68      	ldr	r3, [pc, #416]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a67      	ldr	r2, [pc, #412]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b40:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d013      	beq.n	8002b72 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4a:	f7ff fc71 	bl	8002430 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b52:	f7ff fc6d 	bl	8002430 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b64      	cmp	r3, #100	; 0x64
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e1e1      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b64:	4b5c      	ldr	r3, [pc, #368]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0xde>
 8002b70:	e014      	b.n	8002b9c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b72:	f7ff fc5d 	bl	8002430 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b7a:	f7ff fc59 	bl	8002430 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b64      	cmp	r3, #100	; 0x64
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e1cd      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b8c:	4b52      	ldr	r3, [pc, #328]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1f0      	bne.n	8002b7a <HAL_RCC_OscConfig+0x106>
 8002b98:	e000      	b.n	8002b9c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b9a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d063      	beq.n	8002c70 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ba8:	4b4b      	ldr	r3, [pc, #300]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 030c 	and.w	r3, r3, #12
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00b      	beq.n	8002bcc <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002bb4:	4b48      	ldr	r3, [pc, #288]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 030c 	and.w	r3, r3, #12
 8002bbc:	2b08      	cmp	r3, #8
 8002bbe:	d11c      	bne.n	8002bfa <HAL_RCC_OscConfig+0x186>
 8002bc0:	4b45      	ldr	r3, [pc, #276]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d116      	bne.n	8002bfa <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bcc:	4b42      	ldr	r3, [pc, #264]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <HAL_RCC_OscConfig+0x170>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d001      	beq.n	8002be4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e1a1      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be4:	4b3c      	ldr	r3, [pc, #240]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	4939      	ldr	r1, [pc, #228]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf8:	e03a      	b.n	8002c70 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d020      	beq.n	8002c44 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c02:	4b36      	ldr	r3, [pc, #216]	; (8002cdc <HAL_RCC_OscConfig+0x268>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c08:	f7ff fc12 	bl	8002430 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c10:	f7ff fc0e 	bl	8002430 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e182      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c22:	4b2d      	ldr	r3, [pc, #180]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f0      	beq.n	8002c10 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c2e:	4b2a      	ldr	r3, [pc, #168]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	4926      	ldr	r1, [pc, #152]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	600b      	str	r3, [r1, #0]
 8002c42:	e015      	b.n	8002c70 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c44:	4b25      	ldr	r3, [pc, #148]	; (8002cdc <HAL_RCC_OscConfig+0x268>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4a:	f7ff fbf1 	bl	8002430 <HAL_GetTick>
 8002c4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c50:	e008      	b.n	8002c64 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c52:	f7ff fbed 	bl	8002430 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e161      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c64:	4b1c      	ldr	r3, [pc, #112]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1f0      	bne.n	8002c52 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d039      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d019      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c84:	4b16      	ldr	r3, [pc, #88]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c8a:	f7ff fbd1 	bl	8002430 <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c92:	f7ff fbcd 	bl	8002430 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e141      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ca4:	4b0c      	ldr	r3, [pc, #48]	; (8002cd8 <HAL_RCC_OscConfig+0x264>)
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0f0      	beq.n	8002c92 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	f000 fb17 	bl	80032e4 <RCC_Delay>
 8002cb6:	e01b      	b.n	8002cf0 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cb8:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <HAL_RCC_OscConfig+0x26c>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbe:	f7ff fbb7 	bl	8002430 <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc4:	e00e      	b.n	8002ce4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cc6:	f7ff fbb3 	bl	8002430 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d907      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e127      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	42420000 	.word	0x42420000
 8002ce0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce4:	4b92      	ldr	r3, [pc, #584]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1ea      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 80a6 	beq.w	8002e4a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d02:	4b8b      	ldr	r3, [pc, #556]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10d      	bne.n	8002d2a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d0e:	4b88      	ldr	r3, [pc, #544]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	4a87      	ldr	r2, [pc, #540]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d18:	61d3      	str	r3, [r2, #28]
 8002d1a:	4b85      	ldr	r3, [pc, #532]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d26:	2301      	movs	r3, #1
 8002d28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d2a:	4b82      	ldr	r3, [pc, #520]	; (8002f34 <HAL_RCC_OscConfig+0x4c0>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d118      	bne.n	8002d68 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d36:	4b7f      	ldr	r3, [pc, #508]	; (8002f34 <HAL_RCC_OscConfig+0x4c0>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a7e      	ldr	r2, [pc, #504]	; (8002f34 <HAL_RCC_OscConfig+0x4c0>)
 8002d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d42:	f7ff fb75 	bl	8002430 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d4a:	f7ff fb71 	bl	8002430 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b64      	cmp	r3, #100	; 0x64
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e0e5      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d5c:	4b75      	ldr	r3, [pc, #468]	; (8002f34 <HAL_RCC_OscConfig+0x4c0>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0f0      	beq.n	8002d4a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d106      	bne.n	8002d7e <HAL_RCC_OscConfig+0x30a>
 8002d70:	4b6f      	ldr	r3, [pc, #444]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	4a6e      	ldr	r2, [pc, #440]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d76:	f043 0301 	orr.w	r3, r3, #1
 8002d7a:	6213      	str	r3, [r2, #32]
 8002d7c:	e02d      	b.n	8002dda <HAL_RCC_OscConfig+0x366>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10c      	bne.n	8002da0 <HAL_RCC_OscConfig+0x32c>
 8002d86:	4b6a      	ldr	r3, [pc, #424]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	4a69      	ldr	r2, [pc, #420]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	6213      	str	r3, [r2, #32]
 8002d92:	4b67      	ldr	r3, [pc, #412]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	4a66      	ldr	r2, [pc, #408]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002d98:	f023 0304 	bic.w	r3, r3, #4
 8002d9c:	6213      	str	r3, [r2, #32]
 8002d9e:	e01c      	b.n	8002dda <HAL_RCC_OscConfig+0x366>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b05      	cmp	r3, #5
 8002da6:	d10c      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x34e>
 8002da8:	4b61      	ldr	r3, [pc, #388]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	4a60      	ldr	r2, [pc, #384]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002dae:	f043 0304 	orr.w	r3, r3, #4
 8002db2:	6213      	str	r3, [r2, #32]
 8002db4:	4b5e      	ldr	r3, [pc, #376]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	4a5d      	ldr	r2, [pc, #372]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6213      	str	r3, [r2, #32]
 8002dc0:	e00b      	b.n	8002dda <HAL_RCC_OscConfig+0x366>
 8002dc2:	4b5b      	ldr	r3, [pc, #364]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	4a5a      	ldr	r2, [pc, #360]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002dc8:	f023 0301 	bic.w	r3, r3, #1
 8002dcc:	6213      	str	r3, [r2, #32]
 8002dce:	4b58      	ldr	r3, [pc, #352]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	4a57      	ldr	r2, [pc, #348]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002dd4:	f023 0304 	bic.w	r3, r3, #4
 8002dd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d015      	beq.n	8002e0e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de2:	f7ff fb25 	bl	8002430 <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de8:	e00a      	b.n	8002e00 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dea:	f7ff fb21 	bl	8002430 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e093      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e00:	4b4b      	ldr	r3, [pc, #300]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0ee      	beq.n	8002dea <HAL_RCC_OscConfig+0x376>
 8002e0c:	e014      	b.n	8002e38 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e0e:	f7ff fb0f 	bl	8002430 <HAL_GetTick>
 8002e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e14:	e00a      	b.n	8002e2c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e16:	f7ff fb0b 	bl	8002430 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e07d      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e2c:	4b40      	ldr	r3, [pc, #256]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	f003 0302 	and.w	r3, r3, #2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1ee      	bne.n	8002e16 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e38:	7dfb      	ldrb	r3, [r7, #23]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d105      	bne.n	8002e4a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e3e:	4b3c      	ldr	r3, [pc, #240]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	4a3b      	ldr	r2, [pc, #236]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002e44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d069      	beq.n	8002f26 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e52:	4b37      	ldr	r3, [pc, #220]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f003 030c 	and.w	r3, r3, #12
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d061      	beq.n	8002f22 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d146      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e66:	4b34      	ldr	r3, [pc, #208]	; (8002f38 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6c:	f7ff fae0 	bl	8002430 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e74:	f7ff fadc 	bl	8002430 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e050      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e86:	4b2a      	ldr	r3, [pc, #168]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e9a:	d108      	bne.n	8002eae <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e9c:	4b24      	ldr	r3, [pc, #144]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	4921      	ldr	r1, [pc, #132]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eae:	4b20      	ldr	r3, [pc, #128]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a19      	ldr	r1, [r3, #32]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	430b      	orrs	r3, r1
 8002ec0:	491b      	ldr	r1, [pc, #108]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ec6:	4b1c      	ldr	r3, [pc, #112]	; (8002f38 <HAL_RCC_OscConfig+0x4c4>)
 8002ec8:	2201      	movs	r2, #1
 8002eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ecc:	f7ff fab0 	bl	8002430 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed4:	f7ff faac 	bl	8002430 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e020      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ee6:	4b12      	ldr	r3, [pc, #72]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d0f0      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x460>
 8002ef2:	e018      	b.n	8002f26 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef4:	4b10      	ldr	r3, [pc, #64]	; (8002f38 <HAL_RCC_OscConfig+0x4c4>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efa:	f7ff fa99 	bl	8002430 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f02:	f7ff fa95 	bl	8002430 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e009      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f14:	4b06      	ldr	r3, [pc, #24]	; (8002f30 <HAL_RCC_OscConfig+0x4bc>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1f0      	bne.n	8002f02 <HAL_RCC_OscConfig+0x48e>
 8002f20:	e001      	b.n	8002f26 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40021000 	.word	0x40021000
 8002f34:	40007000 	.word	0x40007000
 8002f38:	42420060 	.word	0x42420060

08002f3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f46:	2300      	movs	r3, #0
 8002f48:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002f4a:	4b7e      	ldr	r3, [pc, #504]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d910      	bls.n	8002f7a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f58:	4b7a      	ldr	r3, [pc, #488]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f023 0207 	bic.w	r2, r3, #7
 8002f60:	4978      	ldr	r1, [pc, #480]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f68:	4b76      	ldr	r3, [pc, #472]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d001      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e0e0      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d020      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0304 	and.w	r3, r3, #4
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d005      	beq.n	8002f9e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f92:	4b6d      	ldr	r3, [pc, #436]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4a6c      	ldr	r2, [pc, #432]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002f98:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f9c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d005      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002faa:	4b67      	ldr	r3, [pc, #412]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4a66      	ldr	r2, [pc, #408]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002fb0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002fb4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb6:	4b64      	ldr	r3, [pc, #400]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	4961      	ldr	r1, [pc, #388]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d06a      	beq.n	80030aa <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d107      	bne.n	8002fec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fdc:	4b5a      	ldr	r3, [pc, #360]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d115      	bne.n	8003014 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0a7      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d107      	bne.n	8003004 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ff4:	4b54      	ldr	r3, [pc, #336]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d109      	bne.n	8003014 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e09b      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003004:	4b50      	ldr	r3, [pc, #320]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e093      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003014:	4b4c      	ldr	r3, [pc, #304]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f023 0203 	bic.w	r2, r3, #3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	4949      	ldr	r1, [pc, #292]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8003022:	4313      	orrs	r3, r2
 8003024:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003026:	f7ff fa03 	bl	8002430 <HAL_GetTick>
 800302a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d112      	bne.n	800305a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003034:	e00a      	b.n	800304c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003036:	f7ff f9fb 	bl	8002430 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	f241 3288 	movw	r2, #5000	; 0x1388
 8003044:	4293      	cmp	r3, r2
 8003046:	d901      	bls.n	800304c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e077      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800304c:	4b3e      	ldr	r3, [pc, #248]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 030c 	and.w	r3, r3, #12
 8003054:	2b04      	cmp	r3, #4
 8003056:	d1ee      	bne.n	8003036 <HAL_RCC_ClockConfig+0xfa>
 8003058:	e027      	b.n	80030aa <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d11d      	bne.n	800309e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003062:	e00a      	b.n	800307a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003064:	f7ff f9e4 	bl	8002430 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003072:	4293      	cmp	r3, r2
 8003074:	d901      	bls.n	800307a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e060      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800307a:	4b33      	ldr	r3, [pc, #204]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	2b08      	cmp	r3, #8
 8003084:	d1ee      	bne.n	8003064 <HAL_RCC_ClockConfig+0x128>
 8003086:	e010      	b.n	80030aa <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003088:	f7ff f9d2 	bl	8002430 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	f241 3288 	movw	r2, #5000	; 0x1388
 8003096:	4293      	cmp	r3, r2
 8003098:	d901      	bls.n	800309e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e04e      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800309e:	4b2a      	ldr	r3, [pc, #168]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1ee      	bne.n	8003088 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80030aa:	4b26      	ldr	r3, [pc, #152]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0307 	and.w	r3, r3, #7
 80030b2:	683a      	ldr	r2, [r7, #0]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d210      	bcs.n	80030da <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b8:	4b22      	ldr	r3, [pc, #136]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f023 0207 	bic.w	r2, r3, #7
 80030c0:	4920      	ldr	r1, [pc, #128]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030c8:	4b1e      	ldr	r3, [pc, #120]	; (8003144 <HAL_RCC_ClockConfig+0x208>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	683a      	ldr	r2, [r7, #0]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d001      	beq.n	80030da <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e030      	b.n	800313c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d008      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030e6:	4b18      	ldr	r3, [pc, #96]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	4915      	ldr	r1, [pc, #84]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	2b00      	cmp	r3, #0
 8003102:	d009      	beq.n	8003118 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003104:	4b10      	ldr	r3, [pc, #64]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	00db      	lsls	r3, r3, #3
 8003112:	490d      	ldr	r1, [pc, #52]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8003114:	4313      	orrs	r3, r2
 8003116:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003118:	f000 f854 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 800311c:	4602      	mov	r2, r0
 800311e:	4b0a      	ldr	r3, [pc, #40]	; (8003148 <HAL_RCC_ClockConfig+0x20c>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	091b      	lsrs	r3, r3, #4
 8003124:	f003 030f 	and.w	r3, r3, #15
 8003128:	4908      	ldr	r1, [pc, #32]	; (800314c <HAL_RCC_ClockConfig+0x210>)
 800312a:	5ccb      	ldrb	r3, [r1, r3]
 800312c:	fa22 f303 	lsr.w	r3, r2, r3
 8003130:	4a07      	ldr	r2, [pc, #28]	; (8003150 <HAL_RCC_ClockConfig+0x214>)
 8003132:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003134:	2000      	movs	r0, #0
 8003136:	f7ff f939 	bl	80023ac <HAL_InitTick>
  
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40022000 	.word	0x40022000
 8003148:	40021000 	.word	0x40021000
 800314c:	08006dd4 	.word	0x08006dd4
 8003150:	200000b0 	.word	0x200000b0

08003154 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08a      	sub	sp, #40	; 0x28
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 8003160:	f107 0318 	add.w	r3, r7, #24
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]
 8003168:	605a      	str	r2, [r3, #4]
 800316a:	609a      	str	r2, [r3, #8]
 800316c:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 800316e:	2302      	movs	r3, #2
 8003170:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8003172:	2303      	movs	r3, #3
 8003174:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 8003176:	2300      	movs	r3, #0
 8003178:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 800317a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800317e:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8003180:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <HAL_RCC_MCOConfig+0x68>)
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	4a0d      	ldr	r2, [pc, #52]	; (80031bc <HAL_RCC_MCOConfig+0x68>)
 8003186:	f043 0304 	orr.w	r3, r3, #4
 800318a:	6193      	str	r3, [r2, #24]
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <HAL_RCC_MCOConfig+0x68>)
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8003198:	f107 0318 	add.w	r3, r7, #24
 800319c:	4619      	mov	r1, r3
 800319e:	4808      	ldr	r0, [pc, #32]	; (80031c0 <HAL_RCC_MCOConfig+0x6c>)
 80031a0:	f7ff fa7e 	bl	80026a0 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80031a4:	4b05      	ldr	r3, [pc, #20]	; (80031bc <HAL_RCC_MCOConfig+0x68>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80031ac:	4903      	ldr	r1, [pc, #12]	; (80031bc <HAL_RCC_MCOConfig+0x68>)
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	604b      	str	r3, [r1, #4]
}
 80031b4:	bf00      	nop
 80031b6:	3728      	adds	r7, #40	; 0x28
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40021000 	.word	0x40021000
 80031c0:	40010800 	.word	0x40010800

080031c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c4:	b490      	push	{r4, r7}
 80031c6:	b08a      	sub	sp, #40	; 0x28
 80031c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80031ca:	4b29      	ldr	r3, [pc, #164]	; (8003270 <HAL_RCC_GetSysClockFreq+0xac>)
 80031cc:	1d3c      	adds	r4, r7, #4
 80031ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80031d4:	f240 2301 	movw	r3, #513	; 0x201
 80031d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031da:	2300      	movs	r3, #0
 80031dc:	61fb      	str	r3, [r7, #28]
 80031de:	2300      	movs	r3, #0
 80031e0:	61bb      	str	r3, [r7, #24]
 80031e2:	2300      	movs	r3, #0
 80031e4:	627b      	str	r3, [r7, #36]	; 0x24
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031ee:	4b21      	ldr	r3, [pc, #132]	; (8003274 <HAL_RCC_GetSysClockFreq+0xb0>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d002      	beq.n	8003204 <HAL_RCC_GetSysClockFreq+0x40>
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d003      	beq.n	800320a <HAL_RCC_GetSysClockFreq+0x46>
 8003202:	e02b      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003204:	4b1c      	ldr	r3, [pc, #112]	; (8003278 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003206:	623b      	str	r3, [r7, #32]
      break;
 8003208:	e02b      	b.n	8003262 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	0c9b      	lsrs	r3, r3, #18
 800320e:	f003 030f 	and.w	r3, r3, #15
 8003212:	3328      	adds	r3, #40	; 0x28
 8003214:	443b      	add	r3, r7
 8003216:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800321a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d012      	beq.n	800324c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003226:	4b13      	ldr	r3, [pc, #76]	; (8003274 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	0c5b      	lsrs	r3, r3, #17
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	3328      	adds	r3, #40	; 0x28
 8003232:	443b      	add	r3, r7
 8003234:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003238:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	4a0e      	ldr	r2, [pc, #56]	; (8003278 <HAL_RCC_GetSysClockFreq+0xb4>)
 800323e:	fb03 f202 	mul.w	r2, r3, r2
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	fbb2 f3f3 	udiv	r3, r2, r3
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
 800324a:	e004      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	4a0b      	ldr	r2, [pc, #44]	; (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003250:	fb02 f303 	mul.w	r3, r2, r3
 8003254:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003258:	623b      	str	r3, [r7, #32]
      break;
 800325a:	e002      	b.n	8003262 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800325c:	4b06      	ldr	r3, [pc, #24]	; (8003278 <HAL_RCC_GetSysClockFreq+0xb4>)
 800325e:	623b      	str	r3, [r7, #32]
      break;
 8003260:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003262:	6a3b      	ldr	r3, [r7, #32]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3728      	adds	r7, #40	; 0x28
 8003268:	46bd      	mov	sp, r7
 800326a:	bc90      	pop	{r4, r7}
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	080067d4 	.word	0x080067d4
 8003274:	40021000 	.word	0x40021000
 8003278:	007a1200 	.word	0x007a1200
 800327c:	003d0900 	.word	0x003d0900

08003280 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003284:	4b02      	ldr	r3, [pc, #8]	; (8003290 <HAL_RCC_GetHCLKFreq+0x10>)
 8003286:	681b      	ldr	r3, [r3, #0]
}
 8003288:	4618      	mov	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr
 8003290:	200000b0 	.word	0x200000b0

08003294 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003298:	f7ff fff2 	bl	8003280 <HAL_RCC_GetHCLKFreq>
 800329c:	4602      	mov	r2, r0
 800329e:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	0a1b      	lsrs	r3, r3, #8
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	4903      	ldr	r1, [pc, #12]	; (80032b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032aa:	5ccb      	ldrb	r3, [r1, r3]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}    
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40021000 	.word	0x40021000
 80032b8:	08006de4 	.word	0x08006de4

080032bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032c0:	f7ff ffde 	bl	8003280 <HAL_RCC_GetHCLKFreq>
 80032c4:	4602      	mov	r2, r0
 80032c6:	4b05      	ldr	r3, [pc, #20]	; (80032dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	0adb      	lsrs	r3, r3, #11
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	4903      	ldr	r1, [pc, #12]	; (80032e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032d2:	5ccb      	ldrb	r3, [r1, r3]
 80032d4:	fa22 f303 	lsr.w	r3, r2, r3
} 
 80032d8:	4618      	mov	r0, r3
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40021000 	.word	0x40021000
 80032e0:	08006de4 	.word	0x08006de4

080032e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032ec:	4b0b      	ldr	r3, [pc, #44]	; (800331c <RCC_Delay+0x38>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a0b      	ldr	r2, [pc, #44]	; (8003320 <RCC_Delay+0x3c>)
 80032f2:	fba2 2303 	umull	r2, r3, r2, r3
 80032f6:	0a5b      	lsrs	r3, r3, #9
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003300:	bf00      	nop
}
 8003302:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1e5a      	subs	r2, r3, #1
 8003308:	60fa      	str	r2, [r7, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1f8      	bne.n	8003300 <RCC_Delay+0x1c>
}
 800330e:	bf00      	nop
 8003310:	bf00      	nop
 8003312:	3714      	adds	r7, #20
 8003314:	46bd      	mov	sp, r7
 8003316:	bc80      	pop	{r7}
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	200000b0 	.word	0x200000b0
 8003320:	10624dd3 	.word	0x10624dd3

08003324 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08a      	sub	sp, #40	; 0x28
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	603b      	str	r3, [r7, #0]
 8003330:	4613      	mov	r3, r2
 8003332:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003334:	2300      	movs	r3, #0
 8003336:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003338:	2300      	movs	r3, #0
 800333a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003342:	2b01      	cmp	r3, #1
 8003344:	d101      	bne.n	800334a <HAL_SPI_Transmit+0x26>
 8003346:	2302      	movs	r3, #2
 8003348:	e125      	b.n	8003596 <HAL_SPI_Transmit+0x272>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003352:	f7ff f86d 	bl	8002430 <HAL_GetTick>
 8003356:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b01      	cmp	r3, #1
 8003362:	d002      	beq.n	800336a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003364:	2302      	movs	r3, #2
 8003366:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003368:	e10c      	b.n	8003584 <HAL_SPI_Transmit+0x260>
  }

  if((pData == NULL ) || (Size == 0U))
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d002      	beq.n	8003376 <HAL_SPI_Transmit+0x52>
 8003370:	88fb      	ldrh	r3, [r7, #6]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d102      	bne.n	800337c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	77fb      	strb	r3, [r7, #31]
    goto error;
 800337a:	e103      	b.n	8003584 <HAL_SPI_Transmit+0x260>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2203      	movs	r2, #3
 8003380:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	88fa      	ldrh	r2, [r7, #6]
 8003394:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	88fa      	ldrh	r2, [r7, #6]
 800339a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033c2:	d107      	bne.n	80033d4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033de:	2b40      	cmp	r3, #64	; 0x40
 80033e0:	d007      	beq.n	80033f2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033fa:	d147      	bne.n	800348c <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d004      	beq.n	800340e <HAL_SPI_Transmit+0xea>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003408:	b29b      	uxth	r3, r3
 800340a:	2b01      	cmp	r3, #1
 800340c:	d138      	bne.n	8003480 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	881a      	ldrh	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	3302      	adds	r3, #2
 800341c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800342c:	e028      	b.n	8003480 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b02      	cmp	r3, #2
 800343a:	d10f      	bne.n	800345c <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	881a      	ldrh	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	3302      	adds	r3, #2
 800344a:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003450:	b29b      	uxth	r3, r3
 8003452:	3b01      	subs	r3, #1
 8003454:	b29a      	uxth	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	86da      	strh	r2, [r3, #54]	; 0x36
 800345a:	e011      	b.n	8003480 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00b      	beq.n	800347a <HAL_SPI_Transmit+0x156>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003468:	d00a      	beq.n	8003480 <HAL_SPI_Transmit+0x15c>
 800346a:	f7fe ffe1 	bl	8002430 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d802      	bhi.n	8003480 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800347e:	e081      	b.n	8003584 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003484:	b29b      	uxth	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1d1      	bne.n	800342e <HAL_SPI_Transmit+0x10a>
 800348a:	e048      	b.n	800351e <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d004      	beq.n	800349e <HAL_SPI_Transmit+0x17a>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003498:	b29b      	uxth	r3, r3
 800349a:	2b01      	cmp	r3, #1
 800349c:	d13a      	bne.n	8003514 <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	330c      	adds	r3, #12
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	7812      	ldrb	r2, [r2, #0]
 80034a8:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	3301      	adds	r3, #1
 80034ae:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	3b01      	subs	r3, #1
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034be:	e029      	b.n	8003514 <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d110      	bne.n	80034f0 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	330c      	adds	r3, #12
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	7812      	ldrb	r2, [r2, #0]
 80034d8:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	3301      	adds	r3, #1
 80034de:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	86da      	strh	r2, [r3, #54]	; 0x36
 80034ee:	e011      	b.n	8003514 <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00b      	beq.n	800350e <HAL_SPI_Transmit+0x1ea>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034fc:	d00a      	beq.n	8003514 <HAL_SPI_Transmit+0x1f0>
 80034fe:	f7fe ff97 	bl	8002430 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d802      	bhi.n	8003514 <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003512:	e037      	b.n	8003584 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1d0      	bne.n	80034c0 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	2201      	movs	r2, #1
 8003526:	2102      	movs	r1, #2
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 fae8 	bl	8003afe <SPI_WaitFlagStateUntilTimeout>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003538:	e024      	b.n	8003584 <HAL_SPI_Transmit+0x260>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	6839      	ldr	r1, [r7, #0]
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 fb46 	bl	8003bd0 <SPI_CheckFlag_BSY>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d005      	beq.n	8003556 <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2220      	movs	r2, #32
 8003552:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003554:	e016      	b.n	8003584 <HAL_SPI_Transmit+0x260>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10a      	bne.n	8003574 <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800355e:	2300      	movs	r3, #0
 8003560:	617b      	str	r3, [r7, #20]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	617b      	str	r3, [r7, #20]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	617b      	str	r3, [r7, #20]
 8003572:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	77fb      	strb	r3, [r7, #31]
 8003580:	e000      	b.n	8003584 <HAL_SPI_Transmit+0x260>
  }

error:
 8003582:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003594:	7ffb      	ldrb	r3, [r7, #31]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3720      	adds	r7, #32
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b088      	sub	sp, #32
 80035a2:	af02      	add	r7, sp, #8
 80035a4:	60f8      	str	r0, [r7, #12]
 80035a6:	60b9      	str	r1, [r7, #8]
 80035a8:	603b      	str	r3, [r7, #0]
 80035aa:	4613      	mov	r3, r2
 80035ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035b2:	2300      	movs	r3, #0
 80035b4:	75fb      	strb	r3, [r7, #23]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035be:	d112      	bne.n	80035e6 <HAL_SPI_Receive+0x48>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d10e      	bne.n	80035e6 <HAL_SPI_Receive+0x48>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2204      	movs	r2, #4
 80035cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 80035d0:	88fa      	ldrh	r2, [r7, #6]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	4613      	mov	r3, r2
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	68b9      	ldr	r1, [r7, #8]
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 f8ee 	bl	80037be <HAL_SPI_TransmitReceive>
 80035e2:	4603      	mov	r3, r0
 80035e4:	e0e7      	b.n	80037b6 <HAL_SPI_Receive+0x218>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_SPI_Receive+0x56>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e0e0      	b.n	80037b6 <HAL_SPI_Receive+0x218>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035fc:	f7fe ff18 	bl	8002430 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

  if(hspi->State != HAL_SPI_STATE_READY)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b01      	cmp	r3, #1
 800360c:	d002      	beq.n	8003614 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 800360e:	2302      	movs	r3, #2
 8003610:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003612:	e0c7      	b.n	80037a4 <HAL_SPI_Receive+0x206>
  }

  if((pData == NULL ) || (Size == 0U))
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <HAL_SPI_Receive+0x82>
 800361a:	88fb      	ldrh	r3, [r7, #6]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d102      	bne.n	8003626 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003624:	e0be      	b.n	80037a4 <HAL_SPI_Receive+0x206>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2204      	movs	r2, #4
 800362a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	88fa      	ldrh	r2, [r7, #6]
 800363e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	88fa      	ldrh	r2, [r7, #6]
 8003644:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800366c:	d107      	bne.n	800367e <HAL_SPI_Receive+0xe0>
  {
    SPI_1LINE_RX(hspi);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800367c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003688:	2b40      	cmp	r3, #64	; 0x40
 800368a:	d007      	beq.n	800369c <HAL_SPI_Receive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800369a:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d15b      	bne.n	800375c <HAL_SPI_Receive+0x1be>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 80036a4:	e02a      	b.n	80036fc <HAL_SPI_Receive+0x15e>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d111      	bne.n	80036d8 <HAL_SPI_Receive+0x13a>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	330c      	adds	r3, #12
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	b2da      	uxtb	r2, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	3301      	adds	r3, #1
 80036c6:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80036d6:	e011      	b.n	80036fc <HAL_SPI_Receive+0x15e>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00b      	beq.n	80036f6 <HAL_SPI_Receive+0x158>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e4:	d00a      	beq.n	80036fc <HAL_SPI_Receive+0x15e>
 80036e6:	f7fe fea3 	bl	8002430 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d802      	bhi.n	80036fc <HAL_SPI_Receive+0x15e>
        {
          errorcode = HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80036fa:	e053      	b.n	80037a4 <HAL_SPI_Receive+0x206>
    while(hspi->RxXferCount > 0U)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003700:	b29b      	uxth	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1cf      	bne.n	80036a6 <HAL_SPI_Receive+0x108>
 8003706:	e02e      	b.n	8003766 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b01      	cmp	r3, #1
 8003714:	d110      	bne.n	8003738 <HAL_SPI_Receive+0x19a>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	b29a      	uxth	r2, r3
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3302      	adds	r3, #2
 8003726:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003736:	e011      	b.n	800375c <HAL_SPI_Receive+0x1be>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00b      	beq.n	8003756 <HAL_SPI_Receive+0x1b8>
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d00a      	beq.n	800375c <HAL_SPI_Receive+0x1be>
 8003746:	f7fe fe73 	bl	8002430 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d802      	bhi.n	800375c <HAL_SPI_Receive+0x1be>
        {
          errorcode = HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	75fb      	strb	r3, [r7, #23]
          goto error;
 800375a:	e023      	b.n	80037a4 <HAL_SPI_Receive+0x206>
    while(hspi->RxXferCount > 0U)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1d0      	bne.n	8003708 <HAL_SPI_Receive+0x16a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800376e:	d111      	bne.n	8003794 <HAL_SPI_Receive+0x1f6>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003778:	d004      	beq.n	8003784 <HAL_SPI_Receive+0x1e6>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003782:	d107      	bne.n	8003794 <HAL_SPI_Receive+0x1f6>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003792:	601a      	str	r2, [r3, #0]
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003798:	2b00      	cmp	r3, #0
 800379a:	d002      	beq.n	80037a2 <HAL_SPI_Receive+0x204>
  {
    errorcode = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	75fb      	strb	r3, [r7, #23]
 80037a0:	e000      	b.n	80037a4 <HAL_SPI_Receive+0x206>
  }

error :
 80037a2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80037b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b08c      	sub	sp, #48	; 0x30
 80037c2:	af02      	add	r7, sp, #8
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	607a      	str	r2, [r7, #4]
 80037ca:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	61fb      	str	r3, [r7, #28]
 80037d0:	2300      	movs	r3, #0
 80037d2:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 80037d8:	2301      	movs	r3, #1
 80037da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037dc:	2300      	movs	r3, #0
 80037de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d101      	bne.n	80037f0 <HAL_SPI_TransmitReceive+0x32>
 80037ec:	2302      	movs	r3, #2
 80037ee:	e182      	b.n	8003af6 <HAL_SPI_TransmitReceive+0x338>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037f8:	f7fe fe1a 	bl	8002430 <HAL_GetTick>
 80037fc:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003804:	b2db      	uxtb	r3, r3
 8003806:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d00e      	beq.n	8003832 <HAL_SPI_TransmitReceive+0x74>
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800381a:	d106      	bne.n	800382a <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d102      	bne.n	800382a <HAL_SPI_TransmitReceive+0x6c>
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	2b04      	cmp	r3, #4
 8003828:	d003      	beq.n	8003832 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 800382a:	2302      	movs	r3, #2
 800382c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003830:	e157      	b.n	8003ae2 <HAL_SPI_TransmitReceive+0x324>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d005      	beq.n	8003844 <HAL_SPI_TransmitReceive+0x86>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d002      	beq.n	8003844 <HAL_SPI_TransmitReceive+0x86>
 800383e:	887b      	ldrh	r3, [r7, #2]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d103      	bne.n	800384c <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800384a:	e14a      	b.n	8003ae2 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b01      	cmp	r3, #1
 8003856:	d103      	bne.n	8003860 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2205      	movs	r2, #5
 800385c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	887a      	ldrh	r2, [r7, #2]
 8003870:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	887a      	ldrh	r2, [r7, #2]
 8003876:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	887a      	ldrh	r2, [r7, #2]
 8003882:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	887a      	ldrh	r2, [r7, #2]
 8003888:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038a0:	2b40      	cmp	r3, #64	; 0x40
 80038a2:	d007      	beq.n	80038b4 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038bc:	d171      	bne.n	80039a2 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d004      	beq.n	80038d0 <HAL_SPI_TransmitReceive+0x112>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d15d      	bne.n	800398c <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	881a      	ldrh	r2, [r3, #0]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	3302      	adds	r3, #2
 80038de:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	3b01      	subs	r3, #1
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038ee:	e04d      	b.n	800398c <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d01c      	beq.n	8003930 <HAL_SPI_TransmitReceive+0x172>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d017      	beq.n	8003930 <HAL_SPI_TransmitReceive+0x172>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b02      	cmp	r3, #2
 800390c:	d110      	bne.n	8003930 <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	881a      	ldrh	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	3302      	adds	r3, #2
 800391c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003922:	b29b      	uxth	r3, r3
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003934:	b29b      	uxth	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d018      	beq.n	800396c <HAL_SPI_TransmitReceive+0x1ae>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b01      	cmp	r3, #1
 8003946:	d111      	bne.n	800396c <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	b29a      	uxth	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3302      	adds	r3, #2
 8003958:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800395e:	b29b      	uxth	r3, r3
 8003960:	3b01      	subs	r3, #1
 8003962:	b29a      	uxth	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8003968:	2301      	movs	r3, #1
 800396a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800396c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	d00b      	beq.n	800398c <HAL_SPI_TransmitReceive+0x1ce>
 8003974:	f7fe fd5c 	bl	8002430 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003980:	429a      	cmp	r2, r3
 8003982:	d803      	bhi.n	800398c <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800398a:	e0aa      	b.n	8003ae2 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003990:	b29b      	uxth	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1ac      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x132>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1a7      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x132>
 80039a0:	e070      	b.n	8003a84 <HAL_SPI_TransmitReceive+0x2c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d004      	beq.n	80039b4 <HAL_SPI_TransmitReceive+0x1f6>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d15d      	bne.n	8003a70 <HAL_SPI_TransmitReceive+0x2b2>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	330c      	adds	r3, #12
 80039ba:	68ba      	ldr	r2, [r7, #8]
 80039bc:	7812      	ldrb	r2, [r2, #0]
 80039be:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	3301      	adds	r3, #1
 80039c4:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	3b01      	subs	r3, #1
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039d4:	e04c      	b.n	8003a70 <HAL_SPI_TransmitReceive+0x2b2>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d01c      	beq.n	8003a16 <HAL_SPI_TransmitReceive+0x258>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d017      	beq.n	8003a16 <HAL_SPI_TransmitReceive+0x258>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d110      	bne.n	8003a16 <HAL_SPI_TransmitReceive+0x258>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	1c5a      	adds	r2, r3, #1
 80039f8:	60ba      	str	r2, [r7, #8]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	6812      	ldr	r2, [r2, #0]
 80039fe:	320c      	adds	r2, #12
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	b29a      	uxth	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d017      	beq.n	8003a50 <HAL_SPI_TransmitReceive+0x292>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d110      	bne.n	8003a50 <HAL_SPI_TransmitReceive+0x292>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68d9      	ldr	r1, [r3, #12]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	607a      	str	r2, [r7, #4]
 8003a3a:	b2ca      	uxtb	r2, r1
 8003a3c:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8003a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a56:	d00b      	beq.n	8003a70 <HAL_SPI_TransmitReceive+0x2b2>
 8003a58:	f7fe fcea 	bl	8002430 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d803      	bhi.n	8003a70 <HAL_SPI_TransmitReceive+0x2b2>
      {
        errorcode = HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003a6e:	e038      	b.n	8003ae2 <HAL_SPI_TransmitReceive+0x324>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1ad      	bne.n	80039d6 <HAL_SPI_TransmitReceive+0x218>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1a8      	bne.n	80039d6 <HAL_SPI_TransmitReceive+0x218>
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	2102      	movs	r1, #2
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 f835 	bl	8003afe <SPI_WaitFlagStateUntilTimeout>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <HAL_SPI_TransmitReceive+0x2e4>
  {
    errorcode = HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003aa0:	e01f      	b.n	8003ae2 <HAL_SPI_TransmitReceive+0x324>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f000 f892 	bl	8003bd0 <SPI_CheckFlag_BSY>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d006      	beq.n	8003ac0 <HAL_SPI_TransmitReceive+0x302>
  {
    errorcode = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2220      	movs	r2, #32
 8003abc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003abe:	e010      	b.n	8003ae2 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ac8:	2300      	movs	r3, #0
 8003aca:	613b      	str	r3, [r7, #16]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	613b      	str	r3, [r7, #16]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	613b      	str	r3, [r7, #16]
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	e000      	b.n	8003ae2 <HAL_SPI_TransmitReceive+0x324>
  }
  
error :
 8003ae0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003af2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3728      	adds	r7, #40	; 0x28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b084      	sub	sp, #16
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	60f8      	str	r0, [r7, #12]
 8003b06:	60b9      	str	r1, [r7, #8]
 8003b08:	607a      	str	r2, [r7, #4]
 8003b0a:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8003b0c:	e04d      	b.n	8003baa <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b14:	d049      	beq.n	8003baa <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d007      	beq.n	8003b2c <SPI_WaitFlagStateUntilTimeout+0x2e>
 8003b1c:	f7fe fc88 	bl	8002430 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d83e      	bhi.n	8003baa <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	685a      	ldr	r2, [r3, #4]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003b3a:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b44:	d111      	bne.n	8003b6a <SPI_WaitFlagStateUntilTimeout+0x6c>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b4e:	d004      	beq.n	8003b5a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b58:	d107      	bne.n	8003b6a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b68:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b72:	d110      	bne.n	8003b96 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6819      	ldr	r1, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8003b82:	400b      	ands	r3, r1
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b94:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e00e      	b.n	8003bc8 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	68ba      	ldr	r2, [r7, #8]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d101      	bne.n	8003bbe <SPI_WaitFlagStateUntilTimeout+0xc0>
 8003bba:	2201      	movs	r2, #1
 8003bbc:	e000      	b.n	8003bc0 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d1a3      	bne.n	8003b0e <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af02      	add	r7, sp, #8
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2200      	movs	r2, #0
 8003be4:	2180      	movs	r1, #128	; 0x80
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f7ff ff89 	bl	8003afe <SPI_WaitFlagStateUntilTimeout>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d007      	beq.n	8003c02 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf6:	f043 0220 	orr.w	r2, r3, #32
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e000      	b.n	8003c04 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e057      	b.n	8003cce <HAL_SPI_Init+0xc2>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d102      	bne.n	8003c36 <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7fe f8ff 	bl	8001e34 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2202      	movs	r2, #2
 8003c3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c4c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685a      	ldr	r2, [r3, #4]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	431a      	orrs	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	ea42 0103 	orr.w	r1, r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	0c1b      	lsrs	r3, r3, #16
 8003c94:	f003 0104 	and.w	r1, r3, #4
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003cac:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69da      	ldr	r2, [r3, #28]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cbc:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b084      	sub	sp, #16
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	60f8      	str	r0, [r7, #12]
 8003cde:	60b9      	str	r1, [r7, #8]
 8003ce0:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e034      	b.n	8003d56 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d106      	bne.n	8003d06 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f7fe f9d5 	bl	80020b0 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	3308      	adds	r3, #8
 8003d0e:	4619      	mov	r1, r3
 8003d10:	4610      	mov	r0, r2
 8003d12:	f001 f96b 	bl	8004fec <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6818      	ldr	r0, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	68b9      	ldr	r1, [r7, #8]
 8003d22:	f001 f9e3 	bl	80050ec <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6858      	ldr	r0, [r3, #4]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	f001 fa0e 	bl	8005154 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	6892      	ldr	r2, [r2, #8]
 8003d40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	6892      	ldr	r2, [r2, #8]
 8003d4c:	f041 0101 	orr.w	r1, r1, #1
 8003d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003d54:	2300      	movs	r3, #0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b082      	sub	sp, #8
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e01d      	b.n	8003dac <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d106      	bne.n	8003d8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f7fe f89f 	bl	8001ec8 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	3304      	adds	r3, #4
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	4610      	mov	r0, r2
 8003d9e:	f000 fa57 	bl	8004250 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3708      	adds	r7, #8
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e01d      	b.n	8003e02 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d106      	bne.n	8003de0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f815 	bl	8003e0a <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2202      	movs	r2, #2
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3304      	adds	r3, #4
 8003df0:	4619      	mov	r1, r3
 8003df2:	4610      	mov	r0, r2
 8003df4:	f000 fa2c 	bl	8004250 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3708      	adds	r7, #8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e0a:	b480      	push	{r7}
 8003e0c:	b083      	sub	sp, #12
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr

08003e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	6839      	ldr	r1, [r7, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 fd88 	bl	8004944 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a10      	ldr	r2, [pc, #64]	; (8003e7c <HAL_TIM_PWM_Start+0x60>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d004      	beq.n	8003e48 <HAL_TIM_PWM_Start+0x2c>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a0f      	ldr	r2, [pc, #60]	; (8003e80 <HAL_TIM_PWM_Start+0x64>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d101      	bne.n	8003e4c <HAL_TIM_PWM_Start+0x30>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <HAL_TIM_PWM_Start+0x32>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d007      	beq.n	8003e62 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e60:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f042 0201 	orr.w	r2, r2, #1
 8003e70:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3708      	adds	r7, #8
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40012c00 	.word	0x40012c00
 8003e80:	40013400 	.word	0x40013400

08003e84 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e0b4      	b.n	8004008 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2202      	movs	r2, #2
 8003eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b0c      	cmp	r3, #12
 8003eb2:	f200 809f 	bhi.w	8003ff4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003eb6:	a201      	add	r2, pc, #4	; (adr r2, 8003ebc <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ebc:	08003ef1 	.word	0x08003ef1
 8003ec0:	08003ff5 	.word	0x08003ff5
 8003ec4:	08003ff5 	.word	0x08003ff5
 8003ec8:	08003ff5 	.word	0x08003ff5
 8003ecc:	08003f31 	.word	0x08003f31
 8003ed0:	08003ff5 	.word	0x08003ff5
 8003ed4:	08003ff5 	.word	0x08003ff5
 8003ed8:	08003ff5 	.word	0x08003ff5
 8003edc:	08003f73 	.word	0x08003f73
 8003ee0:	08003ff5 	.word	0x08003ff5
 8003ee4:	08003ff5 	.word	0x08003ff5
 8003ee8:	08003ff5 	.word	0x08003ff5
 8003eec:	08003fb3 	.word	0x08003fb3
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68b9      	ldr	r1, [r7, #8]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f000 fa28 	bl	800434c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 0208 	orr.w	r2, r2, #8
 8003f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699a      	ldr	r2, [r3, #24]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 0204 	bic.w	r2, r2, #4
 8003f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6999      	ldr	r1, [r3, #24]
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	691a      	ldr	r2, [r3, #16]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	619a      	str	r2, [r3, #24]
    }
    break;
 8003f2e:	e062      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68b9      	ldr	r1, [r7, #8]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 fa7e 	bl	8004438 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	699a      	ldr	r2, [r3, #24]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699a      	ldr	r2, [r3, #24]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6999      	ldr	r1, [r3, #24]
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	021a      	lsls	r2, r3, #8
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	619a      	str	r2, [r3, #24]
    }
    break;
 8003f70:	e041      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68b9      	ldr	r1, [r7, #8]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f000 fad7 	bl	800452c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	69da      	ldr	r2, [r3, #28]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f042 0208 	orr.w	r2, r2, #8
 8003f8c:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69da      	ldr	r2, [r3, #28]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0204 	bic.w	r2, r2, #4
 8003f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	69d9      	ldr	r1, [r3, #28]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	691a      	ldr	r2, [r3, #16]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	61da      	str	r2, [r3, #28]
    }
    break;
 8003fb0:	e021      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68b9      	ldr	r1, [r7, #8]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f000 fb31 	bl	8004620 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69da      	ldr	r2, [r3, #28]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fcc:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	69da      	ldr	r2, [r3, #28]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	69d9      	ldr	r1, [r3, #28]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	021a      	lsls	r2, r3, #8
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	61da      	str	r2, [r3, #28]
    }
    break;
 8003ff2:	e000      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8003ff4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3710      	adds	r7, #16
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_TIM_ConfigClockSource+0x1c>
 8004028:	2302      	movs	r3, #2
 800402a:	e0d8      	b.n	80041de <HAL_TIM_ConfigClockSource+0x1ce>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800404a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004052:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004064:	d052      	beq.n	800410c <HAL_TIM_ConfigClockSource+0xfc>
 8004066:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800406a:	f200 80ae 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 800406e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004072:	d027      	beq.n	80040c4 <HAL_TIM_ConfigClockSource+0xb4>
 8004074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004078:	f200 80a7 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 800407c:	2b70      	cmp	r3, #112	; 0x70
 800407e:	d02a      	beq.n	80040d6 <HAL_TIM_ConfigClockSource+0xc6>
 8004080:	2b70      	cmp	r3, #112	; 0x70
 8004082:	f200 80a2 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 8004086:	2b60      	cmp	r3, #96	; 0x60
 8004088:	d063      	beq.n	8004152 <HAL_TIM_ConfigClockSource+0x142>
 800408a:	2b60      	cmp	r3, #96	; 0x60
 800408c:	f200 809d 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 8004090:	2b50      	cmp	r3, #80	; 0x50
 8004092:	d04e      	beq.n	8004132 <HAL_TIM_ConfigClockSource+0x122>
 8004094:	2b50      	cmp	r3, #80	; 0x50
 8004096:	f200 8098 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 800409a:	2b40      	cmp	r3, #64	; 0x40
 800409c:	d069      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0x162>
 800409e:	2b40      	cmp	r3, #64	; 0x40
 80040a0:	f200 8093 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 80040a4:	2b30      	cmp	r3, #48	; 0x30
 80040a6:	f000 8089 	beq.w	80041bc <HAL_TIM_ConfigClockSource+0x1ac>
 80040aa:	2b30      	cmp	r3, #48	; 0x30
 80040ac:	f200 808d 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d07c      	beq.n	80041ae <HAL_TIM_ConfigClockSource+0x19e>
 80040b4:	2b20      	cmp	r3, #32
 80040b6:	f200 8088 	bhi.w	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d069      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0x182>
 80040be:	2b10      	cmp	r3, #16
 80040c0:	d06e      	beq.n	80041a0 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80040c2:	e082      	b.n	80041ca <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0207 	bic.w	r2, r2, #7
 80040d2:	609a      	str	r2, [r3, #8]
    break;
 80040d4:	e07a      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6818      	ldr	r0, [r3, #0]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	6899      	ldr	r1, [r3, #8]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	f000 fc0c 	bl	8004902 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040f8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004100:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	609a      	str	r2, [r3, #8]
    break;
 800410a:	e05f      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6818      	ldr	r0, [r3, #0]
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	6899      	ldr	r1, [r3, #8]
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f000 fbf1 	bl	8004902 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689a      	ldr	r2, [r3, #8]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800412e:	609a      	str	r2, [r3, #8]
    break;
 8004130:	e04c      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6818      	ldr	r0, [r3, #0]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	6859      	ldr	r1, [r3, #4]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	461a      	mov	r2, r3
 8004140:	f000 fb5b 	bl	80047fa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2150      	movs	r1, #80	; 0x50
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fbba 	bl	80048c4 <TIM_ITRx_SetConfig>
    break;
 8004150:	e03c      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6818      	ldr	r0, [r3, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6859      	ldr	r1, [r3, #4]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	461a      	mov	r2, r3
 8004160:	f000 fb7d 	bl	800485e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2160      	movs	r1, #96	; 0x60
 800416a:	4618      	mov	r0, r3
 800416c:	f000 fbaa 	bl	80048c4 <TIM_ITRx_SetConfig>
    break;
 8004170:	e02c      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6818      	ldr	r0, [r3, #0]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	6859      	ldr	r1, [r3, #4]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	461a      	mov	r2, r3
 8004180:	f000 fb3b 	bl	80047fa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2140      	movs	r1, #64	; 0x40
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fb9a 	bl	80048c4 <TIM_ITRx_SetConfig>
    break;
 8004190:	e01c      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2100      	movs	r1, #0
 8004198:	4618      	mov	r0, r3
 800419a:	f000 fb93 	bl	80048c4 <TIM_ITRx_SetConfig>
    break;
 800419e:	e015      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2110      	movs	r1, #16
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fb8c 	bl	80048c4 <TIM_ITRx_SetConfig>
    break;
 80041ac:	e00e      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2120      	movs	r1, #32
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 fb85 	bl	80048c4 <TIM_ITRx_SetConfig>
    break;
 80041ba:	e007      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2130      	movs	r1, #48	; 0x30
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fb7e 	bl	80048c4 <TIM_ITRx_SetConfig>
    break;
 80041c8:	e000      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 80041ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b082      	sub	sp, #8
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
 80041ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_SlaveConfigSynchronization+0x18>
 80041fa:	2302      	movs	r3, #2
 80041fc:	e024      	b.n	8004248 <HAL_TIM_SlaveConfigSynchronization+0x62>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 800420e:	6839      	ldr	r1, [r7, #0]
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 fa5f 	bl	80046d4 <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68da      	ldr	r2, [r3, #12]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004224:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004234:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004246:	2300      	movs	r3, #0
    }
 8004248:	4618      	mov	r0, r3
 800424a:	3708      	adds	r7, #8
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a34      	ldr	r2, [pc, #208]	; (8004338 <TIM_Base_SetConfig+0xe8>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d013      	beq.n	8004294 <TIM_Base_SetConfig+0x44>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a33      	ldr	r2, [pc, #204]	; (800433c <TIM_Base_SetConfig+0xec>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d00f      	beq.n	8004294 <TIM_Base_SetConfig+0x44>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800427a:	d00b      	beq.n	8004294 <TIM_Base_SetConfig+0x44>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a30      	ldr	r2, [pc, #192]	; (8004340 <TIM_Base_SetConfig+0xf0>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d007      	beq.n	8004294 <TIM_Base_SetConfig+0x44>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a2f      	ldr	r2, [pc, #188]	; (8004344 <TIM_Base_SetConfig+0xf4>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d003      	beq.n	8004294 <TIM_Base_SetConfig+0x44>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a2e      	ldr	r2, [pc, #184]	; (8004348 <TIM_Base_SetConfig+0xf8>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d108      	bne.n	80042a6 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800429a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a23      	ldr	r2, [pc, #140]	; (8004338 <TIM_Base_SetConfig+0xe8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d013      	beq.n	80042d6 <TIM_Base_SetConfig+0x86>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a22      	ldr	r2, [pc, #136]	; (800433c <TIM_Base_SetConfig+0xec>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00f      	beq.n	80042d6 <TIM_Base_SetConfig+0x86>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042bc:	d00b      	beq.n	80042d6 <TIM_Base_SetConfig+0x86>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a1f      	ldr	r2, [pc, #124]	; (8004340 <TIM_Base_SetConfig+0xf0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d007      	beq.n	80042d6 <TIM_Base_SetConfig+0x86>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a1e      	ldr	r2, [pc, #120]	; (8004344 <TIM_Base_SetConfig+0xf4>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d003      	beq.n	80042d6 <TIM_Base_SetConfig+0x86>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a1d      	ldr	r2, [pc, #116]	; (8004348 <TIM_Base_SetConfig+0xf8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d108      	bne.n	80042e8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042ee:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a09      	ldr	r2, [pc, #36]	; (8004338 <TIM_Base_SetConfig+0xe8>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d003      	beq.n	8004320 <TIM_Base_SetConfig+0xd0>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a08      	ldr	r2, [pc, #32]	; (800433c <TIM_Base_SetConfig+0xec>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d103      	bne.n	8004328 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	615a      	str	r2, [r3, #20]
}
 800432e:	bf00      	nop
 8004330:	3714      	adds	r7, #20
 8004332:	46bd      	mov	sp, r7
 8004334:	bc80      	pop	{r7}
 8004336:	4770      	bx	lr
 8004338:	40012c00 	.word	0x40012c00
 800433c:	40013400 	.word	0x40013400
 8004340:	40000400 	.word	0x40000400
 8004344:	40000800 	.word	0x40000800
 8004348:	40000c00 	.word	0x40000c00

0800434c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800434c:	b480      	push	{r7}
 800434e:	b087      	sub	sp, #28
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004356:	2300      	movs	r3, #0
 8004358:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800435a:	2300      	movs	r3, #0
 800435c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800435e:	2300      	movs	r3, #0
 8004360:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f023 0201 	bic.w	r2, r3, #1
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f023 0303 	bic.w	r3, r3, #3
 800438e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f023 0302 	bic.w	r3, r3, #2
 80043a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	697a      	ldr	r2, [r7, #20]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a20      	ldr	r2, [pc, #128]	; (8004430 <TIM_OC1_SetConfig+0xe4>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d003      	beq.n	80043bc <TIM_OC1_SetConfig+0x70>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a1f      	ldr	r2, [pc, #124]	; (8004434 <TIM_OC1_SetConfig+0xe8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d10c      	bne.n	80043d6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	f023 0308 	bic.w	r3, r3, #8
 80043c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f023 0304 	bic.w	r3, r3, #4
 80043d4:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a15      	ldr	r2, [pc, #84]	; (8004430 <TIM_OC1_SetConfig+0xe4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d003      	beq.n	80043e6 <TIM_OC1_SetConfig+0x9a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a14      	ldr	r2, [pc, #80]	; (8004434 <TIM_OC1_SetConfig+0xe8>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d111      	bne.n	800440a <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	4313      	orrs	r3, r2
 8004408:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	621a      	str	r2, [r3, #32]
}
 8004424:	bf00      	nop
 8004426:	371c      	adds	r7, #28
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40012c00 	.word	0x40012c00
 8004434:	40013400 	.word	0x40013400

08004438 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004442:	2300      	movs	r3, #0
 8004444:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004446:	2300      	movs	r3, #0
 8004448:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800444a:	2300      	movs	r3, #0
 800444c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	f023 0210 	bic.w	r2, r3, #16
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800447a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	021b      	lsls	r3, r3, #8
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	4313      	orrs	r3, r2
 8004486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f023 0320 	bic.w	r3, r3, #32
 800448e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	4313      	orrs	r3, r2
 800449a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a21      	ldr	r2, [pc, #132]	; (8004524 <TIM_OC2_SetConfig+0xec>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d003      	beq.n	80044ac <TIM_OC2_SetConfig+0x74>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a20      	ldr	r2, [pc, #128]	; (8004528 <TIM_OC2_SetConfig+0xf0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d10d      	bne.n	80044c8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044c6:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a16      	ldr	r2, [pc, #88]	; (8004524 <TIM_OC2_SetConfig+0xec>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d003      	beq.n	80044d8 <TIM_OC2_SetConfig+0xa0>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a15      	ldr	r2, [pc, #84]	; (8004528 <TIM_OC2_SetConfig+0xf0>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d113      	bne.n	8004500 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	693a      	ldr	r2, [r7, #16]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	699b      	ldr	r3, [r3, #24]
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	621a      	str	r2, [r3, #32]
}
 800451a:	bf00      	nop
 800451c:	371c      	adds	r7, #28
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr
 8004524:	40012c00 	.word	0x40012c00
 8004528:	40013400 	.word	0x40013400

0800452c <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800452c:	b480      	push	{r7}
 800452e:	b087      	sub	sp, #28
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004536:	2300      	movs	r3, #0
 8004538:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800453e:	2300      	movs	r3, #0
 8004540:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f023 0303 	bic.w	r3, r3, #3
 800456e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004580:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	4313      	orrs	r3, r2
 800458c:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a21      	ldr	r2, [pc, #132]	; (8004618 <TIM_OC3_SetConfig+0xec>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d003      	beq.n	800459e <TIM_OC3_SetConfig+0x72>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a20      	ldr	r2, [pc, #128]	; (800461c <TIM_OC3_SetConfig+0xf0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d10d      	bne.n	80045ba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	021b      	lsls	r3, r3, #8
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045b8:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a16      	ldr	r2, [pc, #88]	; (8004618 <TIM_OC3_SetConfig+0xec>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d003      	beq.n	80045ca <TIM_OC3_SetConfig+0x9e>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a15      	ldr	r2, [pc, #84]	; (800461c <TIM_OC3_SetConfig+0xf0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d113      	bne.n	80045f2 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	011b      	lsls	r3, r3, #4
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	011b      	lsls	r3, r3, #4
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	621a      	str	r2, [r3, #32]
}
 800460c:	bf00      	nop
 800460e:	371c      	adds	r7, #28
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40012c00 	.word	0x40012c00
 800461c:	40013400 	.word	0x40013400

08004620 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800462e:	2300      	movs	r3, #0
 8004630:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800465a:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004662:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	021b      	lsls	r3, r3, #8
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004676:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	031b      	lsls	r3, r3, #12
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	4313      	orrs	r3, r2
 8004682:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a11      	ldr	r2, [pc, #68]	; (80046cc <TIM_OC4_SetConfig+0xac>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d003      	beq.n	8004694 <TIM_OC4_SetConfig+0x74>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a10      	ldr	r2, [pc, #64]	; (80046d0 <TIM_OC4_SetConfig+0xb0>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d109      	bne.n	80046a8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800469a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	019b      	lsls	r3, r3, #6
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	621a      	str	r2, [r3, #32]
}
 80046c2:	bf00      	nop
 80046c4:	371c      	adds	r7, #28
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bc80      	pop	{r7}
 80046ca:	4770      	bx	lr
 80046cc:	40012c00 	.word	0x40012c00
 80046d0:	40013400 	.word	0x40013400

080046d4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig: The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 80046e2:	2300      	movs	r3, #0
 80046e4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f023 0307 	bic.w	r3, r3, #7
 800470a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b70      	cmp	r3, #112	; 0x70
 8004724:	d01a      	beq.n	800475c <TIM_SlaveTimer_SetConfig+0x88>
 8004726:	2b70      	cmp	r3, #112	; 0x70
 8004728:	d85a      	bhi.n	80047e0 <TIM_SlaveTimer_SetConfig+0x10c>
 800472a:	2b60      	cmp	r3, #96	; 0x60
 800472c:	d04e      	beq.n	80047cc <TIM_SlaveTimer_SetConfig+0xf8>
 800472e:	2b60      	cmp	r3, #96	; 0x60
 8004730:	d856      	bhi.n	80047e0 <TIM_SlaveTimer_SetConfig+0x10c>
 8004732:	2b50      	cmp	r3, #80	; 0x50
 8004734:	d040      	beq.n	80047b8 <TIM_SlaveTimer_SetConfig+0xe4>
 8004736:	2b50      	cmp	r3, #80	; 0x50
 8004738:	d852      	bhi.n	80047e0 <TIM_SlaveTimer_SetConfig+0x10c>
 800473a:	2b40      	cmp	r3, #64	; 0x40
 800473c:	d019      	beq.n	8004772 <TIM_SlaveTimer_SetConfig+0x9e>
 800473e:	2b40      	cmp	r3, #64	; 0x40
 8004740:	d84e      	bhi.n	80047e0 <TIM_SlaveTimer_SetConfig+0x10c>
 8004742:	2b30      	cmp	r3, #48	; 0x30
 8004744:	d04e      	beq.n	80047e4 <TIM_SlaveTimer_SetConfig+0x110>
 8004746:	2b30      	cmp	r3, #48	; 0x30
 8004748:	d84a      	bhi.n	80047e0 <TIM_SlaveTimer_SetConfig+0x10c>
 800474a:	2b20      	cmp	r3, #32
 800474c:	d04c      	beq.n	80047e8 <TIM_SlaveTimer_SetConfig+0x114>
 800474e:	2b20      	cmp	r3, #32
 8004750:	d846      	bhi.n	80047e0 <TIM_SlaveTimer_SetConfig+0x10c>
 8004752:	2b00      	cmp	r3, #0
 8004754:	d04a      	beq.n	80047ec <TIM_SlaveTimer_SetConfig+0x118>
 8004756:	2b10      	cmp	r3, #16
 8004758:	d04a      	beq.n	80047f0 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 800475a:	e041      	b.n	80047e0 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6818      	ldr	r0, [r3, #0]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	68d9      	ldr	r1, [r3, #12]
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	689a      	ldr	r2, [r3, #8]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	f000 f8c9 	bl	8004902 <TIM_ETR_SetConfig>
    break;
 8004770:	e03f      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
      tmpccer = htim->Instance->CCER;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6a1a      	ldr	r2, [r3, #32]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 0201 	bic.w	r2, r2, #1
 8004788:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004798:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	011b      	lsls	r3, r3, #4
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	621a      	str	r2, [r3, #32]
    break;
 80047b6:	e01c      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6818      	ldr	r0, [r3, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	6899      	ldr	r1, [r3, #8]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	461a      	mov	r2, r3
 80047c6:	f000 f818 	bl	80047fa <TIM_TI1_ConfigInputStage>
    break;
 80047ca:	e012      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6818      	ldr	r0, [r3, #0]
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	6899      	ldr	r1, [r3, #8]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	461a      	mov	r2, r3
 80047da:	f000 f840 	bl	800485e <TIM_TI2_ConfigInputStage>
    break;
 80047de:	e008      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 80047e0:	bf00      	nop
 80047e2:	e006      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 80047e4:	bf00      	nop
 80047e6:	e004      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 80047e8:	bf00      	nop
 80047ea:	e002      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 80047ec:	bf00      	nop
 80047ee:	e000      	b.n	80047f2 <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 80047f0:	bf00      	nop
  }
}
 80047f2:	bf00      	nop
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}

080047fa <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b087      	sub	sp, #28
 80047fe:	af00      	add	r7, sp, #0
 8004800:	60f8      	str	r0, [r7, #12]
 8004802:	60b9      	str	r1, [r7, #8]
 8004804:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004806:	2300      	movs	r3, #0
 8004808:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800480a:	2300      	movs	r3, #0
 800480c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	f023 0201 	bic.w	r2, r3, #1
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800482c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	4313      	orrs	r3, r2
 8004836:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	f023 030a 	bic.w	r3, r3, #10
 800483e:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	4313      	orrs	r3, r2
 8004846:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	621a      	str	r2, [r3, #32]
}
 8004854:	bf00      	nop
 8004856:	371c      	adds	r7, #28
 8004858:	46bd      	mov	sp, r7
 800485a:	bc80      	pop	{r7}
 800485c:	4770      	bx	lr

0800485e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800485e:	b480      	push	{r7}
 8004860:	b087      	sub	sp, #28
 8004862:	af00      	add	r7, sp, #0
 8004864:	60f8      	str	r0, [r7, #12]
 8004866:	60b9      	str	r1, [r7, #8]
 8004868:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800486a:	2300      	movs	r3, #0
 800486c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800486e:	2300      	movs	r3, #0
 8004870:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	f023 0210 	bic.w	r2, r3, #16
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004890:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	031b      	lsls	r3, r3, #12
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	011b      	lsls	r3, r3, #4
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	621a      	str	r2, [r3, #32]
}
 80048ba:	bf00      	nop
 80048bc:	371c      	adds	r7, #28
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	460b      	mov	r3, r1
 80048ce:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048e0:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80048e2:	887b      	ldrh	r3, [r7, #2]
 80048e4:	f043 0307 	orr.w	r3, r3, #7
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	461a      	mov	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	609a      	str	r2, [r3, #8]
}
 80048f8:	bf00      	nop
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr

08004902 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004902:	b480      	push	{r7}
 8004904:	b087      	sub	sp, #28
 8004906:	af00      	add	r7, sp, #0
 8004908:	60f8      	str	r0, [r7, #12]
 800490a:	60b9      	str	r1, [r7, #8]
 800490c:	607a      	str	r2, [r7, #4]
 800490e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004910:	2300      	movs	r3, #0
 8004912:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004920:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	021a      	lsls	r2, r3, #8
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	431a      	orrs	r2, r3
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	4313      	orrs	r3, r2
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	4313      	orrs	r3, r2
 8004932:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	609a      	str	r2, [r3, #8]
}
 800493a:	bf00      	nop
 800493c:	371c      	adds	r7, #28
 800493e:	46bd      	mov	sp, r7
 8004940:	bc80      	pop	{r7}
 8004942:	4770      	bx	lr

08004944 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004944:	b480      	push	{r7}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004950:	2300      	movs	r3, #0
 8004952:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004954:	2201      	movs	r2, #1
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a1a      	ldr	r2, [r3, #32]
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	43db      	mvns	r3, r3
 8004966:	401a      	ands	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a1a      	ldr	r2, [r3, #32]
 8004970:	6879      	ldr	r1, [r7, #4]
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	fa01 f303 	lsl.w	r3, r1, r3
 8004978:	431a      	orrs	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	621a      	str	r2, [r3, #32]
}
 800497e:	bf00      	nop
 8004980:	371c      	adds	r7, #28
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004998:	2b01      	cmp	r3, #1
 800499a:	d101      	bne.n	80049a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800499c:	2302      	movs	r3, #2
 800499e:	e032      	b.n	8004a06 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80049be:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6859      	ldr	r1, [r3, #4]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049e0:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6899      	ldr	r1, [r3, #8]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	685a      	ldr	r2, [r3, #4]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	430a      	orrs	r2, r1
 80049f2:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bc80      	pop	{r7}
 8004a0e:	4770      	bx	lr

08004a10 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e03f      	b.n	8004aa2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d106      	bne.n	8004a3c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f7fd faaa 	bl	8001f90 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2224      	movs	r2, #36	; 0x24
 8004a40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a52:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 f9b1 	bl	8004dbc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	691a      	ldr	r2, [r3, #16]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	695a      	ldr	r2, [r3, #20]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a78:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a88:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2220      	movs	r2, #32
 8004a94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b088      	sub	sp, #32
 8004aae:	af02      	add	r7, sp, #8
 8004ab0:	60f8      	str	r0, [r7, #12]
 8004ab2:	60b9      	str	r1, [r7, #8]
 8004ab4:	603b      	str	r3, [r7, #0]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8004aba:	2300      	movs	r3, #0
 8004abc:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b20      	cmp	r3, #32
 8004ac8:	f040 8083 	bne.w	8004bd2 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <HAL_UART_Transmit+0x2e>
 8004ad2:	88fb      	ldrh	r3, [r7, #6]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e07b      	b.n	8004bd4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_UART_Transmit+0x40>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e074      	b.n	8004bd4 <HAL_UART_Transmit+0x12a>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2221      	movs	r2, #33	; 0x21
 8004afc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b00:	f7fd fc96 	bl	8002430 <HAL_GetTick>
 8004b04:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	88fa      	ldrh	r2, [r7, #6]
 8004b0a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	88fa      	ldrh	r2, [r7, #6]
 8004b10:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8004b12:	e042      	b.n	8004b9a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b2a:	d122      	bne.n	8004b72 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	9300      	str	r3, [sp, #0]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2200      	movs	r2, #0
 8004b34:	2180      	movs	r1, #128	; 0x80
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f000 f8f6 	bl	8004d28 <UART_WaitOnFlagUntilTimeout>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e046      	b.n	8004bd4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	881b      	ldrh	r3, [r3, #0]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b58:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d103      	bne.n	8004b6a <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	3302      	adds	r3, #2
 8004b66:	60bb      	str	r3, [r7, #8]
 8004b68:	e017      	b.n	8004b9a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	60bb      	str	r3, [r7, #8]
 8004b70:	e013      	b.n	8004b9a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	2180      	movs	r1, #128	; 0x80
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 f8d3 	bl	8004d28 <UART_WaitOnFlagUntilTimeout>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e023      	b.n	8004bd4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	1c5a      	adds	r2, r3, #1
 8004b90:	60ba      	str	r2, [r7, #8]
 8004b92:	781a      	ldrb	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1b7      	bne.n	8004b14 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	2200      	movs	r2, #0
 8004bac:	2140      	movs	r1, #64	; 0x40
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 f8ba 	bl	8004d28 <UART_WaitOnFlagUntilTimeout>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e00a      	b.n	8004bd4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	e000      	b.n	8004bd4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004bd2:	2302      	movs	r3, #2
  }
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3718      	adds	r7, #24
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b088      	sub	sp, #32
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	603b      	str	r3, [r7, #0]
 8004be8:	4613      	mov	r3, r2
 8004bea:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b20      	cmp	r3, #32
 8004bfa:	f040 8090 	bne.w	8004d1e <HAL_UART_Receive+0x142>
  {
    if((pData == NULL) || (Size == 0U))
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d002      	beq.n	8004c0a <HAL_UART_Receive+0x2e>
 8004c04:	88fb      	ldrh	r3, [r7, #6]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e088      	b.n	8004d20 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d101      	bne.n	8004c1c <HAL_UART_Receive+0x40>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e081      	b.n	8004d20 <HAL_UART_Receive+0x144>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2222      	movs	r2, #34	; 0x22
 8004c2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004c32:	f7fd fbfd 	bl	8002430 <HAL_GetTick>
 8004c36:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	88fa      	ldrh	r2, [r7, #6]
 8004c3c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	88fa      	ldrh	r2, [r7, #6]
 8004c42:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 8004c44:	e05c      	b.n	8004d00 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c5c:	d12b      	bne.n	8004cb6 <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	2200      	movs	r2, #0
 8004c66:	2120      	movs	r1, #32
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 f85d 	bl	8004d28 <UART_WaitOnFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e053      	b.n	8004d20 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*)pData;
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10c      	bne.n	8004c9e <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	3302      	adds	r3, #2
 8004c9a:	60bb      	str	r3, [r7, #8]
 8004c9c:	e030      	b.n	8004d00 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	60bb      	str	r3, [r7, #8]
 8004cb4:	e024      	b.n	8004d00 <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	2120      	movs	r1, #32
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 f831 	bl	8004d28 <UART_WaitOnFlagUntilTimeout>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e027      	b.n	8004d20 <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d108      	bne.n	8004cea <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6859      	ldr	r1, [r3, #4]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	1c5a      	adds	r2, r3, #1
 8004ce2:	60ba      	str	r2, [r7, #8]
 8004ce4:	b2ca      	uxtb	r2, r1
 8004ce6:	701a      	strb	r2, [r3, #0]
 8004ce8:	e00a      	b.n	8004d00 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	1c59      	adds	r1, r3, #1
 8004cf6:	60b9      	str	r1, [r7, #8]
 8004cf8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004cfc:	b2d2      	uxtb	r2, r2
 8004cfe:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d19d      	bne.n	8004c46 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	e000      	b.n	8004d20 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8004d1e:	2302      	movs	r3, #2
  }
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3718      	adds	r7, #24
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	603b      	str	r3, [r7, #0]
 8004d34:	4613      	mov	r3, r2
 8004d36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004d38:	e02c      	b.n	8004d94 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d40:	d028      	beq.n	8004d94 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d007      	beq.n	8004d58 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d48:	f7fd fb72 	bl	8002430 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d21d      	bcs.n	8004d94 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d66:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695a      	ldr	r2, [r3, #20]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0201 	bic.w	r2, r2, #1
 8004d76:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e00f      	b.n	8004db4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	bf0c      	ite	eq
 8004da4:	2301      	moveq	r3, #1
 8004da6:	2300      	movne	r3, #0
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	461a      	mov	r2, r3
 8004dac:	79fb      	ldrb	r3, [r7, #7]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d0c3      	beq.n	8004d3a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dbc:	b5b0      	push	{r4, r5, r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689a      	ldr	r2, [r3, #8]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004dfe:	f023 030c 	bic.w	r3, r3, #12
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	6812      	ldr	r2, [r2, #0]
 8004e06:	68f9      	ldr	r1, [r7, #12]
 8004e08:	430b      	orrs	r3, r1
 8004e0a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	699a      	ldr	r2, [r3, #24]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a6f      	ldr	r2, [pc, #444]	; (8004fe4 <UART_SetConfig+0x228>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d16b      	bne.n	8004f04 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004e2c:	f7fe fa46 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 8004e30:	4602      	mov	r2, r0
 8004e32:	4613      	mov	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4413      	add	r3, r2
 8004e38:	009a      	lsls	r2, r3, #2
 8004e3a:	441a      	add	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e46:	4a68      	ldr	r2, [pc, #416]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004e48:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4c:	095b      	lsrs	r3, r3, #5
 8004e4e:	011c      	lsls	r4, r3, #4
 8004e50:	f7fe fa34 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 8004e54:	4602      	mov	r2, r0
 8004e56:	4613      	mov	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009a      	lsls	r2, r3, #2
 8004e5e:	441a      	add	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	fbb2 f5f3 	udiv	r5, r2, r3
 8004e6a:	f7fe fa27 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	4613      	mov	r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	4413      	add	r3, r2
 8004e76:	009a      	lsls	r2, r3, #2
 8004e78:	441a      	add	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e84:	4a58      	ldr	r2, [pc, #352]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004e86:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8a:	095b      	lsrs	r3, r3, #5
 8004e8c:	2264      	movs	r2, #100	; 0x64
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	1aeb      	subs	r3, r5, r3
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	3332      	adds	r3, #50	; 0x32
 8004e98:	4a53      	ldr	r2, [pc, #332]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9e:	095b      	lsrs	r3, r3, #5
 8004ea0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ea4:	441c      	add	r4, r3
 8004ea6:	f7fe fa09 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	4613      	mov	r3, r2
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	4413      	add	r3, r2
 8004eb2:	009a      	lsls	r2, r3, #2
 8004eb4:	441a      	add	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ec0:	f7fe f9fc 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	4413      	add	r3, r2
 8004ecc:	009a      	lsls	r2, r3, #2
 8004ece:	441a      	add	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eda:	4a43      	ldr	r2, [pc, #268]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004edc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee0:	095b      	lsrs	r3, r3, #5
 8004ee2:	2264      	movs	r2, #100	; 0x64
 8004ee4:	fb02 f303 	mul.w	r3, r2, r3
 8004ee8:	1aeb      	subs	r3, r5, r3
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	3332      	adds	r3, #50	; 0x32
 8004eee:	4a3e      	ldr	r2, [pc, #248]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef4:	095b      	lsrs	r3, r3, #5
 8004ef6:	f003 020f 	and.w	r2, r3, #15
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4422      	add	r2, r4
 8004f00:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004f02:	e06a      	b.n	8004fda <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004f04:	f7fe f9c6 	bl	8003294 <HAL_RCC_GetPCLK1Freq>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4413      	add	r3, r2
 8004f10:	009a      	lsls	r2, r3, #2
 8004f12:	441a      	add	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1e:	4a32      	ldr	r2, [pc, #200]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004f20:	fba2 2303 	umull	r2, r3, r2, r3
 8004f24:	095b      	lsrs	r3, r3, #5
 8004f26:	011c      	lsls	r4, r3, #4
 8004f28:	f7fe f9b4 	bl	8003294 <HAL_RCC_GetPCLK1Freq>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	009a      	lsls	r2, r3, #2
 8004f36:	441a      	add	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f42:	f7fe f9a7 	bl	8003294 <HAL_RCC_GetPCLK1Freq>
 8004f46:	4602      	mov	r2, r0
 8004f48:	4613      	mov	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009a      	lsls	r2, r3, #2
 8004f50:	441a      	add	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f5c:	4a22      	ldr	r2, [pc, #136]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f62:	095b      	lsrs	r3, r3, #5
 8004f64:	2264      	movs	r2, #100	; 0x64
 8004f66:	fb02 f303 	mul.w	r3, r2, r3
 8004f6a:	1aeb      	subs	r3, r5, r3
 8004f6c:	011b      	lsls	r3, r3, #4
 8004f6e:	3332      	adds	r3, #50	; 0x32
 8004f70:	4a1d      	ldr	r2, [pc, #116]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004f72:	fba2 2303 	umull	r2, r3, r2, r3
 8004f76:	095b      	lsrs	r3, r3, #5
 8004f78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f7c:	441c      	add	r4, r3
 8004f7e:	f7fe f989 	bl	8003294 <HAL_RCC_GetPCLK1Freq>
 8004f82:	4602      	mov	r2, r0
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	009a      	lsls	r2, r3, #2
 8004f8c:	441a      	add	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f98:	f7fe f97c 	bl	8003294 <HAL_RCC_GetPCLK1Freq>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	009a      	lsls	r2, r3, #2
 8004fa6:	441a      	add	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb2:	4a0d      	ldr	r2, [pc, #52]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb8:	095b      	lsrs	r3, r3, #5
 8004fba:	2264      	movs	r2, #100	; 0x64
 8004fbc:	fb02 f303 	mul.w	r3, r2, r3
 8004fc0:	1aeb      	subs	r3, r5, r3
 8004fc2:	011b      	lsls	r3, r3, #4
 8004fc4:	3332      	adds	r3, #50	; 0x32
 8004fc6:	4a08      	ldr	r2, [pc, #32]	; (8004fe8 <UART_SetConfig+0x22c>)
 8004fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fcc:	095b      	lsrs	r3, r3, #5
 8004fce:	f003 020f 	and.w	r2, r3, #15
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4422      	add	r2, r4
 8004fd8:	609a      	str	r2, [r3, #8]
}
 8004fda:	bf00      	nop
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bdb0      	pop	{r4, r5, r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40013800 	.word	0x40013800
 8004fe8:	51eb851f 	.word	0x51eb851f

08004fec <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	6812      	ldr	r2, [r2, #0]
 8005004:	f023 0101 	bic.w	r1, r3, #1
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	2b08      	cmp	r3, #8
 8005014:	d132      	bne.n	800507c <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005020:	4b31      	ldr	r3, [pc, #196]	; (80050e8 <FSMC_NORSRAM_Init+0xfc>)
 8005022:	4013      	ands	r3, r2
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	6851      	ldr	r1, [r2, #4]
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	6892      	ldr	r2, [r2, #8]
 800502c:	4311      	orrs	r1, r2
 800502e:	683a      	ldr	r2, [r7, #0]
 8005030:	68d2      	ldr	r2, [r2, #12]
 8005032:	4311      	orrs	r1, r2
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	6912      	ldr	r2, [r2, #16]
 8005038:	4311      	orrs	r1, r2
 800503a:	683a      	ldr	r2, [r7, #0]
 800503c:	6952      	ldr	r2, [r2, #20]
 800503e:	4311      	orrs	r1, r2
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	6992      	ldr	r2, [r2, #24]
 8005044:	4311      	orrs	r1, r2
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	69d2      	ldr	r2, [r2, #28]
 800504a:	4311      	orrs	r1, r2
 800504c:	683a      	ldr	r2, [r7, #0]
 800504e:	6a12      	ldr	r2, [r2, #32]
 8005050:	4311      	orrs	r1, r2
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005056:	4311      	orrs	r1, r2
 8005058:	683a      	ldr	r2, [r7, #0]
 800505a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800505c:	4311      	orrs	r1, r2
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005062:	4311      	orrs	r1, r2
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005068:	430a      	orrs	r2, r1
 800506a:	4313      	orrs	r3, r2
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	6812      	ldr	r2, [r2, #0]
 8005070:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800507a:	e02f      	b.n	80050dc <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005086:	4b18      	ldr	r3, [pc, #96]	; (80050e8 <FSMC_NORSRAM_Init+0xfc>)
 8005088:	4013      	ands	r3, r2
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	6851      	ldr	r1, [r2, #4]
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	6892      	ldr	r2, [r2, #8]
 8005092:	4311      	orrs	r1, r2
 8005094:	683a      	ldr	r2, [r7, #0]
 8005096:	68d2      	ldr	r2, [r2, #12]
 8005098:	4311      	orrs	r1, r2
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	6912      	ldr	r2, [r2, #16]
 800509e:	4311      	orrs	r1, r2
 80050a0:	683a      	ldr	r2, [r7, #0]
 80050a2:	6952      	ldr	r2, [r2, #20]
 80050a4:	4311      	orrs	r1, r2
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	6992      	ldr	r2, [r2, #24]
 80050aa:	4311      	orrs	r1, r2
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	69d2      	ldr	r2, [r2, #28]
 80050b0:	4311      	orrs	r1, r2
 80050b2:	683a      	ldr	r2, [r7, #0]
 80050b4:	6a12      	ldr	r2, [r2, #32]
 80050b6:	4311      	orrs	r1, r2
 80050b8:	683a      	ldr	r2, [r7, #0]
 80050ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80050bc:	4311      	orrs	r1, r2
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80050c2:	4311      	orrs	r1, r2
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80050c8:	4311      	orrs	r1, r2
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80050ce:	4311      	orrs	r1, r2
 80050d0:	683a      	ldr	r2, [r7, #0]
 80050d2:	6812      	ldr	r2, [r2, #0]
 80050d4:	4319      	orrs	r1, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bc80      	pop	{r7}
 80050e6:	4770      	bx	lr
 80050e8:	fff70081 	.word	0xfff70081

080050ec <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005102:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	011b      	lsls	r3, r3, #4
 8005110:	431a      	orrs	r2, r3
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	021b      	lsls	r3, r3, #8
 8005118:	431a      	orrs	r2, r3
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	041b      	lsls	r3, r3, #16
 8005120:	431a      	orrs	r2, r3
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	3b01      	subs	r3, #1
 8005128:	051b      	lsls	r3, r3, #20
 800512a:	431a      	orrs	r2, r3
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	3b02      	subs	r3, #2
 8005132:	061b      	lsls	r3, r3, #24
 8005134:	431a      	orrs	r2, r3
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	4313      	orrs	r3, r2
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	3201      	adds	r2, #1
 8005140:	4319      	orrs	r1, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	bc80      	pop	{r7}
 8005152:	4770      	bx	lr

08005154 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
 8005160:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005168:	d11d      	bne.n	80051a6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005172:	4b13      	ldr	r3, [pc, #76]	; (80051c0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005174:	4013      	ands	r3, r2
 8005176:	68ba      	ldr	r2, [r7, #8]
 8005178:	6811      	ldr	r1, [r2, #0]
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	6852      	ldr	r2, [r2, #4]
 800517e:	0112      	lsls	r2, r2, #4
 8005180:	4311      	orrs	r1, r2
 8005182:	68ba      	ldr	r2, [r7, #8]
 8005184:	6892      	ldr	r2, [r2, #8]
 8005186:	0212      	lsls	r2, r2, #8
 8005188:	4311      	orrs	r1, r2
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	6992      	ldr	r2, [r2, #24]
 800518e:	4311      	orrs	r1, r2
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	68d2      	ldr	r2, [r2, #12]
 8005194:	0412      	lsls	r2, r2, #16
 8005196:	430a      	orrs	r2, r1
 8005198:	ea43 0102 	orr.w	r1, r3, r2
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80051a4:	e005      	b.n	80051b2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80051ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3714      	adds	r7, #20
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bc80      	pop	{r7}
 80051bc:	4770      	bx	lr
 80051be:	bf00      	nop
 80051c0:	cff00000 	.word	0xcff00000

080051c4 <__errno>:
 80051c4:	4b01      	ldr	r3, [pc, #4]	; (80051cc <__errno+0x8>)
 80051c6:	6818      	ldr	r0, [r3, #0]
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	200000bc 	.word	0x200000bc

080051d0 <__libc_init_array>:
 80051d0:	b570      	push	{r4, r5, r6, lr}
 80051d2:	2600      	movs	r6, #0
 80051d4:	4d0c      	ldr	r5, [pc, #48]	; (8005208 <__libc_init_array+0x38>)
 80051d6:	4c0d      	ldr	r4, [pc, #52]	; (800520c <__libc_init_array+0x3c>)
 80051d8:	1b64      	subs	r4, r4, r5
 80051da:	10a4      	asrs	r4, r4, #2
 80051dc:	42a6      	cmp	r6, r4
 80051de:	d109      	bne.n	80051f4 <__libc_init_array+0x24>
 80051e0:	f001 fa08 	bl	80065f4 <_init>
 80051e4:	2600      	movs	r6, #0
 80051e6:	4d0a      	ldr	r5, [pc, #40]	; (8005210 <__libc_init_array+0x40>)
 80051e8:	4c0a      	ldr	r4, [pc, #40]	; (8005214 <__libc_init_array+0x44>)
 80051ea:	1b64      	subs	r4, r4, r5
 80051ec:	10a4      	asrs	r4, r4, #2
 80051ee:	42a6      	cmp	r6, r4
 80051f0:	d105      	bne.n	80051fe <__libc_init_array+0x2e>
 80051f2:	bd70      	pop	{r4, r5, r6, pc}
 80051f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051f8:	4798      	blx	r3
 80051fa:	3601      	adds	r6, #1
 80051fc:	e7ee      	b.n	80051dc <__libc_init_array+0xc>
 80051fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005202:	4798      	blx	r3
 8005204:	3601      	adds	r6, #1
 8005206:	e7f2      	b.n	80051ee <__libc_init_array+0x1e>
 8005208:	08006e84 	.word	0x08006e84
 800520c:	08006e84 	.word	0x08006e84
 8005210:	08006e84 	.word	0x08006e84
 8005214:	08006e88 	.word	0x08006e88

08005218 <memset>:
 8005218:	4603      	mov	r3, r0
 800521a:	4402      	add	r2, r0
 800521c:	4293      	cmp	r3, r2
 800521e:	d100      	bne.n	8005222 <memset+0xa>
 8005220:	4770      	bx	lr
 8005222:	f803 1b01 	strb.w	r1, [r3], #1
 8005226:	e7f9      	b.n	800521c <memset+0x4>

08005228 <iprintf>:
 8005228:	b40f      	push	{r0, r1, r2, r3}
 800522a:	4b0a      	ldr	r3, [pc, #40]	; (8005254 <iprintf+0x2c>)
 800522c:	b513      	push	{r0, r1, r4, lr}
 800522e:	681c      	ldr	r4, [r3, #0]
 8005230:	b124      	cbz	r4, 800523c <iprintf+0x14>
 8005232:	69a3      	ldr	r3, [r4, #24]
 8005234:	b913      	cbnz	r3, 800523c <iprintf+0x14>
 8005236:	4620      	mov	r0, r4
 8005238:	f000 fa7a 	bl	8005730 <__sinit>
 800523c:	ab05      	add	r3, sp, #20
 800523e:	4620      	mov	r0, r4
 8005240:	9a04      	ldr	r2, [sp, #16]
 8005242:	68a1      	ldr	r1, [r4, #8]
 8005244:	9301      	str	r3, [sp, #4]
 8005246:	f000 fdd9 	bl	8005dfc <_vfiprintf_r>
 800524a:	b002      	add	sp, #8
 800524c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005250:	b004      	add	sp, #16
 8005252:	4770      	bx	lr
 8005254:	200000bc 	.word	0x200000bc

08005258 <_puts_r>:
 8005258:	b570      	push	{r4, r5, r6, lr}
 800525a:	460e      	mov	r6, r1
 800525c:	4605      	mov	r5, r0
 800525e:	b118      	cbz	r0, 8005268 <_puts_r+0x10>
 8005260:	6983      	ldr	r3, [r0, #24]
 8005262:	b90b      	cbnz	r3, 8005268 <_puts_r+0x10>
 8005264:	f000 fa64 	bl	8005730 <__sinit>
 8005268:	69ab      	ldr	r3, [r5, #24]
 800526a:	68ac      	ldr	r4, [r5, #8]
 800526c:	b913      	cbnz	r3, 8005274 <_puts_r+0x1c>
 800526e:	4628      	mov	r0, r5
 8005270:	f000 fa5e 	bl	8005730 <__sinit>
 8005274:	4b2c      	ldr	r3, [pc, #176]	; (8005328 <_puts_r+0xd0>)
 8005276:	429c      	cmp	r4, r3
 8005278:	d120      	bne.n	80052bc <_puts_r+0x64>
 800527a:	686c      	ldr	r4, [r5, #4]
 800527c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800527e:	07db      	lsls	r3, r3, #31
 8005280:	d405      	bmi.n	800528e <_puts_r+0x36>
 8005282:	89a3      	ldrh	r3, [r4, #12]
 8005284:	0598      	lsls	r0, r3, #22
 8005286:	d402      	bmi.n	800528e <_puts_r+0x36>
 8005288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800528a:	f000 faef 	bl	800586c <__retarget_lock_acquire_recursive>
 800528e:	89a3      	ldrh	r3, [r4, #12]
 8005290:	0719      	lsls	r1, r3, #28
 8005292:	d51d      	bpl.n	80052d0 <_puts_r+0x78>
 8005294:	6923      	ldr	r3, [r4, #16]
 8005296:	b1db      	cbz	r3, 80052d0 <_puts_r+0x78>
 8005298:	3e01      	subs	r6, #1
 800529a:	68a3      	ldr	r3, [r4, #8]
 800529c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052a0:	3b01      	subs	r3, #1
 80052a2:	60a3      	str	r3, [r4, #8]
 80052a4:	bb39      	cbnz	r1, 80052f6 <_puts_r+0x9e>
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	da38      	bge.n	800531c <_puts_r+0xc4>
 80052aa:	4622      	mov	r2, r4
 80052ac:	210a      	movs	r1, #10
 80052ae:	4628      	mov	r0, r5
 80052b0:	f000 f868 	bl	8005384 <__swbuf_r>
 80052b4:	3001      	adds	r0, #1
 80052b6:	d011      	beq.n	80052dc <_puts_r+0x84>
 80052b8:	250a      	movs	r5, #10
 80052ba:	e011      	b.n	80052e0 <_puts_r+0x88>
 80052bc:	4b1b      	ldr	r3, [pc, #108]	; (800532c <_puts_r+0xd4>)
 80052be:	429c      	cmp	r4, r3
 80052c0:	d101      	bne.n	80052c6 <_puts_r+0x6e>
 80052c2:	68ac      	ldr	r4, [r5, #8]
 80052c4:	e7da      	b.n	800527c <_puts_r+0x24>
 80052c6:	4b1a      	ldr	r3, [pc, #104]	; (8005330 <_puts_r+0xd8>)
 80052c8:	429c      	cmp	r4, r3
 80052ca:	bf08      	it	eq
 80052cc:	68ec      	ldreq	r4, [r5, #12]
 80052ce:	e7d5      	b.n	800527c <_puts_r+0x24>
 80052d0:	4621      	mov	r1, r4
 80052d2:	4628      	mov	r0, r5
 80052d4:	f000 f8a8 	bl	8005428 <__swsetup_r>
 80052d8:	2800      	cmp	r0, #0
 80052da:	d0dd      	beq.n	8005298 <_puts_r+0x40>
 80052dc:	f04f 35ff 	mov.w	r5, #4294967295
 80052e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052e2:	07da      	lsls	r2, r3, #31
 80052e4:	d405      	bmi.n	80052f2 <_puts_r+0x9a>
 80052e6:	89a3      	ldrh	r3, [r4, #12]
 80052e8:	059b      	lsls	r3, r3, #22
 80052ea:	d402      	bmi.n	80052f2 <_puts_r+0x9a>
 80052ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052ee:	f000 fabe 	bl	800586e <__retarget_lock_release_recursive>
 80052f2:	4628      	mov	r0, r5
 80052f4:	bd70      	pop	{r4, r5, r6, pc}
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	da04      	bge.n	8005304 <_puts_r+0xac>
 80052fa:	69a2      	ldr	r2, [r4, #24]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	dc06      	bgt.n	800530e <_puts_r+0xb6>
 8005300:	290a      	cmp	r1, #10
 8005302:	d004      	beq.n	800530e <_puts_r+0xb6>
 8005304:	6823      	ldr	r3, [r4, #0]
 8005306:	1c5a      	adds	r2, r3, #1
 8005308:	6022      	str	r2, [r4, #0]
 800530a:	7019      	strb	r1, [r3, #0]
 800530c:	e7c5      	b.n	800529a <_puts_r+0x42>
 800530e:	4622      	mov	r2, r4
 8005310:	4628      	mov	r0, r5
 8005312:	f000 f837 	bl	8005384 <__swbuf_r>
 8005316:	3001      	adds	r0, #1
 8005318:	d1bf      	bne.n	800529a <_puts_r+0x42>
 800531a:	e7df      	b.n	80052dc <_puts_r+0x84>
 800531c:	250a      	movs	r5, #10
 800531e:	6823      	ldr	r3, [r4, #0]
 8005320:	1c5a      	adds	r2, r3, #1
 8005322:	6022      	str	r2, [r4, #0]
 8005324:	701d      	strb	r5, [r3, #0]
 8005326:	e7db      	b.n	80052e0 <_puts_r+0x88>
 8005328:	08006e10 	.word	0x08006e10
 800532c:	08006e30 	.word	0x08006e30
 8005330:	08006df0 	.word	0x08006df0

08005334 <puts>:
 8005334:	4b02      	ldr	r3, [pc, #8]	; (8005340 <puts+0xc>)
 8005336:	4601      	mov	r1, r0
 8005338:	6818      	ldr	r0, [r3, #0]
 800533a:	f7ff bf8d 	b.w	8005258 <_puts_r>
 800533e:	bf00      	nop
 8005340:	200000bc 	.word	0x200000bc

08005344 <siprintf>:
 8005344:	b40e      	push	{r1, r2, r3}
 8005346:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800534a:	b500      	push	{lr}
 800534c:	b09c      	sub	sp, #112	; 0x70
 800534e:	ab1d      	add	r3, sp, #116	; 0x74
 8005350:	9002      	str	r0, [sp, #8]
 8005352:	9006      	str	r0, [sp, #24]
 8005354:	9107      	str	r1, [sp, #28]
 8005356:	9104      	str	r1, [sp, #16]
 8005358:	4808      	ldr	r0, [pc, #32]	; (800537c <siprintf+0x38>)
 800535a:	4909      	ldr	r1, [pc, #36]	; (8005380 <siprintf+0x3c>)
 800535c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005360:	9105      	str	r1, [sp, #20]
 8005362:	6800      	ldr	r0, [r0, #0]
 8005364:	a902      	add	r1, sp, #8
 8005366:	9301      	str	r3, [sp, #4]
 8005368:	f000 fc20 	bl	8005bac <_svfiprintf_r>
 800536c:	2200      	movs	r2, #0
 800536e:	9b02      	ldr	r3, [sp, #8]
 8005370:	701a      	strb	r2, [r3, #0]
 8005372:	b01c      	add	sp, #112	; 0x70
 8005374:	f85d eb04 	ldr.w	lr, [sp], #4
 8005378:	b003      	add	sp, #12
 800537a:	4770      	bx	lr
 800537c:	200000bc 	.word	0x200000bc
 8005380:	ffff0208 	.word	0xffff0208

08005384 <__swbuf_r>:
 8005384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005386:	460e      	mov	r6, r1
 8005388:	4614      	mov	r4, r2
 800538a:	4605      	mov	r5, r0
 800538c:	b118      	cbz	r0, 8005396 <__swbuf_r+0x12>
 800538e:	6983      	ldr	r3, [r0, #24]
 8005390:	b90b      	cbnz	r3, 8005396 <__swbuf_r+0x12>
 8005392:	f000 f9cd 	bl	8005730 <__sinit>
 8005396:	4b21      	ldr	r3, [pc, #132]	; (800541c <__swbuf_r+0x98>)
 8005398:	429c      	cmp	r4, r3
 800539a:	d12b      	bne.n	80053f4 <__swbuf_r+0x70>
 800539c:	686c      	ldr	r4, [r5, #4]
 800539e:	69a3      	ldr	r3, [r4, #24]
 80053a0:	60a3      	str	r3, [r4, #8]
 80053a2:	89a3      	ldrh	r3, [r4, #12]
 80053a4:	071a      	lsls	r2, r3, #28
 80053a6:	d52f      	bpl.n	8005408 <__swbuf_r+0x84>
 80053a8:	6923      	ldr	r3, [r4, #16]
 80053aa:	b36b      	cbz	r3, 8005408 <__swbuf_r+0x84>
 80053ac:	6923      	ldr	r3, [r4, #16]
 80053ae:	6820      	ldr	r0, [r4, #0]
 80053b0:	b2f6      	uxtb	r6, r6
 80053b2:	1ac0      	subs	r0, r0, r3
 80053b4:	6963      	ldr	r3, [r4, #20]
 80053b6:	4637      	mov	r7, r6
 80053b8:	4283      	cmp	r3, r0
 80053ba:	dc04      	bgt.n	80053c6 <__swbuf_r+0x42>
 80053bc:	4621      	mov	r1, r4
 80053be:	4628      	mov	r0, r5
 80053c0:	f000 f922 	bl	8005608 <_fflush_r>
 80053c4:	bb30      	cbnz	r0, 8005414 <__swbuf_r+0x90>
 80053c6:	68a3      	ldr	r3, [r4, #8]
 80053c8:	3001      	adds	r0, #1
 80053ca:	3b01      	subs	r3, #1
 80053cc:	60a3      	str	r3, [r4, #8]
 80053ce:	6823      	ldr	r3, [r4, #0]
 80053d0:	1c5a      	adds	r2, r3, #1
 80053d2:	6022      	str	r2, [r4, #0]
 80053d4:	701e      	strb	r6, [r3, #0]
 80053d6:	6963      	ldr	r3, [r4, #20]
 80053d8:	4283      	cmp	r3, r0
 80053da:	d004      	beq.n	80053e6 <__swbuf_r+0x62>
 80053dc:	89a3      	ldrh	r3, [r4, #12]
 80053de:	07db      	lsls	r3, r3, #31
 80053e0:	d506      	bpl.n	80053f0 <__swbuf_r+0x6c>
 80053e2:	2e0a      	cmp	r6, #10
 80053e4:	d104      	bne.n	80053f0 <__swbuf_r+0x6c>
 80053e6:	4621      	mov	r1, r4
 80053e8:	4628      	mov	r0, r5
 80053ea:	f000 f90d 	bl	8005608 <_fflush_r>
 80053ee:	b988      	cbnz	r0, 8005414 <__swbuf_r+0x90>
 80053f0:	4638      	mov	r0, r7
 80053f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053f4:	4b0a      	ldr	r3, [pc, #40]	; (8005420 <__swbuf_r+0x9c>)
 80053f6:	429c      	cmp	r4, r3
 80053f8:	d101      	bne.n	80053fe <__swbuf_r+0x7a>
 80053fa:	68ac      	ldr	r4, [r5, #8]
 80053fc:	e7cf      	b.n	800539e <__swbuf_r+0x1a>
 80053fe:	4b09      	ldr	r3, [pc, #36]	; (8005424 <__swbuf_r+0xa0>)
 8005400:	429c      	cmp	r4, r3
 8005402:	bf08      	it	eq
 8005404:	68ec      	ldreq	r4, [r5, #12]
 8005406:	e7ca      	b.n	800539e <__swbuf_r+0x1a>
 8005408:	4621      	mov	r1, r4
 800540a:	4628      	mov	r0, r5
 800540c:	f000 f80c 	bl	8005428 <__swsetup_r>
 8005410:	2800      	cmp	r0, #0
 8005412:	d0cb      	beq.n	80053ac <__swbuf_r+0x28>
 8005414:	f04f 37ff 	mov.w	r7, #4294967295
 8005418:	e7ea      	b.n	80053f0 <__swbuf_r+0x6c>
 800541a:	bf00      	nop
 800541c:	08006e10 	.word	0x08006e10
 8005420:	08006e30 	.word	0x08006e30
 8005424:	08006df0 	.word	0x08006df0

08005428 <__swsetup_r>:
 8005428:	4b32      	ldr	r3, [pc, #200]	; (80054f4 <__swsetup_r+0xcc>)
 800542a:	b570      	push	{r4, r5, r6, lr}
 800542c:	681d      	ldr	r5, [r3, #0]
 800542e:	4606      	mov	r6, r0
 8005430:	460c      	mov	r4, r1
 8005432:	b125      	cbz	r5, 800543e <__swsetup_r+0x16>
 8005434:	69ab      	ldr	r3, [r5, #24]
 8005436:	b913      	cbnz	r3, 800543e <__swsetup_r+0x16>
 8005438:	4628      	mov	r0, r5
 800543a:	f000 f979 	bl	8005730 <__sinit>
 800543e:	4b2e      	ldr	r3, [pc, #184]	; (80054f8 <__swsetup_r+0xd0>)
 8005440:	429c      	cmp	r4, r3
 8005442:	d10f      	bne.n	8005464 <__swsetup_r+0x3c>
 8005444:	686c      	ldr	r4, [r5, #4]
 8005446:	89a3      	ldrh	r3, [r4, #12]
 8005448:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800544c:	0719      	lsls	r1, r3, #28
 800544e:	d42c      	bmi.n	80054aa <__swsetup_r+0x82>
 8005450:	06dd      	lsls	r5, r3, #27
 8005452:	d411      	bmi.n	8005478 <__swsetup_r+0x50>
 8005454:	2309      	movs	r3, #9
 8005456:	6033      	str	r3, [r6, #0]
 8005458:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800545c:	f04f 30ff 	mov.w	r0, #4294967295
 8005460:	81a3      	strh	r3, [r4, #12]
 8005462:	e03e      	b.n	80054e2 <__swsetup_r+0xba>
 8005464:	4b25      	ldr	r3, [pc, #148]	; (80054fc <__swsetup_r+0xd4>)
 8005466:	429c      	cmp	r4, r3
 8005468:	d101      	bne.n	800546e <__swsetup_r+0x46>
 800546a:	68ac      	ldr	r4, [r5, #8]
 800546c:	e7eb      	b.n	8005446 <__swsetup_r+0x1e>
 800546e:	4b24      	ldr	r3, [pc, #144]	; (8005500 <__swsetup_r+0xd8>)
 8005470:	429c      	cmp	r4, r3
 8005472:	bf08      	it	eq
 8005474:	68ec      	ldreq	r4, [r5, #12]
 8005476:	e7e6      	b.n	8005446 <__swsetup_r+0x1e>
 8005478:	0758      	lsls	r0, r3, #29
 800547a:	d512      	bpl.n	80054a2 <__swsetup_r+0x7a>
 800547c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800547e:	b141      	cbz	r1, 8005492 <__swsetup_r+0x6a>
 8005480:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005484:	4299      	cmp	r1, r3
 8005486:	d002      	beq.n	800548e <__swsetup_r+0x66>
 8005488:	4630      	mov	r0, r6
 800548a:	f000 fa57 	bl	800593c <_free_r>
 800548e:	2300      	movs	r3, #0
 8005490:	6363      	str	r3, [r4, #52]	; 0x34
 8005492:	89a3      	ldrh	r3, [r4, #12]
 8005494:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005498:	81a3      	strh	r3, [r4, #12]
 800549a:	2300      	movs	r3, #0
 800549c:	6063      	str	r3, [r4, #4]
 800549e:	6923      	ldr	r3, [r4, #16]
 80054a0:	6023      	str	r3, [r4, #0]
 80054a2:	89a3      	ldrh	r3, [r4, #12]
 80054a4:	f043 0308 	orr.w	r3, r3, #8
 80054a8:	81a3      	strh	r3, [r4, #12]
 80054aa:	6923      	ldr	r3, [r4, #16]
 80054ac:	b94b      	cbnz	r3, 80054c2 <__swsetup_r+0x9a>
 80054ae:	89a3      	ldrh	r3, [r4, #12]
 80054b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80054b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054b8:	d003      	beq.n	80054c2 <__swsetup_r+0x9a>
 80054ba:	4621      	mov	r1, r4
 80054bc:	4630      	mov	r0, r6
 80054be:	f000 f9fd 	bl	80058bc <__smakebuf_r>
 80054c2:	89a0      	ldrh	r0, [r4, #12]
 80054c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80054c8:	f010 0301 	ands.w	r3, r0, #1
 80054cc:	d00a      	beq.n	80054e4 <__swsetup_r+0xbc>
 80054ce:	2300      	movs	r3, #0
 80054d0:	60a3      	str	r3, [r4, #8]
 80054d2:	6963      	ldr	r3, [r4, #20]
 80054d4:	425b      	negs	r3, r3
 80054d6:	61a3      	str	r3, [r4, #24]
 80054d8:	6923      	ldr	r3, [r4, #16]
 80054da:	b943      	cbnz	r3, 80054ee <__swsetup_r+0xc6>
 80054dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80054e0:	d1ba      	bne.n	8005458 <__swsetup_r+0x30>
 80054e2:	bd70      	pop	{r4, r5, r6, pc}
 80054e4:	0781      	lsls	r1, r0, #30
 80054e6:	bf58      	it	pl
 80054e8:	6963      	ldrpl	r3, [r4, #20]
 80054ea:	60a3      	str	r3, [r4, #8]
 80054ec:	e7f4      	b.n	80054d8 <__swsetup_r+0xb0>
 80054ee:	2000      	movs	r0, #0
 80054f0:	e7f7      	b.n	80054e2 <__swsetup_r+0xba>
 80054f2:	bf00      	nop
 80054f4:	200000bc 	.word	0x200000bc
 80054f8:	08006e10 	.word	0x08006e10
 80054fc:	08006e30 	.word	0x08006e30
 8005500:	08006df0 	.word	0x08006df0

08005504 <__sflush_r>:
 8005504:	898a      	ldrh	r2, [r1, #12]
 8005506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005508:	4605      	mov	r5, r0
 800550a:	0710      	lsls	r0, r2, #28
 800550c:	460c      	mov	r4, r1
 800550e:	d457      	bmi.n	80055c0 <__sflush_r+0xbc>
 8005510:	684b      	ldr	r3, [r1, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	dc04      	bgt.n	8005520 <__sflush_r+0x1c>
 8005516:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	dc01      	bgt.n	8005520 <__sflush_r+0x1c>
 800551c:	2000      	movs	r0, #0
 800551e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005520:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005522:	2e00      	cmp	r6, #0
 8005524:	d0fa      	beq.n	800551c <__sflush_r+0x18>
 8005526:	2300      	movs	r3, #0
 8005528:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800552c:	682f      	ldr	r7, [r5, #0]
 800552e:	602b      	str	r3, [r5, #0]
 8005530:	d032      	beq.n	8005598 <__sflush_r+0x94>
 8005532:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005534:	89a3      	ldrh	r3, [r4, #12]
 8005536:	075a      	lsls	r2, r3, #29
 8005538:	d505      	bpl.n	8005546 <__sflush_r+0x42>
 800553a:	6863      	ldr	r3, [r4, #4]
 800553c:	1ac0      	subs	r0, r0, r3
 800553e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005540:	b10b      	cbz	r3, 8005546 <__sflush_r+0x42>
 8005542:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005544:	1ac0      	subs	r0, r0, r3
 8005546:	2300      	movs	r3, #0
 8005548:	4602      	mov	r2, r0
 800554a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800554c:	4628      	mov	r0, r5
 800554e:	6a21      	ldr	r1, [r4, #32]
 8005550:	47b0      	blx	r6
 8005552:	1c43      	adds	r3, r0, #1
 8005554:	89a3      	ldrh	r3, [r4, #12]
 8005556:	d106      	bne.n	8005566 <__sflush_r+0x62>
 8005558:	6829      	ldr	r1, [r5, #0]
 800555a:	291d      	cmp	r1, #29
 800555c:	d82c      	bhi.n	80055b8 <__sflush_r+0xb4>
 800555e:	4a29      	ldr	r2, [pc, #164]	; (8005604 <__sflush_r+0x100>)
 8005560:	40ca      	lsrs	r2, r1
 8005562:	07d6      	lsls	r6, r2, #31
 8005564:	d528      	bpl.n	80055b8 <__sflush_r+0xb4>
 8005566:	2200      	movs	r2, #0
 8005568:	6062      	str	r2, [r4, #4]
 800556a:	6922      	ldr	r2, [r4, #16]
 800556c:	04d9      	lsls	r1, r3, #19
 800556e:	6022      	str	r2, [r4, #0]
 8005570:	d504      	bpl.n	800557c <__sflush_r+0x78>
 8005572:	1c42      	adds	r2, r0, #1
 8005574:	d101      	bne.n	800557a <__sflush_r+0x76>
 8005576:	682b      	ldr	r3, [r5, #0]
 8005578:	b903      	cbnz	r3, 800557c <__sflush_r+0x78>
 800557a:	6560      	str	r0, [r4, #84]	; 0x54
 800557c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800557e:	602f      	str	r7, [r5, #0]
 8005580:	2900      	cmp	r1, #0
 8005582:	d0cb      	beq.n	800551c <__sflush_r+0x18>
 8005584:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005588:	4299      	cmp	r1, r3
 800558a:	d002      	beq.n	8005592 <__sflush_r+0x8e>
 800558c:	4628      	mov	r0, r5
 800558e:	f000 f9d5 	bl	800593c <_free_r>
 8005592:	2000      	movs	r0, #0
 8005594:	6360      	str	r0, [r4, #52]	; 0x34
 8005596:	e7c2      	b.n	800551e <__sflush_r+0x1a>
 8005598:	6a21      	ldr	r1, [r4, #32]
 800559a:	2301      	movs	r3, #1
 800559c:	4628      	mov	r0, r5
 800559e:	47b0      	blx	r6
 80055a0:	1c41      	adds	r1, r0, #1
 80055a2:	d1c7      	bne.n	8005534 <__sflush_r+0x30>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d0c4      	beq.n	8005534 <__sflush_r+0x30>
 80055aa:	2b1d      	cmp	r3, #29
 80055ac:	d001      	beq.n	80055b2 <__sflush_r+0xae>
 80055ae:	2b16      	cmp	r3, #22
 80055b0:	d101      	bne.n	80055b6 <__sflush_r+0xb2>
 80055b2:	602f      	str	r7, [r5, #0]
 80055b4:	e7b2      	b.n	800551c <__sflush_r+0x18>
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055bc:	81a3      	strh	r3, [r4, #12]
 80055be:	e7ae      	b.n	800551e <__sflush_r+0x1a>
 80055c0:	690f      	ldr	r7, [r1, #16]
 80055c2:	2f00      	cmp	r7, #0
 80055c4:	d0aa      	beq.n	800551c <__sflush_r+0x18>
 80055c6:	0793      	lsls	r3, r2, #30
 80055c8:	bf18      	it	ne
 80055ca:	2300      	movne	r3, #0
 80055cc:	680e      	ldr	r6, [r1, #0]
 80055ce:	bf08      	it	eq
 80055d0:	694b      	ldreq	r3, [r1, #20]
 80055d2:	1bf6      	subs	r6, r6, r7
 80055d4:	600f      	str	r7, [r1, #0]
 80055d6:	608b      	str	r3, [r1, #8]
 80055d8:	2e00      	cmp	r6, #0
 80055da:	dd9f      	ble.n	800551c <__sflush_r+0x18>
 80055dc:	4633      	mov	r3, r6
 80055de:	463a      	mov	r2, r7
 80055e0:	4628      	mov	r0, r5
 80055e2:	6a21      	ldr	r1, [r4, #32]
 80055e4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80055e8:	47e0      	blx	ip
 80055ea:	2800      	cmp	r0, #0
 80055ec:	dc06      	bgt.n	80055fc <__sflush_r+0xf8>
 80055ee:	89a3      	ldrh	r3, [r4, #12]
 80055f0:	f04f 30ff 	mov.w	r0, #4294967295
 80055f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055f8:	81a3      	strh	r3, [r4, #12]
 80055fa:	e790      	b.n	800551e <__sflush_r+0x1a>
 80055fc:	4407      	add	r7, r0
 80055fe:	1a36      	subs	r6, r6, r0
 8005600:	e7ea      	b.n	80055d8 <__sflush_r+0xd4>
 8005602:	bf00      	nop
 8005604:	20400001 	.word	0x20400001

08005608 <_fflush_r>:
 8005608:	b538      	push	{r3, r4, r5, lr}
 800560a:	690b      	ldr	r3, [r1, #16]
 800560c:	4605      	mov	r5, r0
 800560e:	460c      	mov	r4, r1
 8005610:	b913      	cbnz	r3, 8005618 <_fflush_r+0x10>
 8005612:	2500      	movs	r5, #0
 8005614:	4628      	mov	r0, r5
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	b118      	cbz	r0, 8005622 <_fflush_r+0x1a>
 800561a:	6983      	ldr	r3, [r0, #24]
 800561c:	b90b      	cbnz	r3, 8005622 <_fflush_r+0x1a>
 800561e:	f000 f887 	bl	8005730 <__sinit>
 8005622:	4b14      	ldr	r3, [pc, #80]	; (8005674 <_fflush_r+0x6c>)
 8005624:	429c      	cmp	r4, r3
 8005626:	d11b      	bne.n	8005660 <_fflush_r+0x58>
 8005628:	686c      	ldr	r4, [r5, #4]
 800562a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0ef      	beq.n	8005612 <_fflush_r+0xa>
 8005632:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005634:	07d0      	lsls	r0, r2, #31
 8005636:	d404      	bmi.n	8005642 <_fflush_r+0x3a>
 8005638:	0599      	lsls	r1, r3, #22
 800563a:	d402      	bmi.n	8005642 <_fflush_r+0x3a>
 800563c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800563e:	f000 f915 	bl	800586c <__retarget_lock_acquire_recursive>
 8005642:	4628      	mov	r0, r5
 8005644:	4621      	mov	r1, r4
 8005646:	f7ff ff5d 	bl	8005504 <__sflush_r>
 800564a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800564c:	4605      	mov	r5, r0
 800564e:	07da      	lsls	r2, r3, #31
 8005650:	d4e0      	bmi.n	8005614 <_fflush_r+0xc>
 8005652:	89a3      	ldrh	r3, [r4, #12]
 8005654:	059b      	lsls	r3, r3, #22
 8005656:	d4dd      	bmi.n	8005614 <_fflush_r+0xc>
 8005658:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800565a:	f000 f908 	bl	800586e <__retarget_lock_release_recursive>
 800565e:	e7d9      	b.n	8005614 <_fflush_r+0xc>
 8005660:	4b05      	ldr	r3, [pc, #20]	; (8005678 <_fflush_r+0x70>)
 8005662:	429c      	cmp	r4, r3
 8005664:	d101      	bne.n	800566a <_fflush_r+0x62>
 8005666:	68ac      	ldr	r4, [r5, #8]
 8005668:	e7df      	b.n	800562a <_fflush_r+0x22>
 800566a:	4b04      	ldr	r3, [pc, #16]	; (800567c <_fflush_r+0x74>)
 800566c:	429c      	cmp	r4, r3
 800566e:	bf08      	it	eq
 8005670:	68ec      	ldreq	r4, [r5, #12]
 8005672:	e7da      	b.n	800562a <_fflush_r+0x22>
 8005674:	08006e10 	.word	0x08006e10
 8005678:	08006e30 	.word	0x08006e30
 800567c:	08006df0 	.word	0x08006df0

08005680 <std>:
 8005680:	2300      	movs	r3, #0
 8005682:	b510      	push	{r4, lr}
 8005684:	4604      	mov	r4, r0
 8005686:	e9c0 3300 	strd	r3, r3, [r0]
 800568a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800568e:	6083      	str	r3, [r0, #8]
 8005690:	8181      	strh	r1, [r0, #12]
 8005692:	6643      	str	r3, [r0, #100]	; 0x64
 8005694:	81c2      	strh	r2, [r0, #14]
 8005696:	6183      	str	r3, [r0, #24]
 8005698:	4619      	mov	r1, r3
 800569a:	2208      	movs	r2, #8
 800569c:	305c      	adds	r0, #92	; 0x5c
 800569e:	f7ff fdbb 	bl	8005218 <memset>
 80056a2:	4b05      	ldr	r3, [pc, #20]	; (80056b8 <std+0x38>)
 80056a4:	6224      	str	r4, [r4, #32]
 80056a6:	6263      	str	r3, [r4, #36]	; 0x24
 80056a8:	4b04      	ldr	r3, [pc, #16]	; (80056bc <std+0x3c>)
 80056aa:	62a3      	str	r3, [r4, #40]	; 0x28
 80056ac:	4b04      	ldr	r3, [pc, #16]	; (80056c0 <std+0x40>)
 80056ae:	62e3      	str	r3, [r4, #44]	; 0x2c
 80056b0:	4b04      	ldr	r3, [pc, #16]	; (80056c4 <std+0x44>)
 80056b2:	6323      	str	r3, [r4, #48]	; 0x30
 80056b4:	bd10      	pop	{r4, pc}
 80056b6:	bf00      	nop
 80056b8:	080063a9 	.word	0x080063a9
 80056bc:	080063cb 	.word	0x080063cb
 80056c0:	08006403 	.word	0x08006403
 80056c4:	08006427 	.word	0x08006427

080056c8 <_cleanup_r>:
 80056c8:	4901      	ldr	r1, [pc, #4]	; (80056d0 <_cleanup_r+0x8>)
 80056ca:	f000 b8af 	b.w	800582c <_fwalk_reent>
 80056ce:	bf00      	nop
 80056d0:	08005609 	.word	0x08005609

080056d4 <__sfmoreglue>:
 80056d4:	2268      	movs	r2, #104	; 0x68
 80056d6:	b570      	push	{r4, r5, r6, lr}
 80056d8:	1e4d      	subs	r5, r1, #1
 80056da:	4355      	muls	r5, r2
 80056dc:	460e      	mov	r6, r1
 80056de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80056e2:	f000 f993 	bl	8005a0c <_malloc_r>
 80056e6:	4604      	mov	r4, r0
 80056e8:	b140      	cbz	r0, 80056fc <__sfmoreglue+0x28>
 80056ea:	2100      	movs	r1, #0
 80056ec:	e9c0 1600 	strd	r1, r6, [r0]
 80056f0:	300c      	adds	r0, #12
 80056f2:	60a0      	str	r0, [r4, #8]
 80056f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80056f8:	f7ff fd8e 	bl	8005218 <memset>
 80056fc:	4620      	mov	r0, r4
 80056fe:	bd70      	pop	{r4, r5, r6, pc}

08005700 <__sfp_lock_acquire>:
 8005700:	4801      	ldr	r0, [pc, #4]	; (8005708 <__sfp_lock_acquire+0x8>)
 8005702:	f000 b8b3 	b.w	800586c <__retarget_lock_acquire_recursive>
 8005706:	bf00      	nop
 8005708:	200002c1 	.word	0x200002c1

0800570c <__sfp_lock_release>:
 800570c:	4801      	ldr	r0, [pc, #4]	; (8005714 <__sfp_lock_release+0x8>)
 800570e:	f000 b8ae 	b.w	800586e <__retarget_lock_release_recursive>
 8005712:	bf00      	nop
 8005714:	200002c1 	.word	0x200002c1

08005718 <__sinit_lock_acquire>:
 8005718:	4801      	ldr	r0, [pc, #4]	; (8005720 <__sinit_lock_acquire+0x8>)
 800571a:	f000 b8a7 	b.w	800586c <__retarget_lock_acquire_recursive>
 800571e:	bf00      	nop
 8005720:	200002c2 	.word	0x200002c2

08005724 <__sinit_lock_release>:
 8005724:	4801      	ldr	r0, [pc, #4]	; (800572c <__sinit_lock_release+0x8>)
 8005726:	f000 b8a2 	b.w	800586e <__retarget_lock_release_recursive>
 800572a:	bf00      	nop
 800572c:	200002c2 	.word	0x200002c2

08005730 <__sinit>:
 8005730:	b510      	push	{r4, lr}
 8005732:	4604      	mov	r4, r0
 8005734:	f7ff fff0 	bl	8005718 <__sinit_lock_acquire>
 8005738:	69a3      	ldr	r3, [r4, #24]
 800573a:	b11b      	cbz	r3, 8005744 <__sinit+0x14>
 800573c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005740:	f7ff bff0 	b.w	8005724 <__sinit_lock_release>
 8005744:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005748:	6523      	str	r3, [r4, #80]	; 0x50
 800574a:	4b13      	ldr	r3, [pc, #76]	; (8005798 <__sinit+0x68>)
 800574c:	4a13      	ldr	r2, [pc, #76]	; (800579c <__sinit+0x6c>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	62a2      	str	r2, [r4, #40]	; 0x28
 8005752:	42a3      	cmp	r3, r4
 8005754:	bf08      	it	eq
 8005756:	2301      	moveq	r3, #1
 8005758:	4620      	mov	r0, r4
 800575a:	bf08      	it	eq
 800575c:	61a3      	streq	r3, [r4, #24]
 800575e:	f000 f81f 	bl	80057a0 <__sfp>
 8005762:	6060      	str	r0, [r4, #4]
 8005764:	4620      	mov	r0, r4
 8005766:	f000 f81b 	bl	80057a0 <__sfp>
 800576a:	60a0      	str	r0, [r4, #8]
 800576c:	4620      	mov	r0, r4
 800576e:	f000 f817 	bl	80057a0 <__sfp>
 8005772:	2200      	movs	r2, #0
 8005774:	2104      	movs	r1, #4
 8005776:	60e0      	str	r0, [r4, #12]
 8005778:	6860      	ldr	r0, [r4, #4]
 800577a:	f7ff ff81 	bl	8005680 <std>
 800577e:	2201      	movs	r2, #1
 8005780:	2109      	movs	r1, #9
 8005782:	68a0      	ldr	r0, [r4, #8]
 8005784:	f7ff ff7c 	bl	8005680 <std>
 8005788:	2202      	movs	r2, #2
 800578a:	2112      	movs	r1, #18
 800578c:	68e0      	ldr	r0, [r4, #12]
 800578e:	f7ff ff77 	bl	8005680 <std>
 8005792:	2301      	movs	r3, #1
 8005794:	61a3      	str	r3, [r4, #24]
 8005796:	e7d1      	b.n	800573c <__sinit+0xc>
 8005798:	08006dec 	.word	0x08006dec
 800579c:	080056c9 	.word	0x080056c9

080057a0 <__sfp>:
 80057a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057a2:	4607      	mov	r7, r0
 80057a4:	f7ff ffac 	bl	8005700 <__sfp_lock_acquire>
 80057a8:	4b1e      	ldr	r3, [pc, #120]	; (8005824 <__sfp+0x84>)
 80057aa:	681e      	ldr	r6, [r3, #0]
 80057ac:	69b3      	ldr	r3, [r6, #24]
 80057ae:	b913      	cbnz	r3, 80057b6 <__sfp+0x16>
 80057b0:	4630      	mov	r0, r6
 80057b2:	f7ff ffbd 	bl	8005730 <__sinit>
 80057b6:	3648      	adds	r6, #72	; 0x48
 80057b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80057bc:	3b01      	subs	r3, #1
 80057be:	d503      	bpl.n	80057c8 <__sfp+0x28>
 80057c0:	6833      	ldr	r3, [r6, #0]
 80057c2:	b30b      	cbz	r3, 8005808 <__sfp+0x68>
 80057c4:	6836      	ldr	r6, [r6, #0]
 80057c6:	e7f7      	b.n	80057b8 <__sfp+0x18>
 80057c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80057cc:	b9d5      	cbnz	r5, 8005804 <__sfp+0x64>
 80057ce:	4b16      	ldr	r3, [pc, #88]	; (8005828 <__sfp+0x88>)
 80057d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80057d4:	60e3      	str	r3, [r4, #12]
 80057d6:	6665      	str	r5, [r4, #100]	; 0x64
 80057d8:	f000 f847 	bl	800586a <__retarget_lock_init_recursive>
 80057dc:	f7ff ff96 	bl	800570c <__sfp_lock_release>
 80057e0:	2208      	movs	r2, #8
 80057e2:	4629      	mov	r1, r5
 80057e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80057e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80057ec:	6025      	str	r5, [r4, #0]
 80057ee:	61a5      	str	r5, [r4, #24]
 80057f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80057f4:	f7ff fd10 	bl	8005218 <memset>
 80057f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80057fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005800:	4620      	mov	r0, r4
 8005802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005804:	3468      	adds	r4, #104	; 0x68
 8005806:	e7d9      	b.n	80057bc <__sfp+0x1c>
 8005808:	2104      	movs	r1, #4
 800580a:	4638      	mov	r0, r7
 800580c:	f7ff ff62 	bl	80056d4 <__sfmoreglue>
 8005810:	4604      	mov	r4, r0
 8005812:	6030      	str	r0, [r6, #0]
 8005814:	2800      	cmp	r0, #0
 8005816:	d1d5      	bne.n	80057c4 <__sfp+0x24>
 8005818:	f7ff ff78 	bl	800570c <__sfp_lock_release>
 800581c:	230c      	movs	r3, #12
 800581e:	603b      	str	r3, [r7, #0]
 8005820:	e7ee      	b.n	8005800 <__sfp+0x60>
 8005822:	bf00      	nop
 8005824:	08006dec 	.word	0x08006dec
 8005828:	ffff0001 	.word	0xffff0001

0800582c <_fwalk_reent>:
 800582c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005830:	4606      	mov	r6, r0
 8005832:	4688      	mov	r8, r1
 8005834:	2700      	movs	r7, #0
 8005836:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800583a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800583e:	f1b9 0901 	subs.w	r9, r9, #1
 8005842:	d505      	bpl.n	8005850 <_fwalk_reent+0x24>
 8005844:	6824      	ldr	r4, [r4, #0]
 8005846:	2c00      	cmp	r4, #0
 8005848:	d1f7      	bne.n	800583a <_fwalk_reent+0xe>
 800584a:	4638      	mov	r0, r7
 800584c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005850:	89ab      	ldrh	r3, [r5, #12]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d907      	bls.n	8005866 <_fwalk_reent+0x3a>
 8005856:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800585a:	3301      	adds	r3, #1
 800585c:	d003      	beq.n	8005866 <_fwalk_reent+0x3a>
 800585e:	4629      	mov	r1, r5
 8005860:	4630      	mov	r0, r6
 8005862:	47c0      	blx	r8
 8005864:	4307      	orrs	r7, r0
 8005866:	3568      	adds	r5, #104	; 0x68
 8005868:	e7e9      	b.n	800583e <_fwalk_reent+0x12>

0800586a <__retarget_lock_init_recursive>:
 800586a:	4770      	bx	lr

0800586c <__retarget_lock_acquire_recursive>:
 800586c:	4770      	bx	lr

0800586e <__retarget_lock_release_recursive>:
 800586e:	4770      	bx	lr

08005870 <__swhatbuf_r>:
 8005870:	b570      	push	{r4, r5, r6, lr}
 8005872:	460e      	mov	r6, r1
 8005874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005878:	4614      	mov	r4, r2
 800587a:	2900      	cmp	r1, #0
 800587c:	461d      	mov	r5, r3
 800587e:	b096      	sub	sp, #88	; 0x58
 8005880:	da08      	bge.n	8005894 <__swhatbuf_r+0x24>
 8005882:	2200      	movs	r2, #0
 8005884:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005888:	602a      	str	r2, [r5, #0]
 800588a:	061a      	lsls	r2, r3, #24
 800588c:	d410      	bmi.n	80058b0 <__swhatbuf_r+0x40>
 800588e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005892:	e00e      	b.n	80058b2 <__swhatbuf_r+0x42>
 8005894:	466a      	mov	r2, sp
 8005896:	f000 fded 	bl	8006474 <_fstat_r>
 800589a:	2800      	cmp	r0, #0
 800589c:	dbf1      	blt.n	8005882 <__swhatbuf_r+0x12>
 800589e:	9a01      	ldr	r2, [sp, #4]
 80058a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80058a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80058a8:	425a      	negs	r2, r3
 80058aa:	415a      	adcs	r2, r3
 80058ac:	602a      	str	r2, [r5, #0]
 80058ae:	e7ee      	b.n	800588e <__swhatbuf_r+0x1e>
 80058b0:	2340      	movs	r3, #64	; 0x40
 80058b2:	2000      	movs	r0, #0
 80058b4:	6023      	str	r3, [r4, #0]
 80058b6:	b016      	add	sp, #88	; 0x58
 80058b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080058bc <__smakebuf_r>:
 80058bc:	898b      	ldrh	r3, [r1, #12]
 80058be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80058c0:	079d      	lsls	r5, r3, #30
 80058c2:	4606      	mov	r6, r0
 80058c4:	460c      	mov	r4, r1
 80058c6:	d507      	bpl.n	80058d8 <__smakebuf_r+0x1c>
 80058c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80058cc:	6023      	str	r3, [r4, #0]
 80058ce:	6123      	str	r3, [r4, #16]
 80058d0:	2301      	movs	r3, #1
 80058d2:	6163      	str	r3, [r4, #20]
 80058d4:	b002      	add	sp, #8
 80058d6:	bd70      	pop	{r4, r5, r6, pc}
 80058d8:	466a      	mov	r2, sp
 80058da:	ab01      	add	r3, sp, #4
 80058dc:	f7ff ffc8 	bl	8005870 <__swhatbuf_r>
 80058e0:	9900      	ldr	r1, [sp, #0]
 80058e2:	4605      	mov	r5, r0
 80058e4:	4630      	mov	r0, r6
 80058e6:	f000 f891 	bl	8005a0c <_malloc_r>
 80058ea:	b948      	cbnz	r0, 8005900 <__smakebuf_r+0x44>
 80058ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058f0:	059a      	lsls	r2, r3, #22
 80058f2:	d4ef      	bmi.n	80058d4 <__smakebuf_r+0x18>
 80058f4:	f023 0303 	bic.w	r3, r3, #3
 80058f8:	f043 0302 	orr.w	r3, r3, #2
 80058fc:	81a3      	strh	r3, [r4, #12]
 80058fe:	e7e3      	b.n	80058c8 <__smakebuf_r+0xc>
 8005900:	4b0d      	ldr	r3, [pc, #52]	; (8005938 <__smakebuf_r+0x7c>)
 8005902:	62b3      	str	r3, [r6, #40]	; 0x28
 8005904:	89a3      	ldrh	r3, [r4, #12]
 8005906:	6020      	str	r0, [r4, #0]
 8005908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800590c:	81a3      	strh	r3, [r4, #12]
 800590e:	9b00      	ldr	r3, [sp, #0]
 8005910:	6120      	str	r0, [r4, #16]
 8005912:	6163      	str	r3, [r4, #20]
 8005914:	9b01      	ldr	r3, [sp, #4]
 8005916:	b15b      	cbz	r3, 8005930 <__smakebuf_r+0x74>
 8005918:	4630      	mov	r0, r6
 800591a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800591e:	f000 fdbb 	bl	8006498 <_isatty_r>
 8005922:	b128      	cbz	r0, 8005930 <__smakebuf_r+0x74>
 8005924:	89a3      	ldrh	r3, [r4, #12]
 8005926:	f023 0303 	bic.w	r3, r3, #3
 800592a:	f043 0301 	orr.w	r3, r3, #1
 800592e:	81a3      	strh	r3, [r4, #12]
 8005930:	89a0      	ldrh	r0, [r4, #12]
 8005932:	4305      	orrs	r5, r0
 8005934:	81a5      	strh	r5, [r4, #12]
 8005936:	e7cd      	b.n	80058d4 <__smakebuf_r+0x18>
 8005938:	080056c9 	.word	0x080056c9

0800593c <_free_r>:
 800593c:	b538      	push	{r3, r4, r5, lr}
 800593e:	4605      	mov	r5, r0
 8005940:	2900      	cmp	r1, #0
 8005942:	d040      	beq.n	80059c6 <_free_r+0x8a>
 8005944:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005948:	1f0c      	subs	r4, r1, #4
 800594a:	2b00      	cmp	r3, #0
 800594c:	bfb8      	it	lt
 800594e:	18e4      	addlt	r4, r4, r3
 8005950:	f000 fdfa 	bl	8006548 <__malloc_lock>
 8005954:	4a1c      	ldr	r2, [pc, #112]	; (80059c8 <_free_r+0x8c>)
 8005956:	6813      	ldr	r3, [r2, #0]
 8005958:	b933      	cbnz	r3, 8005968 <_free_r+0x2c>
 800595a:	6063      	str	r3, [r4, #4]
 800595c:	6014      	str	r4, [r2, #0]
 800595e:	4628      	mov	r0, r5
 8005960:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005964:	f000 bdf6 	b.w	8006554 <__malloc_unlock>
 8005968:	42a3      	cmp	r3, r4
 800596a:	d908      	bls.n	800597e <_free_r+0x42>
 800596c:	6820      	ldr	r0, [r4, #0]
 800596e:	1821      	adds	r1, r4, r0
 8005970:	428b      	cmp	r3, r1
 8005972:	bf01      	itttt	eq
 8005974:	6819      	ldreq	r1, [r3, #0]
 8005976:	685b      	ldreq	r3, [r3, #4]
 8005978:	1809      	addeq	r1, r1, r0
 800597a:	6021      	streq	r1, [r4, #0]
 800597c:	e7ed      	b.n	800595a <_free_r+0x1e>
 800597e:	461a      	mov	r2, r3
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	b10b      	cbz	r3, 8005988 <_free_r+0x4c>
 8005984:	42a3      	cmp	r3, r4
 8005986:	d9fa      	bls.n	800597e <_free_r+0x42>
 8005988:	6811      	ldr	r1, [r2, #0]
 800598a:	1850      	adds	r0, r2, r1
 800598c:	42a0      	cmp	r0, r4
 800598e:	d10b      	bne.n	80059a8 <_free_r+0x6c>
 8005990:	6820      	ldr	r0, [r4, #0]
 8005992:	4401      	add	r1, r0
 8005994:	1850      	adds	r0, r2, r1
 8005996:	4283      	cmp	r3, r0
 8005998:	6011      	str	r1, [r2, #0]
 800599a:	d1e0      	bne.n	800595e <_free_r+0x22>
 800599c:	6818      	ldr	r0, [r3, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	4401      	add	r1, r0
 80059a2:	6011      	str	r1, [r2, #0]
 80059a4:	6053      	str	r3, [r2, #4]
 80059a6:	e7da      	b.n	800595e <_free_r+0x22>
 80059a8:	d902      	bls.n	80059b0 <_free_r+0x74>
 80059aa:	230c      	movs	r3, #12
 80059ac:	602b      	str	r3, [r5, #0]
 80059ae:	e7d6      	b.n	800595e <_free_r+0x22>
 80059b0:	6820      	ldr	r0, [r4, #0]
 80059b2:	1821      	adds	r1, r4, r0
 80059b4:	428b      	cmp	r3, r1
 80059b6:	bf01      	itttt	eq
 80059b8:	6819      	ldreq	r1, [r3, #0]
 80059ba:	685b      	ldreq	r3, [r3, #4]
 80059bc:	1809      	addeq	r1, r1, r0
 80059be:	6021      	streq	r1, [r4, #0]
 80059c0:	6063      	str	r3, [r4, #4]
 80059c2:	6054      	str	r4, [r2, #4]
 80059c4:	e7cb      	b.n	800595e <_free_r+0x22>
 80059c6:	bd38      	pop	{r3, r4, r5, pc}
 80059c8:	200002c4 	.word	0x200002c4

080059cc <sbrk_aligned>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	4e0e      	ldr	r6, [pc, #56]	; (8005a08 <sbrk_aligned+0x3c>)
 80059d0:	460c      	mov	r4, r1
 80059d2:	6831      	ldr	r1, [r6, #0]
 80059d4:	4605      	mov	r5, r0
 80059d6:	b911      	cbnz	r1, 80059de <sbrk_aligned+0x12>
 80059d8:	f000 fcd6 	bl	8006388 <_sbrk_r>
 80059dc:	6030      	str	r0, [r6, #0]
 80059de:	4621      	mov	r1, r4
 80059e0:	4628      	mov	r0, r5
 80059e2:	f000 fcd1 	bl	8006388 <_sbrk_r>
 80059e6:	1c43      	adds	r3, r0, #1
 80059e8:	d00a      	beq.n	8005a00 <sbrk_aligned+0x34>
 80059ea:	1cc4      	adds	r4, r0, #3
 80059ec:	f024 0403 	bic.w	r4, r4, #3
 80059f0:	42a0      	cmp	r0, r4
 80059f2:	d007      	beq.n	8005a04 <sbrk_aligned+0x38>
 80059f4:	1a21      	subs	r1, r4, r0
 80059f6:	4628      	mov	r0, r5
 80059f8:	f000 fcc6 	bl	8006388 <_sbrk_r>
 80059fc:	3001      	adds	r0, #1
 80059fe:	d101      	bne.n	8005a04 <sbrk_aligned+0x38>
 8005a00:	f04f 34ff 	mov.w	r4, #4294967295
 8005a04:	4620      	mov	r0, r4
 8005a06:	bd70      	pop	{r4, r5, r6, pc}
 8005a08:	200002c8 	.word	0x200002c8

08005a0c <_malloc_r>:
 8005a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a10:	1ccd      	adds	r5, r1, #3
 8005a12:	f025 0503 	bic.w	r5, r5, #3
 8005a16:	3508      	adds	r5, #8
 8005a18:	2d0c      	cmp	r5, #12
 8005a1a:	bf38      	it	cc
 8005a1c:	250c      	movcc	r5, #12
 8005a1e:	2d00      	cmp	r5, #0
 8005a20:	4607      	mov	r7, r0
 8005a22:	db01      	blt.n	8005a28 <_malloc_r+0x1c>
 8005a24:	42a9      	cmp	r1, r5
 8005a26:	d905      	bls.n	8005a34 <_malloc_r+0x28>
 8005a28:	230c      	movs	r3, #12
 8005a2a:	2600      	movs	r6, #0
 8005a2c:	603b      	str	r3, [r7, #0]
 8005a2e:	4630      	mov	r0, r6
 8005a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a34:	4e2e      	ldr	r6, [pc, #184]	; (8005af0 <_malloc_r+0xe4>)
 8005a36:	f000 fd87 	bl	8006548 <__malloc_lock>
 8005a3a:	6833      	ldr	r3, [r6, #0]
 8005a3c:	461c      	mov	r4, r3
 8005a3e:	bb34      	cbnz	r4, 8005a8e <_malloc_r+0x82>
 8005a40:	4629      	mov	r1, r5
 8005a42:	4638      	mov	r0, r7
 8005a44:	f7ff ffc2 	bl	80059cc <sbrk_aligned>
 8005a48:	1c43      	adds	r3, r0, #1
 8005a4a:	4604      	mov	r4, r0
 8005a4c:	d14d      	bne.n	8005aea <_malloc_r+0xde>
 8005a4e:	6834      	ldr	r4, [r6, #0]
 8005a50:	4626      	mov	r6, r4
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	d140      	bne.n	8005ad8 <_malloc_r+0xcc>
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	4631      	mov	r1, r6
 8005a5a:	4638      	mov	r0, r7
 8005a5c:	eb04 0803 	add.w	r8, r4, r3
 8005a60:	f000 fc92 	bl	8006388 <_sbrk_r>
 8005a64:	4580      	cmp	r8, r0
 8005a66:	d13a      	bne.n	8005ade <_malloc_r+0xd2>
 8005a68:	6821      	ldr	r1, [r4, #0]
 8005a6a:	3503      	adds	r5, #3
 8005a6c:	1a6d      	subs	r5, r5, r1
 8005a6e:	f025 0503 	bic.w	r5, r5, #3
 8005a72:	3508      	adds	r5, #8
 8005a74:	2d0c      	cmp	r5, #12
 8005a76:	bf38      	it	cc
 8005a78:	250c      	movcc	r5, #12
 8005a7a:	4638      	mov	r0, r7
 8005a7c:	4629      	mov	r1, r5
 8005a7e:	f7ff ffa5 	bl	80059cc <sbrk_aligned>
 8005a82:	3001      	adds	r0, #1
 8005a84:	d02b      	beq.n	8005ade <_malloc_r+0xd2>
 8005a86:	6823      	ldr	r3, [r4, #0]
 8005a88:	442b      	add	r3, r5
 8005a8a:	6023      	str	r3, [r4, #0]
 8005a8c:	e00e      	b.n	8005aac <_malloc_r+0xa0>
 8005a8e:	6822      	ldr	r2, [r4, #0]
 8005a90:	1b52      	subs	r2, r2, r5
 8005a92:	d41e      	bmi.n	8005ad2 <_malloc_r+0xc6>
 8005a94:	2a0b      	cmp	r2, #11
 8005a96:	d916      	bls.n	8005ac6 <_malloc_r+0xba>
 8005a98:	1961      	adds	r1, r4, r5
 8005a9a:	42a3      	cmp	r3, r4
 8005a9c:	6025      	str	r5, [r4, #0]
 8005a9e:	bf18      	it	ne
 8005aa0:	6059      	strne	r1, [r3, #4]
 8005aa2:	6863      	ldr	r3, [r4, #4]
 8005aa4:	bf08      	it	eq
 8005aa6:	6031      	streq	r1, [r6, #0]
 8005aa8:	5162      	str	r2, [r4, r5]
 8005aaa:	604b      	str	r3, [r1, #4]
 8005aac:	4638      	mov	r0, r7
 8005aae:	f104 060b 	add.w	r6, r4, #11
 8005ab2:	f000 fd4f 	bl	8006554 <__malloc_unlock>
 8005ab6:	f026 0607 	bic.w	r6, r6, #7
 8005aba:	1d23      	adds	r3, r4, #4
 8005abc:	1af2      	subs	r2, r6, r3
 8005abe:	d0b6      	beq.n	8005a2e <_malloc_r+0x22>
 8005ac0:	1b9b      	subs	r3, r3, r6
 8005ac2:	50a3      	str	r3, [r4, r2]
 8005ac4:	e7b3      	b.n	8005a2e <_malloc_r+0x22>
 8005ac6:	6862      	ldr	r2, [r4, #4]
 8005ac8:	42a3      	cmp	r3, r4
 8005aca:	bf0c      	ite	eq
 8005acc:	6032      	streq	r2, [r6, #0]
 8005ace:	605a      	strne	r2, [r3, #4]
 8005ad0:	e7ec      	b.n	8005aac <_malloc_r+0xa0>
 8005ad2:	4623      	mov	r3, r4
 8005ad4:	6864      	ldr	r4, [r4, #4]
 8005ad6:	e7b2      	b.n	8005a3e <_malloc_r+0x32>
 8005ad8:	4634      	mov	r4, r6
 8005ada:	6876      	ldr	r6, [r6, #4]
 8005adc:	e7b9      	b.n	8005a52 <_malloc_r+0x46>
 8005ade:	230c      	movs	r3, #12
 8005ae0:	4638      	mov	r0, r7
 8005ae2:	603b      	str	r3, [r7, #0]
 8005ae4:	f000 fd36 	bl	8006554 <__malloc_unlock>
 8005ae8:	e7a1      	b.n	8005a2e <_malloc_r+0x22>
 8005aea:	6025      	str	r5, [r4, #0]
 8005aec:	e7de      	b.n	8005aac <_malloc_r+0xa0>
 8005aee:	bf00      	nop
 8005af0:	200002c4 	.word	0x200002c4

08005af4 <__ssputs_r>:
 8005af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005af8:	688e      	ldr	r6, [r1, #8]
 8005afa:	4682      	mov	sl, r0
 8005afc:	429e      	cmp	r6, r3
 8005afe:	460c      	mov	r4, r1
 8005b00:	4690      	mov	r8, r2
 8005b02:	461f      	mov	r7, r3
 8005b04:	d838      	bhi.n	8005b78 <__ssputs_r+0x84>
 8005b06:	898a      	ldrh	r2, [r1, #12]
 8005b08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005b0c:	d032      	beq.n	8005b74 <__ssputs_r+0x80>
 8005b0e:	6825      	ldr	r5, [r4, #0]
 8005b10:	6909      	ldr	r1, [r1, #16]
 8005b12:	3301      	adds	r3, #1
 8005b14:	eba5 0901 	sub.w	r9, r5, r1
 8005b18:	6965      	ldr	r5, [r4, #20]
 8005b1a:	444b      	add	r3, r9
 8005b1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005b24:	106d      	asrs	r5, r5, #1
 8005b26:	429d      	cmp	r5, r3
 8005b28:	bf38      	it	cc
 8005b2a:	461d      	movcc	r5, r3
 8005b2c:	0553      	lsls	r3, r2, #21
 8005b2e:	d531      	bpl.n	8005b94 <__ssputs_r+0xa0>
 8005b30:	4629      	mov	r1, r5
 8005b32:	f7ff ff6b 	bl	8005a0c <_malloc_r>
 8005b36:	4606      	mov	r6, r0
 8005b38:	b950      	cbnz	r0, 8005b50 <__ssputs_r+0x5c>
 8005b3a:	230c      	movs	r3, #12
 8005b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b40:	f8ca 3000 	str.w	r3, [sl]
 8005b44:	89a3      	ldrh	r3, [r4, #12]
 8005b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b4a:	81a3      	strh	r3, [r4, #12]
 8005b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b50:	464a      	mov	r2, r9
 8005b52:	6921      	ldr	r1, [r4, #16]
 8005b54:	f000 fcd0 	bl	80064f8 <memcpy>
 8005b58:	89a3      	ldrh	r3, [r4, #12]
 8005b5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005b5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b62:	81a3      	strh	r3, [r4, #12]
 8005b64:	6126      	str	r6, [r4, #16]
 8005b66:	444e      	add	r6, r9
 8005b68:	6026      	str	r6, [r4, #0]
 8005b6a:	463e      	mov	r6, r7
 8005b6c:	6165      	str	r5, [r4, #20]
 8005b6e:	eba5 0509 	sub.w	r5, r5, r9
 8005b72:	60a5      	str	r5, [r4, #8]
 8005b74:	42be      	cmp	r6, r7
 8005b76:	d900      	bls.n	8005b7a <__ssputs_r+0x86>
 8005b78:	463e      	mov	r6, r7
 8005b7a:	4632      	mov	r2, r6
 8005b7c:	4641      	mov	r1, r8
 8005b7e:	6820      	ldr	r0, [r4, #0]
 8005b80:	f000 fcc8 	bl	8006514 <memmove>
 8005b84:	68a3      	ldr	r3, [r4, #8]
 8005b86:	2000      	movs	r0, #0
 8005b88:	1b9b      	subs	r3, r3, r6
 8005b8a:	60a3      	str	r3, [r4, #8]
 8005b8c:	6823      	ldr	r3, [r4, #0]
 8005b8e:	4433      	add	r3, r6
 8005b90:	6023      	str	r3, [r4, #0]
 8005b92:	e7db      	b.n	8005b4c <__ssputs_r+0x58>
 8005b94:	462a      	mov	r2, r5
 8005b96:	f000 fce3 	bl	8006560 <_realloc_r>
 8005b9a:	4606      	mov	r6, r0
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	d1e1      	bne.n	8005b64 <__ssputs_r+0x70>
 8005ba0:	4650      	mov	r0, sl
 8005ba2:	6921      	ldr	r1, [r4, #16]
 8005ba4:	f7ff feca 	bl	800593c <_free_r>
 8005ba8:	e7c7      	b.n	8005b3a <__ssputs_r+0x46>
	...

08005bac <_svfiprintf_r>:
 8005bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bb0:	4698      	mov	r8, r3
 8005bb2:	898b      	ldrh	r3, [r1, #12]
 8005bb4:	4607      	mov	r7, r0
 8005bb6:	061b      	lsls	r3, r3, #24
 8005bb8:	460d      	mov	r5, r1
 8005bba:	4614      	mov	r4, r2
 8005bbc:	b09d      	sub	sp, #116	; 0x74
 8005bbe:	d50e      	bpl.n	8005bde <_svfiprintf_r+0x32>
 8005bc0:	690b      	ldr	r3, [r1, #16]
 8005bc2:	b963      	cbnz	r3, 8005bde <_svfiprintf_r+0x32>
 8005bc4:	2140      	movs	r1, #64	; 0x40
 8005bc6:	f7ff ff21 	bl	8005a0c <_malloc_r>
 8005bca:	6028      	str	r0, [r5, #0]
 8005bcc:	6128      	str	r0, [r5, #16]
 8005bce:	b920      	cbnz	r0, 8005bda <_svfiprintf_r+0x2e>
 8005bd0:	230c      	movs	r3, #12
 8005bd2:	603b      	str	r3, [r7, #0]
 8005bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd8:	e0d1      	b.n	8005d7e <_svfiprintf_r+0x1d2>
 8005bda:	2340      	movs	r3, #64	; 0x40
 8005bdc:	616b      	str	r3, [r5, #20]
 8005bde:	2300      	movs	r3, #0
 8005be0:	9309      	str	r3, [sp, #36]	; 0x24
 8005be2:	2320      	movs	r3, #32
 8005be4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005be8:	2330      	movs	r3, #48	; 0x30
 8005bea:	f04f 0901 	mov.w	r9, #1
 8005bee:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bf2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005d98 <_svfiprintf_r+0x1ec>
 8005bf6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005bfa:	4623      	mov	r3, r4
 8005bfc:	469a      	mov	sl, r3
 8005bfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c02:	b10a      	cbz	r2, 8005c08 <_svfiprintf_r+0x5c>
 8005c04:	2a25      	cmp	r2, #37	; 0x25
 8005c06:	d1f9      	bne.n	8005bfc <_svfiprintf_r+0x50>
 8005c08:	ebba 0b04 	subs.w	fp, sl, r4
 8005c0c:	d00b      	beq.n	8005c26 <_svfiprintf_r+0x7a>
 8005c0e:	465b      	mov	r3, fp
 8005c10:	4622      	mov	r2, r4
 8005c12:	4629      	mov	r1, r5
 8005c14:	4638      	mov	r0, r7
 8005c16:	f7ff ff6d 	bl	8005af4 <__ssputs_r>
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	f000 80aa 	beq.w	8005d74 <_svfiprintf_r+0x1c8>
 8005c20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c22:	445a      	add	r2, fp
 8005c24:	9209      	str	r2, [sp, #36]	; 0x24
 8005c26:	f89a 3000 	ldrb.w	r3, [sl]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f000 80a2 	beq.w	8005d74 <_svfiprintf_r+0x1c8>
 8005c30:	2300      	movs	r3, #0
 8005c32:	f04f 32ff 	mov.w	r2, #4294967295
 8005c36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c3a:	f10a 0a01 	add.w	sl, sl, #1
 8005c3e:	9304      	str	r3, [sp, #16]
 8005c40:	9307      	str	r3, [sp, #28]
 8005c42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c46:	931a      	str	r3, [sp, #104]	; 0x68
 8005c48:	4654      	mov	r4, sl
 8005c4a:	2205      	movs	r2, #5
 8005c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c50:	4851      	ldr	r0, [pc, #324]	; (8005d98 <_svfiprintf_r+0x1ec>)
 8005c52:	f000 fc43 	bl	80064dc <memchr>
 8005c56:	9a04      	ldr	r2, [sp, #16]
 8005c58:	b9d8      	cbnz	r0, 8005c92 <_svfiprintf_r+0xe6>
 8005c5a:	06d0      	lsls	r0, r2, #27
 8005c5c:	bf44      	itt	mi
 8005c5e:	2320      	movmi	r3, #32
 8005c60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c64:	0711      	lsls	r1, r2, #28
 8005c66:	bf44      	itt	mi
 8005c68:	232b      	movmi	r3, #43	; 0x2b
 8005c6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c6e:	f89a 3000 	ldrb.w	r3, [sl]
 8005c72:	2b2a      	cmp	r3, #42	; 0x2a
 8005c74:	d015      	beq.n	8005ca2 <_svfiprintf_r+0xf6>
 8005c76:	4654      	mov	r4, sl
 8005c78:	2000      	movs	r0, #0
 8005c7a:	f04f 0c0a 	mov.w	ip, #10
 8005c7e:	9a07      	ldr	r2, [sp, #28]
 8005c80:	4621      	mov	r1, r4
 8005c82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c86:	3b30      	subs	r3, #48	; 0x30
 8005c88:	2b09      	cmp	r3, #9
 8005c8a:	d94e      	bls.n	8005d2a <_svfiprintf_r+0x17e>
 8005c8c:	b1b0      	cbz	r0, 8005cbc <_svfiprintf_r+0x110>
 8005c8e:	9207      	str	r2, [sp, #28]
 8005c90:	e014      	b.n	8005cbc <_svfiprintf_r+0x110>
 8005c92:	eba0 0308 	sub.w	r3, r0, r8
 8005c96:	fa09 f303 	lsl.w	r3, r9, r3
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	46a2      	mov	sl, r4
 8005c9e:	9304      	str	r3, [sp, #16]
 8005ca0:	e7d2      	b.n	8005c48 <_svfiprintf_r+0x9c>
 8005ca2:	9b03      	ldr	r3, [sp, #12]
 8005ca4:	1d19      	adds	r1, r3, #4
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	9103      	str	r1, [sp, #12]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	bfbb      	ittet	lt
 8005cae:	425b      	neglt	r3, r3
 8005cb0:	f042 0202 	orrlt.w	r2, r2, #2
 8005cb4:	9307      	strge	r3, [sp, #28]
 8005cb6:	9307      	strlt	r3, [sp, #28]
 8005cb8:	bfb8      	it	lt
 8005cba:	9204      	strlt	r2, [sp, #16]
 8005cbc:	7823      	ldrb	r3, [r4, #0]
 8005cbe:	2b2e      	cmp	r3, #46	; 0x2e
 8005cc0:	d10c      	bne.n	8005cdc <_svfiprintf_r+0x130>
 8005cc2:	7863      	ldrb	r3, [r4, #1]
 8005cc4:	2b2a      	cmp	r3, #42	; 0x2a
 8005cc6:	d135      	bne.n	8005d34 <_svfiprintf_r+0x188>
 8005cc8:	9b03      	ldr	r3, [sp, #12]
 8005cca:	3402      	adds	r4, #2
 8005ccc:	1d1a      	adds	r2, r3, #4
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	9203      	str	r2, [sp, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	bfb8      	it	lt
 8005cd6:	f04f 33ff 	movlt.w	r3, #4294967295
 8005cda:	9305      	str	r3, [sp, #20]
 8005cdc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005d9c <_svfiprintf_r+0x1f0>
 8005ce0:	2203      	movs	r2, #3
 8005ce2:	4650      	mov	r0, sl
 8005ce4:	7821      	ldrb	r1, [r4, #0]
 8005ce6:	f000 fbf9 	bl	80064dc <memchr>
 8005cea:	b140      	cbz	r0, 8005cfe <_svfiprintf_r+0x152>
 8005cec:	2340      	movs	r3, #64	; 0x40
 8005cee:	eba0 000a 	sub.w	r0, r0, sl
 8005cf2:	fa03 f000 	lsl.w	r0, r3, r0
 8005cf6:	9b04      	ldr	r3, [sp, #16]
 8005cf8:	3401      	adds	r4, #1
 8005cfa:	4303      	orrs	r3, r0
 8005cfc:	9304      	str	r3, [sp, #16]
 8005cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d02:	2206      	movs	r2, #6
 8005d04:	4826      	ldr	r0, [pc, #152]	; (8005da0 <_svfiprintf_r+0x1f4>)
 8005d06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d0a:	f000 fbe7 	bl	80064dc <memchr>
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	d038      	beq.n	8005d84 <_svfiprintf_r+0x1d8>
 8005d12:	4b24      	ldr	r3, [pc, #144]	; (8005da4 <_svfiprintf_r+0x1f8>)
 8005d14:	bb1b      	cbnz	r3, 8005d5e <_svfiprintf_r+0x1b2>
 8005d16:	9b03      	ldr	r3, [sp, #12]
 8005d18:	3307      	adds	r3, #7
 8005d1a:	f023 0307 	bic.w	r3, r3, #7
 8005d1e:	3308      	adds	r3, #8
 8005d20:	9303      	str	r3, [sp, #12]
 8005d22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d24:	4433      	add	r3, r6
 8005d26:	9309      	str	r3, [sp, #36]	; 0x24
 8005d28:	e767      	b.n	8005bfa <_svfiprintf_r+0x4e>
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	2001      	movs	r0, #1
 8005d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d32:	e7a5      	b.n	8005c80 <_svfiprintf_r+0xd4>
 8005d34:	2300      	movs	r3, #0
 8005d36:	f04f 0c0a 	mov.w	ip, #10
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	3401      	adds	r4, #1
 8005d3e:	9305      	str	r3, [sp, #20]
 8005d40:	4620      	mov	r0, r4
 8005d42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d46:	3a30      	subs	r2, #48	; 0x30
 8005d48:	2a09      	cmp	r2, #9
 8005d4a:	d903      	bls.n	8005d54 <_svfiprintf_r+0x1a8>
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d0c5      	beq.n	8005cdc <_svfiprintf_r+0x130>
 8005d50:	9105      	str	r1, [sp, #20]
 8005d52:	e7c3      	b.n	8005cdc <_svfiprintf_r+0x130>
 8005d54:	4604      	mov	r4, r0
 8005d56:	2301      	movs	r3, #1
 8005d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d5c:	e7f0      	b.n	8005d40 <_svfiprintf_r+0x194>
 8005d5e:	ab03      	add	r3, sp, #12
 8005d60:	9300      	str	r3, [sp, #0]
 8005d62:	462a      	mov	r2, r5
 8005d64:	4638      	mov	r0, r7
 8005d66:	4b10      	ldr	r3, [pc, #64]	; (8005da8 <_svfiprintf_r+0x1fc>)
 8005d68:	a904      	add	r1, sp, #16
 8005d6a:	f3af 8000 	nop.w
 8005d6e:	1c42      	adds	r2, r0, #1
 8005d70:	4606      	mov	r6, r0
 8005d72:	d1d6      	bne.n	8005d22 <_svfiprintf_r+0x176>
 8005d74:	89ab      	ldrh	r3, [r5, #12]
 8005d76:	065b      	lsls	r3, r3, #25
 8005d78:	f53f af2c 	bmi.w	8005bd4 <_svfiprintf_r+0x28>
 8005d7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d7e:	b01d      	add	sp, #116	; 0x74
 8005d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d84:	ab03      	add	r3, sp, #12
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	462a      	mov	r2, r5
 8005d8a:	4638      	mov	r0, r7
 8005d8c:	4b06      	ldr	r3, [pc, #24]	; (8005da8 <_svfiprintf_r+0x1fc>)
 8005d8e:	a904      	add	r1, sp, #16
 8005d90:	f000 f9d4 	bl	800613c <_printf_i>
 8005d94:	e7eb      	b.n	8005d6e <_svfiprintf_r+0x1c2>
 8005d96:	bf00      	nop
 8005d98:	08006e50 	.word	0x08006e50
 8005d9c:	08006e56 	.word	0x08006e56
 8005da0:	08006e5a 	.word	0x08006e5a
 8005da4:	00000000 	.word	0x00000000
 8005da8:	08005af5 	.word	0x08005af5

08005dac <__sfputc_r>:
 8005dac:	6893      	ldr	r3, [r2, #8]
 8005dae:	b410      	push	{r4}
 8005db0:	3b01      	subs	r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	6093      	str	r3, [r2, #8]
 8005db6:	da07      	bge.n	8005dc8 <__sfputc_r+0x1c>
 8005db8:	6994      	ldr	r4, [r2, #24]
 8005dba:	42a3      	cmp	r3, r4
 8005dbc:	db01      	blt.n	8005dc2 <__sfputc_r+0x16>
 8005dbe:	290a      	cmp	r1, #10
 8005dc0:	d102      	bne.n	8005dc8 <__sfputc_r+0x1c>
 8005dc2:	bc10      	pop	{r4}
 8005dc4:	f7ff bade 	b.w	8005384 <__swbuf_r>
 8005dc8:	6813      	ldr	r3, [r2, #0]
 8005dca:	1c58      	adds	r0, r3, #1
 8005dcc:	6010      	str	r0, [r2, #0]
 8005dce:	7019      	strb	r1, [r3, #0]
 8005dd0:	4608      	mov	r0, r1
 8005dd2:	bc10      	pop	{r4}
 8005dd4:	4770      	bx	lr

08005dd6 <__sfputs_r>:
 8005dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dd8:	4606      	mov	r6, r0
 8005dda:	460f      	mov	r7, r1
 8005ddc:	4614      	mov	r4, r2
 8005dde:	18d5      	adds	r5, r2, r3
 8005de0:	42ac      	cmp	r4, r5
 8005de2:	d101      	bne.n	8005de8 <__sfputs_r+0x12>
 8005de4:	2000      	movs	r0, #0
 8005de6:	e007      	b.n	8005df8 <__sfputs_r+0x22>
 8005de8:	463a      	mov	r2, r7
 8005dea:	4630      	mov	r0, r6
 8005dec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005df0:	f7ff ffdc 	bl	8005dac <__sfputc_r>
 8005df4:	1c43      	adds	r3, r0, #1
 8005df6:	d1f3      	bne.n	8005de0 <__sfputs_r+0xa>
 8005df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005dfc <_vfiprintf_r>:
 8005dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e00:	460d      	mov	r5, r1
 8005e02:	4614      	mov	r4, r2
 8005e04:	4698      	mov	r8, r3
 8005e06:	4606      	mov	r6, r0
 8005e08:	b09d      	sub	sp, #116	; 0x74
 8005e0a:	b118      	cbz	r0, 8005e14 <_vfiprintf_r+0x18>
 8005e0c:	6983      	ldr	r3, [r0, #24]
 8005e0e:	b90b      	cbnz	r3, 8005e14 <_vfiprintf_r+0x18>
 8005e10:	f7ff fc8e 	bl	8005730 <__sinit>
 8005e14:	4b89      	ldr	r3, [pc, #548]	; (800603c <_vfiprintf_r+0x240>)
 8005e16:	429d      	cmp	r5, r3
 8005e18:	d11b      	bne.n	8005e52 <_vfiprintf_r+0x56>
 8005e1a:	6875      	ldr	r5, [r6, #4]
 8005e1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e1e:	07d9      	lsls	r1, r3, #31
 8005e20:	d405      	bmi.n	8005e2e <_vfiprintf_r+0x32>
 8005e22:	89ab      	ldrh	r3, [r5, #12]
 8005e24:	059a      	lsls	r2, r3, #22
 8005e26:	d402      	bmi.n	8005e2e <_vfiprintf_r+0x32>
 8005e28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e2a:	f7ff fd1f 	bl	800586c <__retarget_lock_acquire_recursive>
 8005e2e:	89ab      	ldrh	r3, [r5, #12]
 8005e30:	071b      	lsls	r3, r3, #28
 8005e32:	d501      	bpl.n	8005e38 <_vfiprintf_r+0x3c>
 8005e34:	692b      	ldr	r3, [r5, #16]
 8005e36:	b9eb      	cbnz	r3, 8005e74 <_vfiprintf_r+0x78>
 8005e38:	4629      	mov	r1, r5
 8005e3a:	4630      	mov	r0, r6
 8005e3c:	f7ff faf4 	bl	8005428 <__swsetup_r>
 8005e40:	b1c0      	cbz	r0, 8005e74 <_vfiprintf_r+0x78>
 8005e42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e44:	07dc      	lsls	r4, r3, #31
 8005e46:	d50e      	bpl.n	8005e66 <_vfiprintf_r+0x6a>
 8005e48:	f04f 30ff 	mov.w	r0, #4294967295
 8005e4c:	b01d      	add	sp, #116	; 0x74
 8005e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e52:	4b7b      	ldr	r3, [pc, #492]	; (8006040 <_vfiprintf_r+0x244>)
 8005e54:	429d      	cmp	r5, r3
 8005e56:	d101      	bne.n	8005e5c <_vfiprintf_r+0x60>
 8005e58:	68b5      	ldr	r5, [r6, #8]
 8005e5a:	e7df      	b.n	8005e1c <_vfiprintf_r+0x20>
 8005e5c:	4b79      	ldr	r3, [pc, #484]	; (8006044 <_vfiprintf_r+0x248>)
 8005e5e:	429d      	cmp	r5, r3
 8005e60:	bf08      	it	eq
 8005e62:	68f5      	ldreq	r5, [r6, #12]
 8005e64:	e7da      	b.n	8005e1c <_vfiprintf_r+0x20>
 8005e66:	89ab      	ldrh	r3, [r5, #12]
 8005e68:	0598      	lsls	r0, r3, #22
 8005e6a:	d4ed      	bmi.n	8005e48 <_vfiprintf_r+0x4c>
 8005e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e6e:	f7ff fcfe 	bl	800586e <__retarget_lock_release_recursive>
 8005e72:	e7e9      	b.n	8005e48 <_vfiprintf_r+0x4c>
 8005e74:	2300      	movs	r3, #0
 8005e76:	9309      	str	r3, [sp, #36]	; 0x24
 8005e78:	2320      	movs	r3, #32
 8005e7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e7e:	2330      	movs	r3, #48	; 0x30
 8005e80:	f04f 0901 	mov.w	r9, #1
 8005e84:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e88:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006048 <_vfiprintf_r+0x24c>
 8005e8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e90:	4623      	mov	r3, r4
 8005e92:	469a      	mov	sl, r3
 8005e94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e98:	b10a      	cbz	r2, 8005e9e <_vfiprintf_r+0xa2>
 8005e9a:	2a25      	cmp	r2, #37	; 0x25
 8005e9c:	d1f9      	bne.n	8005e92 <_vfiprintf_r+0x96>
 8005e9e:	ebba 0b04 	subs.w	fp, sl, r4
 8005ea2:	d00b      	beq.n	8005ebc <_vfiprintf_r+0xc0>
 8005ea4:	465b      	mov	r3, fp
 8005ea6:	4622      	mov	r2, r4
 8005ea8:	4629      	mov	r1, r5
 8005eaa:	4630      	mov	r0, r6
 8005eac:	f7ff ff93 	bl	8005dd6 <__sfputs_r>
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	f000 80aa 	beq.w	800600a <_vfiprintf_r+0x20e>
 8005eb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eb8:	445a      	add	r2, fp
 8005eba:	9209      	str	r2, [sp, #36]	; 0x24
 8005ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f000 80a2 	beq.w	800600a <_vfiprintf_r+0x20e>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8005ecc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ed0:	f10a 0a01 	add.w	sl, sl, #1
 8005ed4:	9304      	str	r3, [sp, #16]
 8005ed6:	9307      	str	r3, [sp, #28]
 8005ed8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005edc:	931a      	str	r3, [sp, #104]	; 0x68
 8005ede:	4654      	mov	r4, sl
 8005ee0:	2205      	movs	r2, #5
 8005ee2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ee6:	4858      	ldr	r0, [pc, #352]	; (8006048 <_vfiprintf_r+0x24c>)
 8005ee8:	f000 faf8 	bl	80064dc <memchr>
 8005eec:	9a04      	ldr	r2, [sp, #16]
 8005eee:	b9d8      	cbnz	r0, 8005f28 <_vfiprintf_r+0x12c>
 8005ef0:	06d1      	lsls	r1, r2, #27
 8005ef2:	bf44      	itt	mi
 8005ef4:	2320      	movmi	r3, #32
 8005ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005efa:	0713      	lsls	r3, r2, #28
 8005efc:	bf44      	itt	mi
 8005efe:	232b      	movmi	r3, #43	; 0x2b
 8005f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f04:	f89a 3000 	ldrb.w	r3, [sl]
 8005f08:	2b2a      	cmp	r3, #42	; 0x2a
 8005f0a:	d015      	beq.n	8005f38 <_vfiprintf_r+0x13c>
 8005f0c:	4654      	mov	r4, sl
 8005f0e:	2000      	movs	r0, #0
 8005f10:	f04f 0c0a 	mov.w	ip, #10
 8005f14:	9a07      	ldr	r2, [sp, #28]
 8005f16:	4621      	mov	r1, r4
 8005f18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f1c:	3b30      	subs	r3, #48	; 0x30
 8005f1e:	2b09      	cmp	r3, #9
 8005f20:	d94e      	bls.n	8005fc0 <_vfiprintf_r+0x1c4>
 8005f22:	b1b0      	cbz	r0, 8005f52 <_vfiprintf_r+0x156>
 8005f24:	9207      	str	r2, [sp, #28]
 8005f26:	e014      	b.n	8005f52 <_vfiprintf_r+0x156>
 8005f28:	eba0 0308 	sub.w	r3, r0, r8
 8005f2c:	fa09 f303 	lsl.w	r3, r9, r3
 8005f30:	4313      	orrs	r3, r2
 8005f32:	46a2      	mov	sl, r4
 8005f34:	9304      	str	r3, [sp, #16]
 8005f36:	e7d2      	b.n	8005ede <_vfiprintf_r+0xe2>
 8005f38:	9b03      	ldr	r3, [sp, #12]
 8005f3a:	1d19      	adds	r1, r3, #4
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	9103      	str	r1, [sp, #12]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	bfbb      	ittet	lt
 8005f44:	425b      	neglt	r3, r3
 8005f46:	f042 0202 	orrlt.w	r2, r2, #2
 8005f4a:	9307      	strge	r3, [sp, #28]
 8005f4c:	9307      	strlt	r3, [sp, #28]
 8005f4e:	bfb8      	it	lt
 8005f50:	9204      	strlt	r2, [sp, #16]
 8005f52:	7823      	ldrb	r3, [r4, #0]
 8005f54:	2b2e      	cmp	r3, #46	; 0x2e
 8005f56:	d10c      	bne.n	8005f72 <_vfiprintf_r+0x176>
 8005f58:	7863      	ldrb	r3, [r4, #1]
 8005f5a:	2b2a      	cmp	r3, #42	; 0x2a
 8005f5c:	d135      	bne.n	8005fca <_vfiprintf_r+0x1ce>
 8005f5e:	9b03      	ldr	r3, [sp, #12]
 8005f60:	3402      	adds	r4, #2
 8005f62:	1d1a      	adds	r2, r3, #4
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	9203      	str	r2, [sp, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	bfb8      	it	lt
 8005f6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f70:	9305      	str	r3, [sp, #20]
 8005f72:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800604c <_vfiprintf_r+0x250>
 8005f76:	2203      	movs	r2, #3
 8005f78:	4650      	mov	r0, sl
 8005f7a:	7821      	ldrb	r1, [r4, #0]
 8005f7c:	f000 faae 	bl	80064dc <memchr>
 8005f80:	b140      	cbz	r0, 8005f94 <_vfiprintf_r+0x198>
 8005f82:	2340      	movs	r3, #64	; 0x40
 8005f84:	eba0 000a 	sub.w	r0, r0, sl
 8005f88:	fa03 f000 	lsl.w	r0, r3, r0
 8005f8c:	9b04      	ldr	r3, [sp, #16]
 8005f8e:	3401      	adds	r4, #1
 8005f90:	4303      	orrs	r3, r0
 8005f92:	9304      	str	r3, [sp, #16]
 8005f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f98:	2206      	movs	r2, #6
 8005f9a:	482d      	ldr	r0, [pc, #180]	; (8006050 <_vfiprintf_r+0x254>)
 8005f9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fa0:	f000 fa9c 	bl	80064dc <memchr>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d03f      	beq.n	8006028 <_vfiprintf_r+0x22c>
 8005fa8:	4b2a      	ldr	r3, [pc, #168]	; (8006054 <_vfiprintf_r+0x258>)
 8005faa:	bb1b      	cbnz	r3, 8005ff4 <_vfiprintf_r+0x1f8>
 8005fac:	9b03      	ldr	r3, [sp, #12]
 8005fae:	3307      	adds	r3, #7
 8005fb0:	f023 0307 	bic.w	r3, r3, #7
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	9303      	str	r3, [sp, #12]
 8005fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fba:	443b      	add	r3, r7
 8005fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8005fbe:	e767      	b.n	8005e90 <_vfiprintf_r+0x94>
 8005fc0:	460c      	mov	r4, r1
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fc8:	e7a5      	b.n	8005f16 <_vfiprintf_r+0x11a>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	f04f 0c0a 	mov.w	ip, #10
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	3401      	adds	r4, #1
 8005fd4:	9305      	str	r3, [sp, #20]
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fdc:	3a30      	subs	r2, #48	; 0x30
 8005fde:	2a09      	cmp	r2, #9
 8005fe0:	d903      	bls.n	8005fea <_vfiprintf_r+0x1ee>
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0c5      	beq.n	8005f72 <_vfiprintf_r+0x176>
 8005fe6:	9105      	str	r1, [sp, #20]
 8005fe8:	e7c3      	b.n	8005f72 <_vfiprintf_r+0x176>
 8005fea:	4604      	mov	r4, r0
 8005fec:	2301      	movs	r3, #1
 8005fee:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ff2:	e7f0      	b.n	8005fd6 <_vfiprintf_r+0x1da>
 8005ff4:	ab03      	add	r3, sp, #12
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	462a      	mov	r2, r5
 8005ffa:	4630      	mov	r0, r6
 8005ffc:	4b16      	ldr	r3, [pc, #88]	; (8006058 <_vfiprintf_r+0x25c>)
 8005ffe:	a904      	add	r1, sp, #16
 8006000:	f3af 8000 	nop.w
 8006004:	4607      	mov	r7, r0
 8006006:	1c78      	adds	r0, r7, #1
 8006008:	d1d6      	bne.n	8005fb8 <_vfiprintf_r+0x1bc>
 800600a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800600c:	07d9      	lsls	r1, r3, #31
 800600e:	d405      	bmi.n	800601c <_vfiprintf_r+0x220>
 8006010:	89ab      	ldrh	r3, [r5, #12]
 8006012:	059a      	lsls	r2, r3, #22
 8006014:	d402      	bmi.n	800601c <_vfiprintf_r+0x220>
 8006016:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006018:	f7ff fc29 	bl	800586e <__retarget_lock_release_recursive>
 800601c:	89ab      	ldrh	r3, [r5, #12]
 800601e:	065b      	lsls	r3, r3, #25
 8006020:	f53f af12 	bmi.w	8005e48 <_vfiprintf_r+0x4c>
 8006024:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006026:	e711      	b.n	8005e4c <_vfiprintf_r+0x50>
 8006028:	ab03      	add	r3, sp, #12
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	462a      	mov	r2, r5
 800602e:	4630      	mov	r0, r6
 8006030:	4b09      	ldr	r3, [pc, #36]	; (8006058 <_vfiprintf_r+0x25c>)
 8006032:	a904      	add	r1, sp, #16
 8006034:	f000 f882 	bl	800613c <_printf_i>
 8006038:	e7e4      	b.n	8006004 <_vfiprintf_r+0x208>
 800603a:	bf00      	nop
 800603c:	08006e10 	.word	0x08006e10
 8006040:	08006e30 	.word	0x08006e30
 8006044:	08006df0 	.word	0x08006df0
 8006048:	08006e50 	.word	0x08006e50
 800604c:	08006e56 	.word	0x08006e56
 8006050:	08006e5a 	.word	0x08006e5a
 8006054:	00000000 	.word	0x00000000
 8006058:	08005dd7 	.word	0x08005dd7

0800605c <_printf_common>:
 800605c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006060:	4616      	mov	r6, r2
 8006062:	4699      	mov	r9, r3
 8006064:	688a      	ldr	r2, [r1, #8]
 8006066:	690b      	ldr	r3, [r1, #16]
 8006068:	4607      	mov	r7, r0
 800606a:	4293      	cmp	r3, r2
 800606c:	bfb8      	it	lt
 800606e:	4613      	movlt	r3, r2
 8006070:	6033      	str	r3, [r6, #0]
 8006072:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006076:	460c      	mov	r4, r1
 8006078:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800607c:	b10a      	cbz	r2, 8006082 <_printf_common+0x26>
 800607e:	3301      	adds	r3, #1
 8006080:	6033      	str	r3, [r6, #0]
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	0699      	lsls	r1, r3, #26
 8006086:	bf42      	ittt	mi
 8006088:	6833      	ldrmi	r3, [r6, #0]
 800608a:	3302      	addmi	r3, #2
 800608c:	6033      	strmi	r3, [r6, #0]
 800608e:	6825      	ldr	r5, [r4, #0]
 8006090:	f015 0506 	ands.w	r5, r5, #6
 8006094:	d106      	bne.n	80060a4 <_printf_common+0x48>
 8006096:	f104 0a19 	add.w	sl, r4, #25
 800609a:	68e3      	ldr	r3, [r4, #12]
 800609c:	6832      	ldr	r2, [r6, #0]
 800609e:	1a9b      	subs	r3, r3, r2
 80060a0:	42ab      	cmp	r3, r5
 80060a2:	dc28      	bgt.n	80060f6 <_printf_common+0x9a>
 80060a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060a8:	1e13      	subs	r3, r2, #0
 80060aa:	6822      	ldr	r2, [r4, #0]
 80060ac:	bf18      	it	ne
 80060ae:	2301      	movne	r3, #1
 80060b0:	0692      	lsls	r2, r2, #26
 80060b2:	d42d      	bmi.n	8006110 <_printf_common+0xb4>
 80060b4:	4649      	mov	r1, r9
 80060b6:	4638      	mov	r0, r7
 80060b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060bc:	47c0      	blx	r8
 80060be:	3001      	adds	r0, #1
 80060c0:	d020      	beq.n	8006104 <_printf_common+0xa8>
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	68e5      	ldr	r5, [r4, #12]
 80060c6:	f003 0306 	and.w	r3, r3, #6
 80060ca:	2b04      	cmp	r3, #4
 80060cc:	bf18      	it	ne
 80060ce:	2500      	movne	r5, #0
 80060d0:	6832      	ldr	r2, [r6, #0]
 80060d2:	f04f 0600 	mov.w	r6, #0
 80060d6:	68a3      	ldr	r3, [r4, #8]
 80060d8:	bf08      	it	eq
 80060da:	1aad      	subeq	r5, r5, r2
 80060dc:	6922      	ldr	r2, [r4, #16]
 80060de:	bf08      	it	eq
 80060e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060e4:	4293      	cmp	r3, r2
 80060e6:	bfc4      	itt	gt
 80060e8:	1a9b      	subgt	r3, r3, r2
 80060ea:	18ed      	addgt	r5, r5, r3
 80060ec:	341a      	adds	r4, #26
 80060ee:	42b5      	cmp	r5, r6
 80060f0:	d11a      	bne.n	8006128 <_printf_common+0xcc>
 80060f2:	2000      	movs	r0, #0
 80060f4:	e008      	b.n	8006108 <_printf_common+0xac>
 80060f6:	2301      	movs	r3, #1
 80060f8:	4652      	mov	r2, sl
 80060fa:	4649      	mov	r1, r9
 80060fc:	4638      	mov	r0, r7
 80060fe:	47c0      	blx	r8
 8006100:	3001      	adds	r0, #1
 8006102:	d103      	bne.n	800610c <_printf_common+0xb0>
 8006104:	f04f 30ff 	mov.w	r0, #4294967295
 8006108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800610c:	3501      	adds	r5, #1
 800610e:	e7c4      	b.n	800609a <_printf_common+0x3e>
 8006110:	2030      	movs	r0, #48	; 0x30
 8006112:	18e1      	adds	r1, r4, r3
 8006114:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006118:	1c5a      	adds	r2, r3, #1
 800611a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800611e:	4422      	add	r2, r4
 8006120:	3302      	adds	r3, #2
 8006122:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006126:	e7c5      	b.n	80060b4 <_printf_common+0x58>
 8006128:	2301      	movs	r3, #1
 800612a:	4622      	mov	r2, r4
 800612c:	4649      	mov	r1, r9
 800612e:	4638      	mov	r0, r7
 8006130:	47c0      	blx	r8
 8006132:	3001      	adds	r0, #1
 8006134:	d0e6      	beq.n	8006104 <_printf_common+0xa8>
 8006136:	3601      	adds	r6, #1
 8006138:	e7d9      	b.n	80060ee <_printf_common+0x92>
	...

0800613c <_printf_i>:
 800613c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006140:	7e0f      	ldrb	r7, [r1, #24]
 8006142:	4691      	mov	r9, r2
 8006144:	2f78      	cmp	r7, #120	; 0x78
 8006146:	4680      	mov	r8, r0
 8006148:	460c      	mov	r4, r1
 800614a:	469a      	mov	sl, r3
 800614c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800614e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006152:	d807      	bhi.n	8006164 <_printf_i+0x28>
 8006154:	2f62      	cmp	r7, #98	; 0x62
 8006156:	d80a      	bhi.n	800616e <_printf_i+0x32>
 8006158:	2f00      	cmp	r7, #0
 800615a:	f000 80d9 	beq.w	8006310 <_printf_i+0x1d4>
 800615e:	2f58      	cmp	r7, #88	; 0x58
 8006160:	f000 80a4 	beq.w	80062ac <_printf_i+0x170>
 8006164:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006168:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800616c:	e03a      	b.n	80061e4 <_printf_i+0xa8>
 800616e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006172:	2b15      	cmp	r3, #21
 8006174:	d8f6      	bhi.n	8006164 <_printf_i+0x28>
 8006176:	a101      	add	r1, pc, #4	; (adr r1, 800617c <_printf_i+0x40>)
 8006178:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800617c:	080061d5 	.word	0x080061d5
 8006180:	080061e9 	.word	0x080061e9
 8006184:	08006165 	.word	0x08006165
 8006188:	08006165 	.word	0x08006165
 800618c:	08006165 	.word	0x08006165
 8006190:	08006165 	.word	0x08006165
 8006194:	080061e9 	.word	0x080061e9
 8006198:	08006165 	.word	0x08006165
 800619c:	08006165 	.word	0x08006165
 80061a0:	08006165 	.word	0x08006165
 80061a4:	08006165 	.word	0x08006165
 80061a8:	080062f7 	.word	0x080062f7
 80061ac:	08006219 	.word	0x08006219
 80061b0:	080062d9 	.word	0x080062d9
 80061b4:	08006165 	.word	0x08006165
 80061b8:	08006165 	.word	0x08006165
 80061bc:	08006319 	.word	0x08006319
 80061c0:	08006165 	.word	0x08006165
 80061c4:	08006219 	.word	0x08006219
 80061c8:	08006165 	.word	0x08006165
 80061cc:	08006165 	.word	0x08006165
 80061d0:	080062e1 	.word	0x080062e1
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	1d1a      	adds	r2, r3, #4
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	602a      	str	r2, [r5, #0]
 80061dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061e4:	2301      	movs	r3, #1
 80061e6:	e0a4      	b.n	8006332 <_printf_i+0x1f6>
 80061e8:	6820      	ldr	r0, [r4, #0]
 80061ea:	6829      	ldr	r1, [r5, #0]
 80061ec:	0606      	lsls	r6, r0, #24
 80061ee:	f101 0304 	add.w	r3, r1, #4
 80061f2:	d50a      	bpl.n	800620a <_printf_i+0xce>
 80061f4:	680e      	ldr	r6, [r1, #0]
 80061f6:	602b      	str	r3, [r5, #0]
 80061f8:	2e00      	cmp	r6, #0
 80061fa:	da03      	bge.n	8006204 <_printf_i+0xc8>
 80061fc:	232d      	movs	r3, #45	; 0x2d
 80061fe:	4276      	negs	r6, r6
 8006200:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006204:	230a      	movs	r3, #10
 8006206:	485e      	ldr	r0, [pc, #376]	; (8006380 <_printf_i+0x244>)
 8006208:	e019      	b.n	800623e <_printf_i+0x102>
 800620a:	680e      	ldr	r6, [r1, #0]
 800620c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006210:	602b      	str	r3, [r5, #0]
 8006212:	bf18      	it	ne
 8006214:	b236      	sxthne	r6, r6
 8006216:	e7ef      	b.n	80061f8 <_printf_i+0xbc>
 8006218:	682b      	ldr	r3, [r5, #0]
 800621a:	6820      	ldr	r0, [r4, #0]
 800621c:	1d19      	adds	r1, r3, #4
 800621e:	6029      	str	r1, [r5, #0]
 8006220:	0601      	lsls	r1, r0, #24
 8006222:	d501      	bpl.n	8006228 <_printf_i+0xec>
 8006224:	681e      	ldr	r6, [r3, #0]
 8006226:	e002      	b.n	800622e <_printf_i+0xf2>
 8006228:	0646      	lsls	r6, r0, #25
 800622a:	d5fb      	bpl.n	8006224 <_printf_i+0xe8>
 800622c:	881e      	ldrh	r6, [r3, #0]
 800622e:	2f6f      	cmp	r7, #111	; 0x6f
 8006230:	bf0c      	ite	eq
 8006232:	2308      	moveq	r3, #8
 8006234:	230a      	movne	r3, #10
 8006236:	4852      	ldr	r0, [pc, #328]	; (8006380 <_printf_i+0x244>)
 8006238:	2100      	movs	r1, #0
 800623a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800623e:	6865      	ldr	r5, [r4, #4]
 8006240:	2d00      	cmp	r5, #0
 8006242:	bfa8      	it	ge
 8006244:	6821      	ldrge	r1, [r4, #0]
 8006246:	60a5      	str	r5, [r4, #8]
 8006248:	bfa4      	itt	ge
 800624a:	f021 0104 	bicge.w	r1, r1, #4
 800624e:	6021      	strge	r1, [r4, #0]
 8006250:	b90e      	cbnz	r6, 8006256 <_printf_i+0x11a>
 8006252:	2d00      	cmp	r5, #0
 8006254:	d04d      	beq.n	80062f2 <_printf_i+0x1b6>
 8006256:	4615      	mov	r5, r2
 8006258:	fbb6 f1f3 	udiv	r1, r6, r3
 800625c:	fb03 6711 	mls	r7, r3, r1, r6
 8006260:	5dc7      	ldrb	r7, [r0, r7]
 8006262:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006266:	4637      	mov	r7, r6
 8006268:	42bb      	cmp	r3, r7
 800626a:	460e      	mov	r6, r1
 800626c:	d9f4      	bls.n	8006258 <_printf_i+0x11c>
 800626e:	2b08      	cmp	r3, #8
 8006270:	d10b      	bne.n	800628a <_printf_i+0x14e>
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	07de      	lsls	r6, r3, #31
 8006276:	d508      	bpl.n	800628a <_printf_i+0x14e>
 8006278:	6923      	ldr	r3, [r4, #16]
 800627a:	6861      	ldr	r1, [r4, #4]
 800627c:	4299      	cmp	r1, r3
 800627e:	bfde      	ittt	le
 8006280:	2330      	movle	r3, #48	; 0x30
 8006282:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006286:	f105 35ff 	addle.w	r5, r5, #4294967295
 800628a:	1b52      	subs	r2, r2, r5
 800628c:	6122      	str	r2, [r4, #16]
 800628e:	464b      	mov	r3, r9
 8006290:	4621      	mov	r1, r4
 8006292:	4640      	mov	r0, r8
 8006294:	f8cd a000 	str.w	sl, [sp]
 8006298:	aa03      	add	r2, sp, #12
 800629a:	f7ff fedf 	bl	800605c <_printf_common>
 800629e:	3001      	adds	r0, #1
 80062a0:	d14c      	bne.n	800633c <_printf_i+0x200>
 80062a2:	f04f 30ff 	mov.w	r0, #4294967295
 80062a6:	b004      	add	sp, #16
 80062a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ac:	4834      	ldr	r0, [pc, #208]	; (8006380 <_printf_i+0x244>)
 80062ae:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80062b2:	6829      	ldr	r1, [r5, #0]
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	f851 6b04 	ldr.w	r6, [r1], #4
 80062ba:	6029      	str	r1, [r5, #0]
 80062bc:	061d      	lsls	r5, r3, #24
 80062be:	d514      	bpl.n	80062ea <_printf_i+0x1ae>
 80062c0:	07df      	lsls	r7, r3, #31
 80062c2:	bf44      	itt	mi
 80062c4:	f043 0320 	orrmi.w	r3, r3, #32
 80062c8:	6023      	strmi	r3, [r4, #0]
 80062ca:	b91e      	cbnz	r6, 80062d4 <_printf_i+0x198>
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	f023 0320 	bic.w	r3, r3, #32
 80062d2:	6023      	str	r3, [r4, #0]
 80062d4:	2310      	movs	r3, #16
 80062d6:	e7af      	b.n	8006238 <_printf_i+0xfc>
 80062d8:	6823      	ldr	r3, [r4, #0]
 80062da:	f043 0320 	orr.w	r3, r3, #32
 80062de:	6023      	str	r3, [r4, #0]
 80062e0:	2378      	movs	r3, #120	; 0x78
 80062e2:	4828      	ldr	r0, [pc, #160]	; (8006384 <_printf_i+0x248>)
 80062e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062e8:	e7e3      	b.n	80062b2 <_printf_i+0x176>
 80062ea:	0659      	lsls	r1, r3, #25
 80062ec:	bf48      	it	mi
 80062ee:	b2b6      	uxthmi	r6, r6
 80062f0:	e7e6      	b.n	80062c0 <_printf_i+0x184>
 80062f2:	4615      	mov	r5, r2
 80062f4:	e7bb      	b.n	800626e <_printf_i+0x132>
 80062f6:	682b      	ldr	r3, [r5, #0]
 80062f8:	6826      	ldr	r6, [r4, #0]
 80062fa:	1d18      	adds	r0, r3, #4
 80062fc:	6961      	ldr	r1, [r4, #20]
 80062fe:	6028      	str	r0, [r5, #0]
 8006300:	0635      	lsls	r5, r6, #24
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	d501      	bpl.n	800630a <_printf_i+0x1ce>
 8006306:	6019      	str	r1, [r3, #0]
 8006308:	e002      	b.n	8006310 <_printf_i+0x1d4>
 800630a:	0670      	lsls	r0, r6, #25
 800630c:	d5fb      	bpl.n	8006306 <_printf_i+0x1ca>
 800630e:	8019      	strh	r1, [r3, #0]
 8006310:	2300      	movs	r3, #0
 8006312:	4615      	mov	r5, r2
 8006314:	6123      	str	r3, [r4, #16]
 8006316:	e7ba      	b.n	800628e <_printf_i+0x152>
 8006318:	682b      	ldr	r3, [r5, #0]
 800631a:	2100      	movs	r1, #0
 800631c:	1d1a      	adds	r2, r3, #4
 800631e:	602a      	str	r2, [r5, #0]
 8006320:	681d      	ldr	r5, [r3, #0]
 8006322:	6862      	ldr	r2, [r4, #4]
 8006324:	4628      	mov	r0, r5
 8006326:	f000 f8d9 	bl	80064dc <memchr>
 800632a:	b108      	cbz	r0, 8006330 <_printf_i+0x1f4>
 800632c:	1b40      	subs	r0, r0, r5
 800632e:	6060      	str	r0, [r4, #4]
 8006330:	6863      	ldr	r3, [r4, #4]
 8006332:	6123      	str	r3, [r4, #16]
 8006334:	2300      	movs	r3, #0
 8006336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800633a:	e7a8      	b.n	800628e <_printf_i+0x152>
 800633c:	462a      	mov	r2, r5
 800633e:	4649      	mov	r1, r9
 8006340:	4640      	mov	r0, r8
 8006342:	6923      	ldr	r3, [r4, #16]
 8006344:	47d0      	blx	sl
 8006346:	3001      	adds	r0, #1
 8006348:	d0ab      	beq.n	80062a2 <_printf_i+0x166>
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	079b      	lsls	r3, r3, #30
 800634e:	d413      	bmi.n	8006378 <_printf_i+0x23c>
 8006350:	68e0      	ldr	r0, [r4, #12]
 8006352:	9b03      	ldr	r3, [sp, #12]
 8006354:	4298      	cmp	r0, r3
 8006356:	bfb8      	it	lt
 8006358:	4618      	movlt	r0, r3
 800635a:	e7a4      	b.n	80062a6 <_printf_i+0x16a>
 800635c:	2301      	movs	r3, #1
 800635e:	4632      	mov	r2, r6
 8006360:	4649      	mov	r1, r9
 8006362:	4640      	mov	r0, r8
 8006364:	47d0      	blx	sl
 8006366:	3001      	adds	r0, #1
 8006368:	d09b      	beq.n	80062a2 <_printf_i+0x166>
 800636a:	3501      	adds	r5, #1
 800636c:	68e3      	ldr	r3, [r4, #12]
 800636e:	9903      	ldr	r1, [sp, #12]
 8006370:	1a5b      	subs	r3, r3, r1
 8006372:	42ab      	cmp	r3, r5
 8006374:	dcf2      	bgt.n	800635c <_printf_i+0x220>
 8006376:	e7eb      	b.n	8006350 <_printf_i+0x214>
 8006378:	2500      	movs	r5, #0
 800637a:	f104 0619 	add.w	r6, r4, #25
 800637e:	e7f5      	b.n	800636c <_printf_i+0x230>
 8006380:	08006e61 	.word	0x08006e61
 8006384:	08006e72 	.word	0x08006e72

08006388 <_sbrk_r>:
 8006388:	b538      	push	{r3, r4, r5, lr}
 800638a:	2300      	movs	r3, #0
 800638c:	4d05      	ldr	r5, [pc, #20]	; (80063a4 <_sbrk_r+0x1c>)
 800638e:	4604      	mov	r4, r0
 8006390:	4608      	mov	r0, r1
 8006392:	602b      	str	r3, [r5, #0]
 8006394:	f7fb ff64 	bl	8002260 <_sbrk>
 8006398:	1c43      	adds	r3, r0, #1
 800639a:	d102      	bne.n	80063a2 <_sbrk_r+0x1a>
 800639c:	682b      	ldr	r3, [r5, #0]
 800639e:	b103      	cbz	r3, 80063a2 <_sbrk_r+0x1a>
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	bd38      	pop	{r3, r4, r5, pc}
 80063a4:	200002cc 	.word	0x200002cc

080063a8 <__sread>:
 80063a8:	b510      	push	{r4, lr}
 80063aa:	460c      	mov	r4, r1
 80063ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b0:	f000 f906 	bl	80065c0 <_read_r>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	bfab      	itete	ge
 80063b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063ba:	89a3      	ldrhlt	r3, [r4, #12]
 80063bc:	181b      	addge	r3, r3, r0
 80063be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80063c2:	bfac      	ite	ge
 80063c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80063c6:	81a3      	strhlt	r3, [r4, #12]
 80063c8:	bd10      	pop	{r4, pc}

080063ca <__swrite>:
 80063ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063ce:	461f      	mov	r7, r3
 80063d0:	898b      	ldrh	r3, [r1, #12]
 80063d2:	4605      	mov	r5, r0
 80063d4:	05db      	lsls	r3, r3, #23
 80063d6:	460c      	mov	r4, r1
 80063d8:	4616      	mov	r6, r2
 80063da:	d505      	bpl.n	80063e8 <__swrite+0x1e>
 80063dc:	2302      	movs	r3, #2
 80063de:	2200      	movs	r2, #0
 80063e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e4:	f000 f868 	bl	80064b8 <_lseek_r>
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	4632      	mov	r2, r6
 80063ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063f0:	81a3      	strh	r3, [r4, #12]
 80063f2:	4628      	mov	r0, r5
 80063f4:	463b      	mov	r3, r7
 80063f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063fe:	f000 b817 	b.w	8006430 <_write_r>

08006402 <__sseek>:
 8006402:	b510      	push	{r4, lr}
 8006404:	460c      	mov	r4, r1
 8006406:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800640a:	f000 f855 	bl	80064b8 <_lseek_r>
 800640e:	1c43      	adds	r3, r0, #1
 8006410:	89a3      	ldrh	r3, [r4, #12]
 8006412:	bf15      	itete	ne
 8006414:	6560      	strne	r0, [r4, #84]	; 0x54
 8006416:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800641a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800641e:	81a3      	strheq	r3, [r4, #12]
 8006420:	bf18      	it	ne
 8006422:	81a3      	strhne	r3, [r4, #12]
 8006424:	bd10      	pop	{r4, pc}

08006426 <__sclose>:
 8006426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800642a:	f000 b813 	b.w	8006454 <_close_r>
	...

08006430 <_write_r>:
 8006430:	b538      	push	{r3, r4, r5, lr}
 8006432:	4604      	mov	r4, r0
 8006434:	4608      	mov	r0, r1
 8006436:	4611      	mov	r1, r2
 8006438:	2200      	movs	r2, #0
 800643a:	4d05      	ldr	r5, [pc, #20]	; (8006450 <_write_r+0x20>)
 800643c:	602a      	str	r2, [r5, #0]
 800643e:	461a      	mov	r2, r3
 8006440:	f7fb fec1 	bl	80021c6 <_write>
 8006444:	1c43      	adds	r3, r0, #1
 8006446:	d102      	bne.n	800644e <_write_r+0x1e>
 8006448:	682b      	ldr	r3, [r5, #0]
 800644a:	b103      	cbz	r3, 800644e <_write_r+0x1e>
 800644c:	6023      	str	r3, [r4, #0]
 800644e:	bd38      	pop	{r3, r4, r5, pc}
 8006450:	200002cc 	.word	0x200002cc

08006454 <_close_r>:
 8006454:	b538      	push	{r3, r4, r5, lr}
 8006456:	2300      	movs	r3, #0
 8006458:	4d05      	ldr	r5, [pc, #20]	; (8006470 <_close_r+0x1c>)
 800645a:	4604      	mov	r4, r0
 800645c:	4608      	mov	r0, r1
 800645e:	602b      	str	r3, [r5, #0]
 8006460:	f7fb fecd 	bl	80021fe <_close>
 8006464:	1c43      	adds	r3, r0, #1
 8006466:	d102      	bne.n	800646e <_close_r+0x1a>
 8006468:	682b      	ldr	r3, [r5, #0]
 800646a:	b103      	cbz	r3, 800646e <_close_r+0x1a>
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	bd38      	pop	{r3, r4, r5, pc}
 8006470:	200002cc 	.word	0x200002cc

08006474 <_fstat_r>:
 8006474:	b538      	push	{r3, r4, r5, lr}
 8006476:	2300      	movs	r3, #0
 8006478:	4d06      	ldr	r5, [pc, #24]	; (8006494 <_fstat_r+0x20>)
 800647a:	4604      	mov	r4, r0
 800647c:	4608      	mov	r0, r1
 800647e:	4611      	mov	r1, r2
 8006480:	602b      	str	r3, [r5, #0]
 8006482:	f7fb fec7 	bl	8002214 <_fstat>
 8006486:	1c43      	adds	r3, r0, #1
 8006488:	d102      	bne.n	8006490 <_fstat_r+0x1c>
 800648a:	682b      	ldr	r3, [r5, #0]
 800648c:	b103      	cbz	r3, 8006490 <_fstat_r+0x1c>
 800648e:	6023      	str	r3, [r4, #0]
 8006490:	bd38      	pop	{r3, r4, r5, pc}
 8006492:	bf00      	nop
 8006494:	200002cc 	.word	0x200002cc

08006498 <_isatty_r>:
 8006498:	b538      	push	{r3, r4, r5, lr}
 800649a:	2300      	movs	r3, #0
 800649c:	4d05      	ldr	r5, [pc, #20]	; (80064b4 <_isatty_r+0x1c>)
 800649e:	4604      	mov	r4, r0
 80064a0:	4608      	mov	r0, r1
 80064a2:	602b      	str	r3, [r5, #0]
 80064a4:	f7fb fec5 	bl	8002232 <_isatty>
 80064a8:	1c43      	adds	r3, r0, #1
 80064aa:	d102      	bne.n	80064b2 <_isatty_r+0x1a>
 80064ac:	682b      	ldr	r3, [r5, #0]
 80064ae:	b103      	cbz	r3, 80064b2 <_isatty_r+0x1a>
 80064b0:	6023      	str	r3, [r4, #0]
 80064b2:	bd38      	pop	{r3, r4, r5, pc}
 80064b4:	200002cc 	.word	0x200002cc

080064b8 <_lseek_r>:
 80064b8:	b538      	push	{r3, r4, r5, lr}
 80064ba:	4604      	mov	r4, r0
 80064bc:	4608      	mov	r0, r1
 80064be:	4611      	mov	r1, r2
 80064c0:	2200      	movs	r2, #0
 80064c2:	4d05      	ldr	r5, [pc, #20]	; (80064d8 <_lseek_r+0x20>)
 80064c4:	602a      	str	r2, [r5, #0]
 80064c6:	461a      	mov	r2, r3
 80064c8:	f7fb febd 	bl	8002246 <_lseek>
 80064cc:	1c43      	adds	r3, r0, #1
 80064ce:	d102      	bne.n	80064d6 <_lseek_r+0x1e>
 80064d0:	682b      	ldr	r3, [r5, #0]
 80064d2:	b103      	cbz	r3, 80064d6 <_lseek_r+0x1e>
 80064d4:	6023      	str	r3, [r4, #0]
 80064d6:	bd38      	pop	{r3, r4, r5, pc}
 80064d8:	200002cc 	.word	0x200002cc

080064dc <memchr>:
 80064dc:	4603      	mov	r3, r0
 80064de:	b510      	push	{r4, lr}
 80064e0:	b2c9      	uxtb	r1, r1
 80064e2:	4402      	add	r2, r0
 80064e4:	4293      	cmp	r3, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	d101      	bne.n	80064ee <memchr+0x12>
 80064ea:	2000      	movs	r0, #0
 80064ec:	e003      	b.n	80064f6 <memchr+0x1a>
 80064ee:	7804      	ldrb	r4, [r0, #0]
 80064f0:	3301      	adds	r3, #1
 80064f2:	428c      	cmp	r4, r1
 80064f4:	d1f6      	bne.n	80064e4 <memchr+0x8>
 80064f6:	bd10      	pop	{r4, pc}

080064f8 <memcpy>:
 80064f8:	440a      	add	r2, r1
 80064fa:	4291      	cmp	r1, r2
 80064fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006500:	d100      	bne.n	8006504 <memcpy+0xc>
 8006502:	4770      	bx	lr
 8006504:	b510      	push	{r4, lr}
 8006506:	f811 4b01 	ldrb.w	r4, [r1], #1
 800650a:	4291      	cmp	r1, r2
 800650c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006510:	d1f9      	bne.n	8006506 <memcpy+0xe>
 8006512:	bd10      	pop	{r4, pc}

08006514 <memmove>:
 8006514:	4288      	cmp	r0, r1
 8006516:	b510      	push	{r4, lr}
 8006518:	eb01 0402 	add.w	r4, r1, r2
 800651c:	d902      	bls.n	8006524 <memmove+0x10>
 800651e:	4284      	cmp	r4, r0
 8006520:	4623      	mov	r3, r4
 8006522:	d807      	bhi.n	8006534 <memmove+0x20>
 8006524:	1e43      	subs	r3, r0, #1
 8006526:	42a1      	cmp	r1, r4
 8006528:	d008      	beq.n	800653c <memmove+0x28>
 800652a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800652e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006532:	e7f8      	b.n	8006526 <memmove+0x12>
 8006534:	4601      	mov	r1, r0
 8006536:	4402      	add	r2, r0
 8006538:	428a      	cmp	r2, r1
 800653a:	d100      	bne.n	800653e <memmove+0x2a>
 800653c:	bd10      	pop	{r4, pc}
 800653e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006542:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006546:	e7f7      	b.n	8006538 <memmove+0x24>

08006548 <__malloc_lock>:
 8006548:	4801      	ldr	r0, [pc, #4]	; (8006550 <__malloc_lock+0x8>)
 800654a:	f7ff b98f 	b.w	800586c <__retarget_lock_acquire_recursive>
 800654e:	bf00      	nop
 8006550:	200002c0 	.word	0x200002c0

08006554 <__malloc_unlock>:
 8006554:	4801      	ldr	r0, [pc, #4]	; (800655c <__malloc_unlock+0x8>)
 8006556:	f7ff b98a 	b.w	800586e <__retarget_lock_release_recursive>
 800655a:	bf00      	nop
 800655c:	200002c0 	.word	0x200002c0

08006560 <_realloc_r>:
 8006560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006564:	4680      	mov	r8, r0
 8006566:	4614      	mov	r4, r2
 8006568:	460e      	mov	r6, r1
 800656a:	b921      	cbnz	r1, 8006576 <_realloc_r+0x16>
 800656c:	4611      	mov	r1, r2
 800656e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006572:	f7ff ba4b 	b.w	8005a0c <_malloc_r>
 8006576:	b92a      	cbnz	r2, 8006584 <_realloc_r+0x24>
 8006578:	f7ff f9e0 	bl	800593c <_free_r>
 800657c:	4625      	mov	r5, r4
 800657e:	4628      	mov	r0, r5
 8006580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006584:	f000 f82e 	bl	80065e4 <_malloc_usable_size_r>
 8006588:	4284      	cmp	r4, r0
 800658a:	4607      	mov	r7, r0
 800658c:	d802      	bhi.n	8006594 <_realloc_r+0x34>
 800658e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006592:	d812      	bhi.n	80065ba <_realloc_r+0x5a>
 8006594:	4621      	mov	r1, r4
 8006596:	4640      	mov	r0, r8
 8006598:	f7ff fa38 	bl	8005a0c <_malloc_r>
 800659c:	4605      	mov	r5, r0
 800659e:	2800      	cmp	r0, #0
 80065a0:	d0ed      	beq.n	800657e <_realloc_r+0x1e>
 80065a2:	42bc      	cmp	r4, r7
 80065a4:	4622      	mov	r2, r4
 80065a6:	4631      	mov	r1, r6
 80065a8:	bf28      	it	cs
 80065aa:	463a      	movcs	r2, r7
 80065ac:	f7ff ffa4 	bl	80064f8 <memcpy>
 80065b0:	4631      	mov	r1, r6
 80065b2:	4640      	mov	r0, r8
 80065b4:	f7ff f9c2 	bl	800593c <_free_r>
 80065b8:	e7e1      	b.n	800657e <_realloc_r+0x1e>
 80065ba:	4635      	mov	r5, r6
 80065bc:	e7df      	b.n	800657e <_realloc_r+0x1e>
	...

080065c0 <_read_r>:
 80065c0:	b538      	push	{r3, r4, r5, lr}
 80065c2:	4604      	mov	r4, r0
 80065c4:	4608      	mov	r0, r1
 80065c6:	4611      	mov	r1, r2
 80065c8:	2200      	movs	r2, #0
 80065ca:	4d05      	ldr	r5, [pc, #20]	; (80065e0 <_read_r+0x20>)
 80065cc:	602a      	str	r2, [r5, #0]
 80065ce:	461a      	mov	r2, r3
 80065d0:	f7fb fddc 	bl	800218c <_read>
 80065d4:	1c43      	adds	r3, r0, #1
 80065d6:	d102      	bne.n	80065de <_read_r+0x1e>
 80065d8:	682b      	ldr	r3, [r5, #0]
 80065da:	b103      	cbz	r3, 80065de <_read_r+0x1e>
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	bd38      	pop	{r3, r4, r5, pc}
 80065e0:	200002cc 	.word	0x200002cc

080065e4 <_malloc_usable_size_r>:
 80065e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065e8:	1f18      	subs	r0, r3, #4
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	bfbc      	itt	lt
 80065ee:	580b      	ldrlt	r3, [r1, r0]
 80065f0:	18c0      	addlt	r0, r0, r3
 80065f2:	4770      	bx	lr

080065f4 <_init>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	bf00      	nop
 80065f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fa:	bc08      	pop	{r3}
 80065fc:	469e      	mov	lr, r3
 80065fe:	4770      	bx	lr

08006600 <_fini>:
 8006600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006602:	bf00      	nop
 8006604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006606:	bc08      	pop	{r3}
 8006608:	469e      	mov	lr, r3
 800660a:	4770      	bx	lr
