#define HDMIRX_P0_HDCP_BASE 0x170400
//Page P0_HDCP
#define REG_0000_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x00)//0x1704_00h
    #define REG_0000_P0_HDCP_REG_HDCP_TESTBUS_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define REG_0000_P0_HDCP_REG_HDCP_IRQ_OUTPUT_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0000_P0_HDCP_REG_HDCP_OESS_ENCEN_OPTION Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0000_P0_HDCP_REG_HDCP_CLEAR_RI Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0000_P0_HDCP_REG_HDCP_800U_CNT_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0000_P0_HDCP_REG_HDCP_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0000_P0_HDCP_REG_EDGE_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0000_P0_HDCP_REG_DDC_MASTER_FINISH Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_P0_HDCP_REG_FILTER_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_P0_HDCP_REG_EN_SRAM_RD Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_P0_HDCP_REG_HDCP_PIXCNT_INIT_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0004_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x02)//0x1704_01h
    #define REG_0004_P0_HDCP_REG_HDCP_WR_CLEAR_RESERVE_0 Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0004_P0_HDCP_REG_HDCP_WR_CLEAR_RESERVE_1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0004_P0_HDCP_REG_READ_RI Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0004_P0_HDCP_REG_READ_R0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0004_P0_HDCP_REG_READ_BKSV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0004_P0_HDCP_REG_KM_GENERATED Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0004_P0_HDCP_REG_AN_RCV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0004_P0_HDCP_REG_AKSV_RCV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0004_P0_HDCP_REG_STATUS_AUTH_ATTEMPT Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0004_P0_HDCP_REG_STATUS_AUTH_FLAG Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0004_P0_HDCP_REG_STATUS_HDCP_ENCDIS Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0004_P0_HDCP_REG_STATUS_HDCP_ENCEN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0004_P0_HDCP_REG_STATUS_AVMUTE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0004_P0_HDCP_REG_STATUS_HDCP_VERSION Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0004_P0_HDCP_REG_STATUS_NEWAKSV_OR_RI Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0004_P0_HDCP_REG_STATUS_HDMI_MODE_RPT Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0008_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x04)//0x1704_02h
    #define REG_0008_P0_HDCP_REG_WIN_END Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0008_P0_HDCP_REG_WIN_START Fld(8,0,AC_FULLB0)//[7:0]
#define REG_000C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x06)//0x1704_03h
    #define REG_000C_P0_HDCP_REG_HDCP_800U_CNT_VAL Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_000C_P0_HDCP_REG_SEL_76_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_000C_P0_HDCP_REG_ENABLE_FLAG_HYS_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_000C_P0_HDCP_REG_74PORT_DEBUG_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_000C_P0_HDCP_REG_HDCP_XOR_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_000C_P0_HDCP_REG_VSYNC_PROTECT_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_000C_P0_HDCP_REG_FRAME128_UPDATE_RI_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_000C_P0_HDCP_REG_VSYNC_POLARITY_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_000C_P0_HDCP_REG_HSYNC_POLARITY_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0024_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x12)//0x1704_09h
    #define REG_0024_P0_HDCP_REG_HDCP_PACKEDPIXEL_MODE_CIPHER_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0024_P0_HDCP_REG_HDCP_RESERVE_1 Fld(15,1,AC_MSKW10)//[15:1]
#define REG_0028_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x14)//0x1704_0ah
    #define REG_0028_P0_HDCP_REG_STATUS_HDCP_KM_15_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x16)//0x1704_0bh
    #define REG_002C_P0_HDCP_REG_STATUS_HDCP_KM_31_16 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0030_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x18)//0x1704_0ch
    #define REG_0030_P0_HDCP_REG_STATUS_HDCP_KM_47_32 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x1a)//0x1704_0dh
    #define REG_0034_P0_HDCP_REG_STATUS_HDCP_KM_55_48 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0038_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x1c)//0x1704_0eh
    #define REG_0038_P0_HDCP_REG_STATUS_HDCP_M0_15_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_003C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x1e)//0x1704_0fh
    #define REG_003C_P0_HDCP_REG_STATUS_HDCP_M0_31_16 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0040_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x20)//0x1704_10h
    #define REG_0040_P0_HDCP_REG_STATUS_HDCP_M0_47_32 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0044_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x22)//0x1704_11h
    #define REG_0044_P0_HDCP_REG_STATUS_HDCP_M0_63_48 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0048_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x24)//0x1704_12h
    #define REG_0048_P0_HDCP_REG_STATUS_HDCP_R0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x26)//0x1704_13h
    #define REG_004C_P0_HDCP_REG_STATUS_HDCP_RI Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0050_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x28)//0x1704_14h
    #define REG_0050_P0_HDCP_REG_STATUS_HDCP_PJ Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0054_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x2a)//0x1704_15h
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_LEVEL Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_EDGE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_READ_RI Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_READ_R0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_READ_BKSV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_KM_GENERATED Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_WRITE_AN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0054_P0_HDCP_REG_MASK_IRQ_WRITE_AKSV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0054_P0_HDCP_REG_HDCP_X74_INT_FINAL_STATUS Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0054_P0_HDCP_REG_HDCP_X74_INT_MASK Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0054_P0_HDCP_REG_HDCP_X74_INT_FORCE Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0054_P0_HDCP_REG_HDCP_X74_INT_CLR Fld(2,0,AC_MSKB0)//[1:0]
#define REG_0058_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x2c)//0x1704_16h
    #define REG_0058_P0_HDCP_REG_INT_ID1 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0058_P0_HDCP_REG_INT_ID0 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_005C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x2e)//0x1704_17h
    #define REG_005C_P0_HDCP_REG_HDCP_RESERVE_3 Fld(2,14,AC_MSKB1)//[15:14]
    #define REG_005C_P0_HDCP_REG_NO_INPUT_RST_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_005C_P0_HDCP_REG_CLK_UNSTABLE_RST_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_005C_P0_HDCP_REG_DE_UNSTABLE_RST_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_005C_P0_HDCP_REG_DDC_HDCP_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_005C_P0_HDCP_REG_CPU_ADR_REG Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0060_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x30)//0x1704_18h
    #define REG_0060_P0_HDCP_REG_HDCP_DATA_PORT_RD Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0060_P0_HDCP_REG_CPU_WDATA_REG Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0064_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x32)//0x1704_19h
    #define REG_0064_P0_HDCP_REG_ENWRITE_HDCP Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0064_P0_HDCP_REG_HDCP_SRAM_ACCESS Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0064_P0_HDCP_REG_DDC_FILTER_ON Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0064_P0_HDCP_REG_FILTER_MSB Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0064_P0_HDCP_REG_CHK_START Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0064_P0_HDCP_REG_DDC_BUSY Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0064_P0_HDCP_REG_SLEW_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0064_P0_HDCP_REG_CPU_WR_BUSY_HDCP Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0064_P0_HDCP_REG_CPU_RD_BUSY_HDCP Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0064_P0_HDCP_REG_LOAD_ADR_P Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0064_P0_HDCP_REG_HDCP_DATA_WR_P Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0064_P0_HDCP_REG_HDCP_DATA_RD_P Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0064_P0_HDCP_REG_HDCP_RESERVED_1 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0064_P0_HDCP_REG_XIU2HDCPKEY_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0064_P0_HDCP_REG_FIX_NO_HSYNC Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0068_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x34)//0x1704_1ah
    #define REG_0068_P0_HDCP_REG_STATUS_HDCP_RESERVE_3 Fld(2,14,AC_MSKB1)//[15:14]
    #define REG_0068_P0_HDCP_REG_WIN_OF_OPP_STATUS Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0068_P0_HDCP_REG_HDCP_FSM_STATUS Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0068_P0_HDCP_REG_HDCP_FRAME_CNT_STATUS Fld(7,1,AC_MSKB0)//[7:1]
    #define REG_0068_P0_HDCP_REG_HDCP_KEY_SRAM_BIST_STATUS Fld(1,0,AC_MSKB0)//[0:0]
#define REG_006C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x36)//0x1704_1bh
    #define REG_006C_P0_HDCP_REG_STATUS_HDCP_RESERVE_4 Fld(4,12,AC_MSKB1)//[15:12]
    #define REG_006C_P0_HDCP_REG_VSYNC_DET_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_006C_P0_HDCP_REG_HSYNC_DET_STATUS Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_006C_P0_HDCP_REG_ENC_EN_STATUS Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_006C_P0_HDCP_REG_ENC_DIS_STATUS Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_006C_P0_HDCP_REG_HDCP_WIN_OPP_CNT Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0070_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x38)//0x1704_1ch
    #define REG_0070_P0_HDCP_REG_ISLAND_CNT_ERR Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0070_P0_HDCP_REG_ISLAND_CNT Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0074_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x3a)//0x1704_1dh
    #define REG_0074_P0_HDCP_REG_HDCP_MODE_CHANGE_EXIT_FSM Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0074_P0_HDCP_REG_HDCP_REKEY_FAIL_CYCLE_LT56 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0074_P0_HDCP_REG_HDCP_REKEY_CNT Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0078_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x3c)//0x1704_1eh
    #define REG_0078_P0_HDCP_REG_HDCP_AUTH_MASK_ODD_DE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0078_P0_HDCP_REG_CIPHER_57T_SUPPORT Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0078_P0_HDCP_REG_BYPASS_HDCP_EN Fld(1,4,AC_MSKB0)//[4:4]
#define REG_007C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x3e)//0x1704_1fh
    #define REG_007C_P0_HDCP_REG_HDCP_DBG_TST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0080_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x40)//0x1704_20h
    #define REG_0080_P0_HDCP_REG_HD21_HDCP_IRQ_STATUS Fld(15,0,AC_MSKW10)//[14:0]
#define REG_0084_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x42)//0x1704_21h
    #define REG_0084_P0_HDCP_REG_HD21_HDCP_IRQ_MASK Fld(15,0,AC_MSKW10)//[14:0]
#define REG_0088_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x44)//0x1704_22h
    #define REG_0088_P0_HDCP_REG_HD21_HDCP_IRQ_FORCE Fld(15,0,AC_MSKW10)//[14:0]
#define REG_008C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x46)//0x1704_23h
    #define REG_008C_P0_HDCP_REG_HD21_HDCP_IRQ_CLR Fld(15,0,AC_MSKW10)//[14:0]
#define REG_0130_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x98)//0x1704_4ch
    #define REG_0130_P0_HDCP_REG_DEBUG_BUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0134_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x9a)//0x1704_4dh
    #define REG_0134_P0_HDCP_REG_DEBUG_BUS_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HDCP_REG_DEBUG_SEL Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x9c)//0x1704_4eh
    #define REG_0138_P0_HDCP_REG_HDCP22_HW_CONTROL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_013C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0x9e)//0x1704_4fh
    #define REG_013C_P0_HDCP_REG_HDCP22_AUTH_STATUS Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_013C_P0_HDCP_REG_HDCP22_KEYFIFO_EVER_OVERFLOW Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_013C_P0_HDCP_REG_ST_EVER_AVMUTE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_013C_P0_HDCP_REG_ST_EVER_ENC_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_013C_P0_HDCP_REG_ST_EVER_ENC_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_013C_P0_HDCP_REG_ST_EVER_CLR_FRAMECTR Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_013C_P0_HDCP_REG_ST_EVER_UPD_INPUTCTR Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_013C_P0_HDCP_REG_STREAM_ID Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_013C_P0_HDCP_REG_ST_EVER_HD22_KEYFIFO_UF Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_013C_P0_HDCP_REG_ENCRYPT_EN Fld(1,11,AC_MSKB1)//[11:11]
#define REG_0140_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xa0)//0x1704_50h
    #define REG_0140_P0_HDCP_REG_INPUT_CNT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xa2)//0x1704_51h
    #define REG_0144_P0_HDCP_REG_INPUT_CNT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xa4)//0x1704_52h
    #define REG_0148_P0_HDCP_REG_INPUT_CNT_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xa6)//0x1704_53h
    #define REG_014C_P0_HDCP_REG_INPUT_CNT_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xa8)//0x1704_54h
    #define REG_0150_P0_HDCP_REG_STREAM_CNT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xaa)//0x1704_55h
    #define REG_0154_P0_HDCP_REG_STREAM_CNT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0158_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xac)//0x1704_56h
    #define REG_0158_P0_HDCP_REG_DIS_UPD_FRAMECNT_BY_CPPKT Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0168_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xb4)//0x1704_5ah
    #define REG_0168_P0_HDCP_REG_MESSAGE_LENGTH_CNT_UPDATE_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0168_P0_HDCP_REG_MESSAGE_LENGTH_MASK_CTRL Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0168_P0_HDCP_REG_MESSAGE_LENGTH_UPDATE_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0168_P0_HDCP_REG_MESSAGE_LENGTH_UPDATE_PULSE_QUEUE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_016C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xb6)//0x1704_5bh
    #define REG_016C_P0_HDCP_REG_MESSAGE_LENGTH_TIME_OUT_VAL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xc0)//0x1704_60h
    #define REG_0180_P0_HDCP_REG_WCMD_LENGTH Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_0180_P0_HDCP_REG_SRAM_SD_EN_MSG_FIFO Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0180_P0_HDCP_REG_RST_REQ Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0180_P0_HDCP_REG_RST_SM Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0184_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xc2)//0x1704_61h
    #define REG_0184_P0_HDCP_REG_RCMD_LENGTH Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_0184_P0_HDCP_REG_MSG_FIFO_BIST_FAIL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0184_P0_HDCP_REG_DIS_IIC Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0184_P0_HDCP_REG_DIS_XIU Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0188_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xc4)//0x1704_62h
    #define REG_0188_P0_HDCP_REG_HDCP_V22_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0188_P0_HDCP_REG_HDCP_V22_OV_VALUE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0188_P0_HDCP_REG_ADVANCE_CIPHER_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0188_P0_HDCP_REG_ADVANCE_CIPHER_OV_VALUE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0188_P0_HDCP_REG_MESSAGE_BURST_MODE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0188_P0_HDCP_REG_MESSAGE_READ_ABORT_REAUTH Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0188_P0_HDCP_REG_HDCP_V22_CLR Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0188_P0_HDCP_REG_HDCP_V22_READY Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0188_P0_HDCP_REG_MESSAGE_ID Fld(8,8,AC_FULLB1)//[15:8]
#define REG_018C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xc6)//0x1704_63h
    #define REG_018C_P0_HDCP_REG_MESSAGE_LENGTH Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0190_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xc8)//0x1704_64h
    #define REG_0190_P0_HDCP_REG_MESSAGE_LENGTH_RECEIVE Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_0190_P0_HDCP_REG_REAUTH_SET Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0190_P0_HDCP_REG_MESSAGE_LENGTH_CLR_BY_AKE_INT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0190_P0_HDCP_REG_MESSAGE_READ_AUTO_CLR_READY_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0190_P0_HDCP_REG_MESSAGE_LENGTH_UPDATE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0194_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xca)//0x1704_65h
    #define REG_0194_P0_HDCP_REG_BCH_ERROR_CNT_THR Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0194_P0_HDCP_REG_BCH_ERROR_CNT_CLR Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0194_P0_HDCP_REG_LINK_INTEGRITY_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0194_P0_HDCP_REG_REAUTH_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0194_P0_HDCP_REG_REAUTH_OV_VALUE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0194_P0_HDCP_REG_REAUTH_CLR Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0194_P0_HDCP_REG_NO_INPUT_REAUTH Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0194_P0_HDCP_REG_KSV_FIFO_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0194_P0_HDCP_REG_CROSS_ADR_READ_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0198_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xcc)//0x1704_66h
    #define REG_0198_P0_HDCP_REG_HDCP_V22_INTERRUPT_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xce)//0x1704_67h
    #define REG_019C_P0_HDCP_REG_HDCP_V22_INTERRUPT_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xd0)//0x1704_68h
    #define REG_01A0_P0_HDCP_REG_IIC2MEM_RADDR_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_01A0_P0_HDCP_REG_IIC2MEM_RADDR Fld(10,0,AC_MSKW10)//[9:0]
#define REG_01A4_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xd2)//0x1704_69h
    #define REG_01A4_P0_HDCP_REG_EN_X74_XIU Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01EC_P0_HDCP (HDMIRX_P0_HDCP_BASE +0xf6)//0x1704_7bh
    #define REG_01EC_P0_HDCP_REG_HDCP_V22_ENABLE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01EC_P0_HDCP_REG_PKT_EVENT_SRC Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01EC_P0_HDCP_REG_HDCP22_NO_INPUT_RST_EN Fld(1,15,AC_MSKB1)//[15:15]

