Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul  7 14:35:25 2025
| Host         : fpga running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   703 |
| Unused register locations in slices containing registers |  1682 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           17 |
|      4 |           11 |
|      6 |            3 |
|      8 |           65 |
|     10 |           49 |
|     12 |           19 |
|     14 |           18 |
|    16+ |          521 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5820 |          755 |
| No           | No                    | Yes                    |           85392 |        13753 |
| No           | Yes                   | No                     |            3626 |          651 |
| Yes          | No                    | No                     |           10972 |         1289 |
| Yes          | No                    | Yes                    |           40418 |         9775 |
| Yes          | Yes                   | No                     |            5218 |          746 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                              Clock Signal                                              |                                                                                                                         Enable Signal                                                                                                                         |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                |                1 |              2 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                     |                1 |              2 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                |                1 |              2 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/gttxreset_txusrclk2                                                                                                                                             |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                    |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01           | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                1 |              2 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                     |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                         |                1 |              2 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                |                1 |              2 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                1 |              2 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                1 |              2 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                     |                1 |              2 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                         |                1 |              2 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                     |                1 |              4 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/ldpc_to_udp_fifo_inst/debug_udp_tx_count0                                                                                                                                                                                                           | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                     |                1 |              4 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |              4 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                2 |              4 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                2 |              4 |
|  clk_ldpc                                                                                              |                                                                                                                                                                                                                                                               | core_inst/llr_input_inst/fifo_reg_0_i_3_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                2 |              4 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                         |                2 |              4 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/debug_udp_rx_count0                                                                                                                                                                                 | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                     |                1 |              4 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                     |                2 |              6 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                     |                1 |              6 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                     |                1 |              6 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                        |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                        |                3 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/Q[0]                                                                                                                                                                                     | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                                |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                        |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                        |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                    |                3 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                    |                3 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                    |                4 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                    |                3 |              8 |
|  clk_125mhz_int                                                                                        |                                                                                                                                                                                                                                                               | sync_reset_125mhz_inst/rst0                                                                                                                                                                                                                                     |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  clk_ldpc                                                                                              | core_inst/pipeline_reset1                                                                                                                                                                                                                                     | sync_reset_ldpc_inst/SR[1]                                                                                                                                                                                                                                      |                1 |              8 |
|  clk_ldpc                                                                                              | core_inst/reset_counter[6]_i_1_n_0                                                                                                                                                                                                                            | sync_reset_ldpc_inst/SR[0]                                                                                                                                                                                                                                      |                2 |              8 |
|  clk_ldpc                                                                                              | core_inst/llr_input_inst/unpack_idx[3]_i_1_n_0                                                                                                                                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                             |                3 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                             |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                              |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]               |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | si5324_i2c_init_inst/AS[0]                                                                                                                                                                                                                                      |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sync_reset_156mhz_inst/sync_reg[3]_i_1__2_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                        |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                                                                                                                                                                 | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[35]                                                                                                                                                           |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_ecn_mem_reg_0_7_1_1_i_1_n_0                                                                                                                                                               | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/m_ip_ecn_reg[1]_i_1__0_n_0                                                                                                                                                                   | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                        |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                        |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                        |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                    |                3 |              8 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                1 |              8 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                           |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                1 |              8 |
|  clk_ldpc                                                                                              |                                                                                                                                                                                                                                                               | sync_reset_ldpc_inst/sync_reg[3]_i_1__1_n_0                                                                                                                                                                                                                     |                1 |              8 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              8 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/bit_count_reg[3]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                2 |              8 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              8 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/phy_state_next                                                                                                                                                                                                                         | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |              8 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                1 |              8 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                           |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              8 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                           |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                3 |              8 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                    |                3 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                    |                1 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                    |                3 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                    |                3 |              8 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                    |                2 |              8 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                              |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gtrxreset_out[0]                                                                                                                                                                           |                1 |             10 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                            |                1 |             10 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Variable_Node_Unit/E[0]                                                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                1 |             10 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                 |                2 |             10 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |             10 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                             |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                 |                1 |             10 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i                                                                                                                                                                                                                         |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                        |                                                                                                                                                                                                                                                                 |                3 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                               |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i                                                                                                                                                                                             |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                 |                1 |             10 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                             |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                   |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                  |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i                                                                                                                                                                                                                         |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                            |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                              |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                             |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i                                                                                                                                                                                                                         |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                             |                1 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                 |                2 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                              |                1 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                            |                1 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                             |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                                                 |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                               |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                                                 |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                               |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                               |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                                                 |                1 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                             |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                               |                1 |             10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                     |                1 |             10 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                 |                2 |             10 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                2 |             12 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           |                                                                                                                                                                                                                                                                 |                2 |             12 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/address_ptr_reg[5]_i_1_n_0                                                                                                                                                                                                               | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                1 |             12 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           |                                                                                                                                                                                                                                                                 |                2 |             12 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                           |                                                                                                                                                                                                                                                                 |                2 |             12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                             |                3 |             12 |
|  clk_ldpc                                                                                              | core_inst/ldpc_output_inst/bit_count[5]_i_1_n_0                                                                                                                                                                                                               | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             12 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                2 |             12 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                                            | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                                                 |                1 |             12 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/data_ptr_reg[5]_i_1_n_0                                                                                                                                                                                                                  | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                1 |             12 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                                            | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                                                 |                1 |             12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/store_axis_int_to_temp                                                                                                                                                                                                             | core_inst/eth_axis_tx_inst/temp_m_axis_tkeep_reg[5]_i_1_n_0                                                                                                                                                                                                     |                2 |             12 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/iterationControllerScalar_countLayer_reg[5]_0[0]                                                                                                                                    | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                     |                1 |             12 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                                            | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                                                 |                1 |             12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               |                                                                                                                                                                                                                                                                 |                2 |             12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                                                                                                                                                                      | core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tkeep_reg[7]_i_1__0_n_0                                                                                                                                                                                      |                3 |             12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                       |                4 |             12 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                         |                2 |             12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                        |                4 |             14 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/cmd_address_reg[6]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                2 |             14 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/iterationControllerScalar_wrCount_reg[0][0]                                                                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             14 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                          |                                                                                                                                                                                                                                                                 |                3 |             14 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/cur_address_next                                                                                                                                                                                                                         | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |             14 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                          |                                                                                                                                                                                                                                                                 |                3 |             14 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/iterationControllerScalar_wrAddr_reg[0]_0[0]                                                                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_ip_reg_reg[1]_0                                                                                                                                                                          | core_inst/udp_complete_inst/ip_arb_mux_inst/arp_request_ip_reg_reg[1]_2                                                                                                                                                                                         |                1 |             14 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                          |                                                                                                                                                                                                                                                                 |                3 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]              |                                                                                                                                                                                                                                                                 |                3 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                    |                3 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                    |                2 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                    |                3 |             14 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                1 |             14 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[14][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[15][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[12][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                                         |                7 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[13][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                             |                5 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[11][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[10][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[0][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                           |                1 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[53][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                        |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/end_rsvd_reg_1                                                                                                                                                                      | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                1 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[33][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[32][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[31][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[30][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[2][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[29][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[28][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[27][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[26][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[25][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[16][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[24][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[23][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                        |                5 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[22][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[21][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[20][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                                         |                5 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[1][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[19][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[18][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[17][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                                         |                6 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[47]_i_1_n_0                                                                                                                                                                     |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                                                                      |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[63]_i_1_n_0                                                                                                                                                                     |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[55]_i_1_n_0                                                                                                                                                                     |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[39]_i_1_n_0                                                                                                                                                                     |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[31]_i_1_n_0                                                                                                                                                                     |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[23]_i_1_n_0                                                                                                                                                                     |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_empty_reg_reg[0]_1                                                                                                                                                                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[15]_i_1_n_0                                                                                                                                                                     |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg[7]_i_1_n_0                                                                                                                                                                  | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                3 |             16 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                           |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[63][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                        |                6 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[52][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[49][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                           |                1 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[38][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[48][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[47][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[5][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[39][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[46][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[60][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[61][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[62][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                        |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[6][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[9][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[3][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[40][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/data_out_next                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[45][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[41][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[7][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[8][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[44][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[42][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[43][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             16 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/data_reg[7]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[56][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[34][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |                4 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                        |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[57][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[58][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                        |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[55][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[54][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[59][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/addr_reg[6]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7][0]                        |                2 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[51][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7]_0[0]                      |                4 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[36][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                   | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                               |                1 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[37][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[50][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[4][7]_i_1_n_0                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal2[35][7]_i_1_n_0                                                                                          | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             16 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/p_0_in_0                                                                                                                                                                        | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |             18 |
|  clk_125mhz_int                                                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                7 |             18 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                          |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1_n_0                                                                                                                                                                 | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                6 |             18 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sel                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg                                                                                                                                                                      | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |             18 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                          |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Final_Decision/E[0]                                                                                                                                                                  | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             18 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]              |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/E[0]                                                                                                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             18 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                          |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                               |                2 |             20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[26]_i_1_n_0 |                4 |             20 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                                                        | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                     |                4 |             22 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                4 |             22 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                                                        | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                     |                3 |             22 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                         |                4 |             22 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                                                        | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                     |                4 |             22 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg[11]_i_1_n_0                                                                                                                                                                               | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                         |                2 |             24 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/p_4_in                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                7 |             24 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg[11]_i_1__0_n_0                                                                                                                                                                            | sync_reset_156mhz_inst/wr_ptr_sync_commit_reg_reg[0][0]                                                                                                                                                                                                         |                2 |             24 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]_i_1__0_n_0                                                                                                                                                                       | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                         |                3 |             24 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                     | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |             24 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]_i_1_n_0                                                                                                                                                                          | sync_reset_156mhz_inst/wr_ptr_sync_commit_reg_reg[0][0]                                                                                                                                                                                                         |                2 |             24 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                     | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                3 |             24 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                                |                4 |             24 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[27]_3669                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[28]_3668                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[29]_3667                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[26]_3670                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[2]_3694                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[30]_3666                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[31]_3665                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[32]_3664                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[23]_3673                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[25]_3671                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[24]_3672                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[62]_3634                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[22]_3674                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[21]_3675                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[63]_3633                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[20]_3676                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[1]_3695                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[43]_3653                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[6]_3690                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[7]_3689                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[9]_3687                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[19]_3677                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[7]                                                                                                                                                          | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[5]_3691                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[51]_3645                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[50]_3646                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[52]_3644                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[4]_3692                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[8]_3688                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[53]_3643                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[49]_3647                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[54]_3642                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[55]_3641                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[56]_3640                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[57]_3639                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[58]_3638                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[48]_3648                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[59]_3637                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[47]_3649                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[33]_3663                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[42]_3654                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[41]_3655                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[40]_3656                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[3]_3693                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[39]_3657                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[38]_3658                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[37]_3659                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[46]_3650                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[45]_3651                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[36]_3660                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[60]_3636                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[61]_3635                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[44]_3652                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[35]_3661                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[34]_3662                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[13]_3683                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[17]_3679                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[10]_3686                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[0]_3696                                                                                                 | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[14]_3682                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[11]_3685                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                2 |             26 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0 |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[12]_3684                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[16]_3680                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[15]_3681                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                3 |             26 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_minVal1[18]_3678                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             26 |
|  clk_ldpc                                                                                              | core_inst/ldpc_output_inst/total_count[13]_i_1_n_0                                                                                                                                                                                                            | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             28 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                3 |             28 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |             28 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                4 |             28 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                3 |             28 |
|  clk_ldpc                                                                                              | core_inst/llr_input_inst/fifo_count[0]_i_1_n_0                                                                                                                                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             28 |
|  clk_ldpc                                                                                              | core_inst/llr_input_inst/fifo_reg_0_i_1_n_0                                                                                                                                                                                                                   | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             28 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                2 |             28 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                2 |             28 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/checksum_reg_reg[17]                                                                                                                                                            | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/checksum_reg[31]_i_1_n_0                                                                                                                                                                       |                5 |             30 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/checksum_temp2_next                                                                                                                                                             | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/frame_ptr_reg_reg[15]                                                                                                                                                             |                4 |             30 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/countData                                                                                                                                                                                             | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             30 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Beta_Decompress_Unit_1/countVal                                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                4 |             30 |
|  clk_ldpc                                                                                              | core_inst/llr_input_inst/stream_delay                                                                                                                                                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             30 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/store_axis_int_to_temp                                                                                                                                                                                                             | core_inst/eth_axis_tx_inst/temp_m_axis_tdata_reg[63]_i_1_n_0                                                                                                                                                                                                    |                4 |             30 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/word_count_reg[15]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/word_count_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                               |                                                                                                                                                                                                                                                                 |                4 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/word_count_next                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                               |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                               |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next136_out                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                   |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/word_count_reg[15]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0 |                6 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0 |                6 |             32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/checksum_reg_reg[17]                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                5 |             34 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/delay_reg[16]_i_1_n_0                                                                                                                                                                                                                  | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                6 |             34 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/hdr_sum_reg[17]_i_2_n_0                                                                                                                                                             | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/hdr_sum_reg[17]_i_1_n_0                                                                                                                                                               |                4 |             36 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[6][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[49][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                4 |             38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                           | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                    |                4 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[62][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[63][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                       | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                4 |             38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                       | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                4 |             38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                       | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                3 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[20][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[15][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[14][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[1][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[12][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[0][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[19][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[13][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[7][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               10 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[10][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[8][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[18][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[11][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[17][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[16][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[9][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[42][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[31][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[32][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[33][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[34][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[35][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               10 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[36][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               10 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[37][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[38][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[39][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[3][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[40][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[41][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[22][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[43][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[44][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[45][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               10 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[46][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[47][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[48][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[53][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[52][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[51][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[50][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[4][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[2][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[60][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[5][18]_i_1_n_0                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/shift_axis_extra_cycle_reg                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[61][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[21][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                5 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[59][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[58][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[57][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[56][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[30][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[23][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               10 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[55][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[24][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[54][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[25][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                8 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[26][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[27][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[28][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                6 |             38 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_signsAll[29][18]_i_1_n_0                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                7 |             38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                             | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                      |                5 |             40 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                                                | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                              |                5 |             40 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                         | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                  |                5 |             40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                    | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                  |                5 |             40 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                         | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                  |                5 |             40 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                                                | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                              |                5 |             40 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                         | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                  |                5 |             40 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                                                | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                              |                5 |             40 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/b_lock_count_reg[0]_0                                                            |                5 |             40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gtrxreset_out[0]                                                                                                                                                                           |                4 |             40 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/b_lock_count_reg[0]_0                                                            |                5 |             40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/b_lock_count_reg[0]_0                                |                5 |             40 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/b_lock_count_reg[0]_0                                                            |                5 |             40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[22][0]              |                                                                                                                                                                                                                                                                 |                5 |             42 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[22][0]                                          |                                                                                                                                                                                                                                                                 |                3 |             42 |
|  clk_125mhz_int                                                                                        | sel                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                6 |             42 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[22][0]                                          |                                                                                                                                                                                                                                                                 |                3 |             42 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[22][0]                                          |                                                                                                                                                                                                                                                                 |                3 |             42 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg[10]_i_2__0_n_0                                                                                                                                                                                   | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                         |                7 |             46 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg[10]_i_2_n_0                                                                                                                                                                                      | sync_reset_156mhz_inst/wr_ptr_sync_commit_reg_reg[0][0]                                                                                                                                                                                                         |                6 |             46 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_operation_reg                                                                                                                                                                            | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[35]                                                                                                                                                           |                5 |             46 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][2]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |               10 |             46 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/iterationControllerScalar_ramCount_reg[2][0]                                                                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               12 |             48 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/sel                                                                                                                                                                                     | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                                             |                6 |             48 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/sel                                                                                                                                                                                     | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                                             |                6 |             48 |
|  clk_ldpc                                                                                              | core_inst/ldpc_to_udp_fifo_inst/wr_ptr_reg                                                                                                                                                                                                                    | sync_reset_ldpc_inst/wr_ptr_gray_reg                                                                                                                                                                                                                            |                7 |             48 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/sel                                                                                                                                                                                     | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                                             |                6 |             48 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_to_ldpc_fifo_inst/wr_ptr_reg                                                                                                                                                                                                                    | sync_reset_156mhz_inst/wr_ptr_gray_reg                                                                                                                                                                                                                          |                8 |             48 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxuserrdy_counter1_carry__1_n_7                                                                                                                             | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                 |                6 |             48 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_hdr_word_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             48 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                5 |             50 |
|  clk_ldpc                                                                                              |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               16 |             50 |
|  clk_125mhz_int                                                                                        |                                                                                                                                                                                                                                                               | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |               14 |             54 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][2]                                           | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                5 |             54 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][2]                                           | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                4 |             54 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][2]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                         |                5 |             54 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][2]                                           | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                4 |             54 |
|  clk_ldpc                                                                                              | core_inst/llr_input_inst/rd_ptr0                                                                                                                                                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |                9 |             56 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                        |                8 |             58 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                        |                8 |             58 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                        |                8 |             58 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                            |                8 |             58 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[22][0]              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |               16 |             58 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                         |                4 |             60 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                           | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                5 |             60 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                           | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                4 |             60 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                           | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                6 |             60 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/iterationControllerScalar_colCount_reg[0]                                                                                                                                           | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               15 |             60 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/update_crc                                                                                                                                                                                | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/reset_crc                                                                                                                                                                                   |               19 |             64 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                       |                                                                                                                                                                                                                                                                 |                7 |             64 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                   |                                                                                                                                                                                                                                                                 |                4 |             64 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                   |                                                                                                                                                                                                                                                                 |                6 |             64 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/reset_crc                                                                                                                                                                                   |               16 |             64 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                   |                                                                                                                                                                                                                                                                 |                5 |             64 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_hdr_word_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_ip_hdr                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                6 |             64 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                  |                                                                                                                                                                                                                                                                 |                6 |             66 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                  |                                                                                                                                                                                                                                                                 |                6 |             66 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                  |                                                                                                                                                                                                                                                                 |                7 |             66 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                      |                                                                                                                                                                                                                                                                 |                9 |             66 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                         |                                                                                                                                                                                                                                                                 |                6 |             68 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/checksum_temp2_next                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               10 |             68 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/ip_rx_eth_payload_axis_tvalid                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               10 |             68 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                             |                                                                                                                                                                                                                                                                 |                9 |             68 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                         |                                                                                                                                                                                                                                                                 |                6 |             68 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                         |                                                                                                                                                                                                                                                                 |                6 |             68 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/ldpc_to_udp_fifo_inst/rd_ptr_reg_rep[10]_i_1__0_n_0                                                                                                                                                                                                 | sync_reset_156mhz_inst/wr_ptr_gray_reg                                                                                                                                                                                                                          |                9 |             70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[10]_i_1__2_n_0                                                                                                                                                                               | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                         |                9 |             70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg                                                                                                                                                                                                  | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                         |                8 |             70 |
|  clk_ldpc                                                                                              | core_inst/udp_to_ldpc_fifo_inst/rd_ptr_reg_rep[10]_i_2_n_0                                                                                                                                                                                                    | sync_reset_ldpc_inst/wr_ptr_gray_reg                                                                                                                                                                                                                            |                9 |             70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/rd_ptr_reg_reg[8]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                8 |             72 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/save_eth_payload_axis_tuser_reg_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                 |                7 |             74 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |             74 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_hdr_word_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                9 |             80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                9 |             80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |               11 |             82 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |               13 |             86 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                  |                                                                                                                                                                                                                                                                 |                8 |             90 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                                              |                                                                                                                                                                                                                                                                 |                6 |             90 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                                              |                                                                                                                                                                                                                                                                 |                7 |             90 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                                              |                                                                                                                                                                                                                                                                 |                6 |             90 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/ldpc_to_udp_fifo_inst/E[0]                                                                                                                                                                                                                          | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |               10 |             96 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                                                                                                                                                                       |               13 |             96 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/udp_tx_dest_port_reg_reg[0][0]                                                                                                                                                                      | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |               11 |             96 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |               13 |             96 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/outgoing_eth_dest_mac_next                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                8 |             96 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/store_eth_hdr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               11 |             98 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]              |                                                                                                                                                                                                                                                                 |               13 |            100 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/frame_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |            100 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/store_eth_hdr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                7 |            100 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                          |                                                                                                                                                                                                                                                                 |               16 |            100 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[22][1]              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |               21 |            100 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                          |                                                                                                                                                                                                                                                                 |               12 |            100 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                          |                                                                                                                                                                                                                                                                 |               12 |            100 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/serialAddressGeneration_wrAddr                                                                                                             | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               14 |            106 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/store_axis_int_to_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               17 |            106 |
|  clk_ldpc                                                                                              |                                                                                                                                                                                                                                                               | sync_reset_ldpc_inst/SR[0]                                                                                                                                                                                                                                      |               11 |            110 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/m_axis_tvalid_int                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                9 |            110 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/functionalInputController_wrAddr                                                                                                                                                    | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               24 |            114 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/functionalInputController_rdAddr[4]_i_1_n_0                                                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               32 |            118 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/calculateSetIndex_count                                                                                                                                                             | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               14 |            126 |
|  clk_ldpc                                                                                              | core_inst/llr_input_inst/unpack_data[63]_i_1_n_0                                                                                                                                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               11 |            128 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Check_Node_Unit/minCalculation_prodSign                                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               20 |            128 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_dest_ip_reg[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               10 |            130 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/serialAddressGeneration_rdAddr                                                                                                             | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               18 |            132 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                     |                                                                                                                                                                                                                                                                 |               10 |            132 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                 |                                                                                                                                                                                                                                                                 |               11 |            132 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                 |                                                                                                                                                                                                                                                                 |               14 |            132 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                 |                                                                                                                                                                                                                                                                 |               10 |            132 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/temp_m_eth_payload_axis_tlast_reg_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                 |               13 |            134 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tlast_reg_reg_0[0]                                                                                                                                               |                                                                                                                                                                                                                                                                 |               19 |            134 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               16 |            136 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/s_ip_hdr_ready_next[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               20 |            144 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_last_word                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               24 |            144 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/store_last_word                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               35 |            144 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/last_word_data_reg[63]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               24 |            144 |
|  clk_ldpc                                                                                              | core_inst/ldpc_output_inst/tx_data[63]_i_1_n_0                                                                                                                                                                                                                | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |               23 |            144 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/last_word_data_reg[63]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               32 |            144 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_udp_payload_int_to_temp                                                                                                                                                                       | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/temp_m_udp_payload_axis_tdata_reg[63]_i_1_n_0                                                                                                                                                         |               20 |            146 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/m_ip_payload_axis_tuser_reg                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               12 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_ip_payload_int_to_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               22 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/store_axis_int_to_temp                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               13 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               29 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/m_eth_payload_axis_tkeep_reg_2                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               21 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ram_rd_en |                                                                                                                                                                                                                                                                 |               13 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/store_ip_payload_int_to_temp                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               12 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               15 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/m_ip_payload_axis_tlast_reg_reg[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               24 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tkeep_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               13 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/m_axis_tkeep_reg                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               21 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_payload_axis_tuser_reg                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               18 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_payload_axis_tuser_reg                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               30 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_arb_mux_inst/store_axis_int_to_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               13 |            148 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/cache_write_request_valid_reg_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               13 |            160 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/store_write                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               14 |            160 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      |                                                                                                                                                                                                                                                                 |               13 |            208 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_oper_reg_reg[0][0]                                                                                                                                                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                                                                                                                                   |               24 |            234 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/m_ip_ecn_reg[1]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               24 |            238 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   |                                                                                                                                                                                                                                                                 |               23 |            252 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   |                                                                                                                                                                                                                                                                 |               21 |            252 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       |                                                                                                                                                                                                                                                                 |               23 |            252 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   |                                                                                                                                                                                                                                                                 |               22 |            252 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_tx_inst/store_frame                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               25 |            264 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/store_udp_hdr                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               48 |            270 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/ip_length_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               36 |            282 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               27 |            310 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               40 |            310 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               28 |            310 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               43 |            354 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_ecn_mem_reg_0_7_1_1_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               24 |            372 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                        | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |               47 |            388 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                |               66 |            404 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                            |               75 |            404 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                            |               72 |            404 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                            |               70 |            404 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |              112 |            612 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               78 |            668 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Functional_Unit/u_Variable_Node_Unit/alpha_switch_delay[0]_4209                                                                                                  | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |              187 |           1280 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |              520 |           3816 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[128]_5088                                                                                                                       | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |             1498 |           4992 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[0]_5086                                                                                                                         | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |             1367 |           4992 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[192]_5085                                                                                                                       | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |             1433 |           4992 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[256]_5084                                                                                                                       | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |             1368 |           4992 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[64]_5087                                                                                                                        | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |             1341 |           4992 |
|  clk_ldpc                                                                                              | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/iterationControllerScalar_wrData_reg[185][0][0]                                                                                                                                     | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |             1461 |           8064 |
|  clk_ldpc                                                                                              |                                                                                                                                                                                                                                                               | core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG                                                                                                                |            13728 |          84954 |
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


