// Seed: 3981451606
module module_0 (
    input wand  id_0,
    input wor   id_1,
    input tri0  id_2,
    input uwire id_3
);
  assign id_5 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    output supply1 id_4
    , id_16,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    input wand id_8
    , id_17,
    input tri0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input wor id_14
);
  wand id_18 = 1;
  and (id_4, id_3, id_14, id_18, id_17, id_9, id_8, id_1, id_7, id_0, id_5, id_16, id_10, id_13);
  module_0(
      id_7, id_2, id_0, id_2
  );
endmodule
