{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628765491112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628765491112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 16:21:31 2021 " "Processing started: Thu Aug 12 16:21:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628765491112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628765491112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_Adder -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Full_Adder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628765491112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628765491275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628765491275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhd 25 12 " "Found 25 design units, including 12 entities, in source file Gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Equations " "Found design unit 5: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-Equations " "Found design unit 6: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4-Equations " "Found design unit 7: OR_4-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Decoder-Struct " "Found design unit 12: Decoder-Struct" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Decoder_3x8-Struct " "Found design unit 13: Decoder_3x8-Struct" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_4 " "Found entity 6: OR_4" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "11 Decoder " "Found entity 11: Decoder" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""} { "Info" "ISGN_ENTITY_NAME" "12 Decoder_3x8 " "Found entity 12: Decoder_3x8" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628765499632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Full_Adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499634 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Full_Adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628765499634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/DUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499634 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628765499634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628765499634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628765499673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Full_Adder:add_instance " "Elaborating entity \"Full_Adder\" for hierarchy \"Full_Adder:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/DUT.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3x8 Full_Adder:add_instance\|Decoder_3x8:de1 " "Elaborating entity \"Decoder_3x8\" for hierarchy \"Full_Adder:add_instance\|Decoder_3x8:de1\"" {  } { { "Full_Adder.vhd" "de1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Full_Adder.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER Full_Adder:add_instance\|Decoder_3x8:de1\|INVERTER:not1 " "Elaborating entity \"INVERTER\" for hierarchy \"Full_Adder:add_instance\|Decoder_3x8:de1\|INVERTER:not1\"" {  } { { "Gates.vhd" "not1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Full_Adder:add_instance\|Decoder_3x8:de1\|AND_2:and1 " "Elaborating entity \"AND_2\" for hierarchy \"Full_Adder:add_instance\|Decoder_3x8:de1\|AND_2:and1\"" {  } { { "Gates.vhd" "and1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Full_Adder:add_instance\|Decoder_3x8:de1\|Decoder:d1 " "Elaborating entity \"Decoder\" for hierarchy \"Full_Adder:add_instance\|Decoder_3x8:de1\|Decoder:d1\"" {  } { { "Gates.vhd" "d1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 Full_Adder:add_instance\|Decoder_3x8:de1\|Decoder:d1\|AND_3:and3 " "Elaborating entity \"AND_3\" for hierarchy \"Full_Adder:add_instance\|Decoder_3x8:de1\|Decoder:d1\|AND_3:and3\"" {  } { { "Gates.vhd" "and3" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Full_Adder:add_instance\|Decoder_3x8:de1\|Decoder:d2 " "Elaborating entity \"Decoder\" for hierarchy \"Full_Adder:add_instance\|Decoder_3x8:de1\|Decoder:d2\"" {  } { { "Gates.vhd" "d2" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 Full_Adder:add_instance\|OR_4:o1 " "Elaborating entity \"OR_4\" for hierarchy \"Full_Adder:add_instance\|OR_4:o1\"" {  } { { "Full_Adder.vhd" "o1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Full_Adder.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Full_Adder:add_instance\|OR_4:o1\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"Full_Adder:add_instance\|OR_4:o1\|OR_2:o1\"" {  } { { "Gates.vhd" "o1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Full_Adder/Gates.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628765499685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628765500019 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628765500019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628765500019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628765500019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628765500124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 16:21:40 2021 " "Processing ended: Thu Aug 12 16:21:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628765500124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628765500124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628765500124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628765500124 ""}
