// Seed: 2374263425
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  logic id_2;
  logic id_3;
  assign id_1[1] = 1;
  uwire id_4;
  assign id_4[1] = 1'b0 ? 1 : id_2 ? id_2 : 1;
  always @(negedge 1)
    if (1) begin
      id_3 = 1;
    end
endmodule
