               ramulator.active_cycles_0             5185985                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0             5185985                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0             9572285                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.420593                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0             5185985                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             5920745                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             9572285                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.420593                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0             1209765                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0             1209765                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0             1543541                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.067821                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0              236183                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0              236183                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0              255510                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.011227                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1              342781                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1              342781                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1              367540                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.016149                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2              454770                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2              454770                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2              506869                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.022271                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3              365047                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3              365047                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3              413622                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.018174                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1             2472461                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1             2472461                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1             3376867                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.148375                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0              821390                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0              821390                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0              926846                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.040724                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1              530875                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1              530875                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1              606265                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.026638                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2             1091853                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2             1091853                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2             1219888                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.053600                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3              556975                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3              556975                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3              623868                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.027412                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2             2326130                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2             2326130                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2             3098462                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.136142                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0              717818                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0              717818                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0              799492                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.035129                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1              770349                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1              770349                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1              862446                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.037895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2              620236                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2              620236                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2              688191                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.030238                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3              662364                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3              662364                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3              748333                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.032881                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3             1189214                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3             1189214                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3             1553415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.068255                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0              411825                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0              411825                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0              474989                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.020870                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1              313261                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1              313261                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1              352702                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.015497                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2              338167                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2              338167                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2              376096                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.016525                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3              312823                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3              312823                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3              349628                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.015362                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0            14853440                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0             5992320                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               91583                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              210266                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core               23866                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               78966                                      # Number of row hits for read requests per channel per core
                                     [0]             78966.0                                      # 
ramulator.read_row_misses_channel_0_core              144026                                      # Number of row misses for read requests per channel per core
                                     [0]            144026.0                                      # 
ramulator.read_row_conflicts_channel_0_core                9093                                      # Number of row conflicts for read requests per channel per core
                                     [0]              9093.0                                      # 
 ramulator.write_row_hits_channel_0_core               12617                                      # Number of row hits for write requests per channel per core
                                     [0]             12617.0                                      # 
ramulator.write_row_misses_channel_0_core               66240                                      # Number of row misses for write requests per channel per core
                                     [0]             66240.0                                      # 
ramulator.write_row_conflicts_channel_0_core               14773                                      # Number of row conflicts for write requests per channel per core
                                     [0]             14773.0                                      # 
      ramulator.useless_activates_0_core                2065                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           50.845707                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0            11822593                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.665033                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0            15135513                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.400980                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0             9125921                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.264053                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0             6009592                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             78966.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             78966.0                                      # 
            ramulator.record_read_misses            144026.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            144026.0                                      # 
         ramulator.record_read_conflicts              9093.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]              9093.0                                      # 
             ramulator.record_write_hits             12617.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]             12617.0                                      # 
           ramulator.record_write_misses             66240.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             66240.0                                      # 
        ramulator.record_write_conflicts             14773.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]             14773.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            22759039                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests              326149                                      # Number of incoming requests to DRAM
                 ramulator.read_requests              232519                                      # Number of incoming read requests to DRAM per core
                                     [0]            232519.0                                      # 
                ramulator.write_requests               93630                                      # Number of incoming write requests to DRAM per core
                                     [0]             93630.0                                      # 
       ramulator.ramulator_active_cycles             5185985                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel            326149.0                                      # Number of incoming requests to each DRAM channel
                                     [0]            326149.0                                      # 
ramulator.incoming_read_reqs_per_channel            232519.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]            232519.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum            15135513                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum             9125921                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum             6009592                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.665033                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.400980                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.264053                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests            232519.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]            232519.0                                      # 
         ramulator.record_write_requests             93630.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]             93630.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            60690771                                      # cpu cycle number
            ramulator.record_cycs_core_0            60690771                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0             5527109                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000002                                      # cpu instruction number
