---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-regallocfast-cpp-/regallocfastimpl
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RegAllocFastImpl` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{RegAllocFast.cpp}::RegAllocFastImpl</CodeBlock>

## Private Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#ac1cc2e41ca3cb2a3d0acd7e1cdf7a5f7">LiveRegMap</a> = <a href="/docs/api/classes/llvm/sparseset">SparseSet</a>&lt; LiveReg, <a href="/docs/api/structs/llvm/identity">identity</a>&lt; unsigned &gt;, uint16&#95;t &gt;</>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="anonymous enum"
  name={<>: unsigned &#123; <a href="#abaf34405b12224d464b30dcf0da22ff9">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#aa63abd7ad9529a970db489adffa96ef3">...</a> &#125;</>}>
State of a register unit. <a href="#aa63abd7ad9529a970db489adffa96ef3">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a031240ad13338dc7e24d587d040781a8">RegAllocFastImpl</a> (const RegAllocFilterFunc F=nullptr, bool ClearVirtRegs&#95;=true)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#acc7ba17c073b2d0a80ca229f3166b6a9">runOnMachineFunction</a> (MachineFunction &amp;MF)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#ae777723ecd7c67e403f297a626170c5f">addRegClassDefCounts</a> (MutableArrayRef&lt; unsigned &gt; RegClassDefCounts, Register Reg) const</>}>
Count number of defs consumed from each register class by <code>Reg</code>. <a href="#ae777723ecd7c67e403f297a626170c5f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1e3f8f6daf8bccdbabf00341fd6222f4">allocateBasicBlock</a> (MachineBasicBlock &amp;MBB)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae0b85173f70b3e9ffe3636e5b6a648be">allocateInstruction</a> (MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9fce57472f231b4a9bb43494cbf82a8e">allocVirtReg</a> (MachineInstr &amp;MI, LiveReg &amp;LR, Register Hint, bool LookAtPhysRegUses=false)</>}>
Allocates a physical register for VirtReg. <a href="#a9fce57472f231b4a9bb43494cbf82a8e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a8711f2bf7f22256b9f2350a094bfd2fb">allocVirtRegUndef</a> (MachineOperand &amp;MO)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afe1dfcd66b9597ffffdf947620c136bc">assignDanglingDebugValues</a> (MachineInstr &amp;Def, Register VirtReg, MCPhysReg Reg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1d33a60b2f24edcaa138079ddadcc2d4">assignVirtToPhysReg</a> (MachineInstr &amp;MI, LiveReg &amp;, MCPhysReg PhysReg)</>}>
This method updates local state so that we know that PhysReg is the proper container for VirtReg now. <a href="#a1d33a60b2f24edcaa138079ddadcc2d4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a1073ea39561cfa8a50b7dfe215d70893">calcSpillCost</a> (MCPhysReg PhysReg) const</>}>
Return the cost of spilling clearing out PhysReg and aliases so it is free for allocation. <a href="#a1073ea39561cfa8a50b7dfe215d70893">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a089933cbfcc685d258c18fbbb14bdf4a">defineLiveThroughVirtReg</a> (MachineInstr &amp;MI, unsigned OpNum, Register VirtReg)</>}>
Variation of defineVirtReg() with special handling for livethrough regs (tied or earlyclobber) that may interfere with preassigned uses. <a href="#a089933cbfcc685d258c18fbbb14bdf4a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8495a76b4ae9d2a55b35d33b2718efc2">definePhysReg</a> (MachineInstr &amp;MI, MCPhysReg PhysReg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa6746be2a18b75a4ae1b6105f3ce8cda">defineVirtReg</a> (MachineInstr &amp;MI, unsigned OpNum, Register VirtReg, bool LookAtPhysRegUses=false)</>}>
Allocates a register for VirtReg definition. <a href="#aa6746be2a18b75a4ae1b6105f3ce8cda">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac65978b2b5f53b012bab341133582c3d">displacePhysReg</a> (MachineInstr &amp;MI, MCPhysReg PhysReg)</>}>
Mark PhysReg as reserved or free after spilling any virtregs. <a href="#ac65978b2b5f53b012bab341133582c3d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7704dd7662107307e30c5c5d587724b8">dumpState</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae956237ad0d01e8ef492cb23a99277ef">findAndSortDefOperandIndexes</a> (const MachineInstr &amp;MI)</>}>
Compute DefOperandIndexes so it contains the indices of &quot;def&quot; operands that are to be allocated. <a href="#ae956237ad0d01e8ef492cb23a99277ef">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sparseset/#a9dd9e59619f2ce3f425abb29690ff88d">LiveRegMap::iterator</a></>}
  name={<><a href="#a51d5cff8acd419898ee18a9ab51fc281">findLiveVirtReg</a> (Register VirtReg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sparseset/#adcffed9f9e28c03e4b254b733dd9a9d1">LiveRegMap::const&#95;iterator</a></>}
  name={<><a href="#a6eb6b7200803d79fcd0eaf3c6f2105e0">findLiveVirtReg</a> (Register VirtReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a26814c72c082867fa6c6de02ae3cfbc4">freePhysReg</a> (MCPhysReg PhysReg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a1c76c34aba8142537d9851152f28314a">getErrorAssignment</a> (const LiveReg &amp;LR, MachineInstr &amp;MI, const TargetRegisterClass &amp;RC)</>}>
Query a physical register to use as a filler in contexts where the allocation has failed. <a href="#a1c76c34aba8142537d9851152f28314a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#a502c898eeac950d667f330a0aecb1c87">getMBBBeginInsertionPoint</a> (MachineBasicBlock &amp;MBB, SmallSet&lt; Register, 2 &gt; &amp;PrologLiveIns) const</>}>
Get basic block begin insertion point. <a href="#a502c898eeac950d667f330a0aecb1c87">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a292781887605b4560482cfcb599ab35d">getStackSpaceFor</a> (Register VirtReg)</>}>
This allocates space for the specified virtual register to be held on the stack. <a href="#a292781887605b4560482cfcb599ab35d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a30d566810b4163f0ffc83dc17376c0c1">handleBundle</a> (MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5ffbb2e34f3a0d85c3b6c4e9b974e311">handleDebugValue</a> (MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a384db7e0b19119ec8d812c4c6d981520">isClobberedByRegMasks</a> (MCPhysReg PhysReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7abdb788a4a19279967a9cae1037b947">isPhysRegFree</a> (MCPhysReg PhysReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ada6c633cc28f2091d2ff1bdc3ff20583">isRegUsedInInstr</a> (MCPhysReg PhysReg, bool LookAtPhysRegUses) const</>}>
Check if a physreg or any of its aliases are used in this instruction. <a href="#ada6c633cc28f2091d2ff1bdc3ff20583">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab5475c0fcc42029689825a4858fe8c0c">markPhysRegUsedInInstr</a> (MCPhysReg PhysReg)</>}>
Mark physical register as being used in a register use operand. <a href="#ab5475c0fcc42029689825a4858fe8c0c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a809b7fd311fae596fa8c6ea7881db596">markRegUsedInInstr</a> (MCPhysReg PhysReg)</>}>
Mark a physreg as used in this instruction. <a href="#a809b7fd311fae596fa8c6ea7881db596">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae23045931899133c161a17ca999b10e0">mayLiveIn</a> (Register VirtReg)</>}>
Returns false if <code>VirtReg</code> is known to not be live into the current block. <a href="#ae23045931899133c161a17ca999b10e0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a293bc88ed331a85b94fc103cd94e4b74">mayLiveOut</a> (Register VirtReg)</>}>
Returns false if <code>VirtReg</code> is known to not live out of the current block. <a href="#a293bc88ed331a85b94fc103cd94e4b74">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac0594fecdc7f6b9b4021422e3baa1162">reload</a> (MachineBasicBlock::iterator Before, Register VirtReg, MCPhysReg PhysReg)</>}>
Insert reload instruction for <code>PhysReg</code> before <code>Before</code>. <a href="#ac0594fecdc7f6b9b4021422e3baa1162">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2a09537c187f2785a4b28cd0a8b8f1e4">reloadAtBegin</a> (MachineBasicBlock &amp;MBB)</>}>
Reload all currently assigned virtual registers. <a href="#a2a09537c187f2785a4b28cd0a8b8f1e4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a16925e9ab666c7df9c4763c18c66592d">setPhysReg</a> (MachineInstr &amp;MI, MachineOperand &amp;MO, MCPhysReg PhysReg)</>}>
Changes operand OpNum in MI the refer the PhysReg, considering subregs. <a href="#a16925e9ab666c7df9c4763c18c66592d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab5644ab844a01048a9bbc7fb96ead372">setPhysRegState</a> (MCRegister PhysReg, unsigned NewState)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a127a666595b0a02350dd97bf35384d92">shouldAllocateRegister</a> (const Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a767e653113fcad05b575f98901106af8">spill</a> (MachineBasicBlock::iterator Before, Register VirtReg, MCPhysReg AssignedReg, bool Kill, bool LiveOut)</>}>
Insert spill instruction for <code>AssignedReg</code> before <code>Before</code>. <a href="#a767e653113fcad05b575f98901106af8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#acc48ddf1fcef0122a466969eb008e1de">traceCopies</a> (Register VirtReg) const</>}>
Check if any of <code>VirtReg&#39;s</code> definitions is a copy. <a href="#acc48ddf1fcef0122a466969eb008e1de">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a65189b14b4d7ee62799c271648d568ae">traceCopyChain</a> (Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5ccad68acf8ce4b6af06ce5481d26302">unmarkRegUsedInInstr</a> (MCPhysReg PhysReg)</>}>
Remove mark of physical register being used in the instruction. <a href="#a5ccad68acf8ce4b6af06ce5481d26302">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1d36bad425a81d7bc8c047258c3ec3d4">usePhysReg</a> (MachineInstr &amp;MI, MCPhysReg PhysReg)</>}>
Handle the direct use of a physical register. <a href="#a1d36bad425a81d7bc8c047258c3ec3d4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab9405629c9047907677a00235d54a3ca">useVirtReg</a> (MachineInstr &amp;MI, MachineOperand &amp;MO, Register VirtReg)</>}>
Allocates a register for a VirtReg use. <a href="#ab9405629c9047907677a00235d54a3ca">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1082edd3a979e58af7ab50a68c83ae20">ClearVirtRegs</a></>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a>, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a33ea713485f282f9ecfda102a5948e22">BundleVirtRegsMap</a></>}>
Stores assigned virtual registers present in the bundle MI. <a href="#a33ea713485f282f9ecfda102a5948e22">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;, 32 &gt;</>}
  name={<><a href="#a799c5ed4b5fa932d90e0230903645d73">Coalesced</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; unsigned, <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;, 1 &gt; &gt;</>}
  name={<><a href="#a02c739cb1a09da2b746eafe13134766a">DanglingDbgValues</a></>}>
List of DBG&#95;VALUE that we encountered without the vreg being assigned because they were placed after the last use of the vreg. <a href="#a02c739cb1a09da2b746eafe13134766a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; unsigned, 8 &gt;</>}
  name={<><a href="#a159019ad49af6e01f62f57b2a68da0ad">DefOperandIndexes</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>uint32&#95;t</>}
  name={<><a href="#a3da1b458e56a0ca18b9262df223bfaf5">InstrGen</a></>}>
Track register units that are used in the current instruction, and so cannot be allocated. <a href="#a3da1b458e56a0ca18b9262df223bfaf5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; unsigned, <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;, 2 &gt; &gt;</>}
  name={<><a href="#a6138f7b4d26419264942a829914ad916">LiveDbgValueMap</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sparseset">LiveRegMap</a></>}
  name={<><a href="#a4bfcdb2e05546d88462c73b2ff66ed8a">LiveVirtRegs</a></>}>
This map contains entries for each virtual register that is currently available in a physical register. <a href="#a4bfcdb2e05546d88462c73b2ff66ed8a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/bitvector">BitVector</a></>}
  name={<><a href="#a625bf122ca23dfe2a4c7bf15d8005967">MayLiveAcrossBlocks</a></>}>
Has a bit set for every virtual register for which it was determined that it is alive across blocks. <a href="#a625bf122ca23dfe2a4c7bf15d8005967">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#aefafa1ab55335f5ce4f1d2fdc717fefc">MBB</a> = nullptr</>}>
Basic block currently being allocated. <a href="#aefafa1ab55335f5ce4f1d2fdc717fefc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineframeinfo">MachineFrameInfo</a> &#42;</>}
  name={<><a href="#afc12ec1a31239d49167e05336c01768c">MFI</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42;</>}
  name={<><a href="#af3231b0f880a1b7f30e4e3985e454555">MRI</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/anonymous-namespace-regallocfast-cpp-/instrposindexes">InstrPosIndexes</a></>}
  name={<><a href="#a64d1e12ec181365b6079a29b3c64eda6">PosIndexes</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/registerclassinfo">RegisterClassInfo</a></>}
  name={<><a href="#ac8c71da83274294fb1810f4c67c26f75">RegClassInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42; &gt;</>}
  name={<><a href="#a1f0fddf1d50ea570d6fb4a768c77b8a4">RegMasks</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::vector&lt; unsigned &gt;</>}
  name={<><a href="#a2ea9ce7da3ab9cc05674a678b2432738">RegUnitStates</a></>}>
Maps each physical register to a RegUnitState enum or virtual register. <a href="#a2ea9ce7da3ab9cc05674a678b2432738">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a0ab9dba764b528b15e89f9c443b2e202">RegAllocFilterFunc</a></>}
  name={<><a href="#a2d4e7265a1321b278ff1f10bbe4c93fe">ShouldAllocateRegisterImpl</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/indexedmap">IndexedMap</a>&lt; int, <a href="/docs/api/structs/llvm/virtreg2indexfunctor">VirtReg2IndexFunctor</a> &gt;</>}
  name={<><a href="#ac0a4c966cbbd5d45a765f9a12aa8b83c">StackSlotForVirtReg</a></>}>
Maps virtual regs to the frame index where these values are spilled. <a href="#ac0a4c966cbbd5d45a765f9a12aa8b83c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42;</>}
  name={<><a href="#aac3a64638da21704affce53cf30b3f61">TII</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;</>}
  name={<><a href="#abf943abb9e3947f71a2d08b6da091bbf">TRI</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; unsigned, 0 &gt;</>}
  name={<><a href="#ab96369ff42bae07d596d7a47249584fd">UsedInInstr</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 178 of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.

<SectionDefinition>

## Private Member Typedefs

### LiveRegMap {#ac1cc2e41ca3cb2a3d0acd7e1cdf7a5f7}

<MemberDefinition
  prototype={<>using anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::LiveRegMap =  SparseSet&lt;LiveReg, identity&lt;unsigned&gt;, uint16&#95;t&gt;</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00215">215</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Enumerations

### anonymous enum  {#abaf34405b12224d464b30dcf0da22ff9}

<MemberDefinition
  prototype="anonymous enum : unsigned">

<EnumerationList title="Enumeration values">

<Link id="abaf34405b12224d464b30dcf0da22ff9a82cf687d3789ec254e2a312569784443" />
<EnumerationListItem name="spillClean">
 (= 50)
</EnumerationListItem>

<Link id="abaf34405b12224d464b30dcf0da22ff9a0431070d94d4728220cb94c82616be47" />
<EnumerationListItem name="spillDirty">
 (= 100)
</EnumerationListItem>

<Link id="abaf34405b12224d464b30dcf0da22ff9a2552e7e9ac4d10f4d74a64f82ce18227" />
<EnumerationListItem name="spillPrefBonus">
 (= 20)
</EnumerationListItem>

<Link id="abaf34405b12224d464b30dcf0da22ff9aa695b0a5c285cb40861077310a1e586e" />
<EnumerationListItem name="spillImpossible">
 (= ~0u)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00320">320</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### enum  {#aa63abd7ad9529a970db489adffa96ef3}

<MemberDefinition
  prototype={<>enum anonymous_namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::RegUnitState </>}>
State of a register unit.

<EnumerationList title="Enumeration values">

<Link id="aa63abd7ad9529a970db489adffa96ef3acf14924a9033568a11b9292354f2ffda" />
<EnumerationListItem name="regFree">
A free register is not currently in use and can be allocated immediately without checking aliases
</EnumerationListItem>

<Link id="aa63abd7ad9529a970db489adffa96ef3afaa43b4a8da660f49b16e68b65d7f4a2" />
<EnumerationListItem name="regPreAssigned">
A pre-assigned register has been assigned before register allocation (e.g., setting up a call parameter)
</EnumerationListItem>

<Link id="aa63abd7ad9529a970db489adffa96ef3a874c16143d308fbe223017b2fa259363" />
<EnumerationListItem name="regLiveIn">
Used temporarily in reloadAtBegin() to mark register units that are live-in to the basic block
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00233">233</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### RegAllocFastImpl() {#a031240ad13338dc7e24d587d040781a8}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::RegAllocFastImpl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a0ab9dba764b528b15e89f9c443b2e202">RegAllocFilterFunc</a> F=nullptr, bool ClearVirtRegs_=<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00180">180</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### runOnMachineFunction() {#acc7ba17c073b2d0a80ca229f3166b6a9}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00330">330</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### addRegClassDefCounts() {#ae777723ecd7c67e403f297a626170c5f}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::addRegClassDefCounts (<a href="/docs/api/classes/llvm/mutablearrayref">MutableArrayRef</a>&lt; unsigned &gt; RegClassDefCounts, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>
Count number of defs consumed from each register class by <code>Reg</code>.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00335">335</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### allocateBasicBlock() {#a1e3f8f6daf8bccdbabf00341fd6222f4}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::allocateBasicBlock (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00333">333</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### allocateInstruction() {#ae0b85173f70b3e9ffe3636e5b6a648be}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::allocateInstruction (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00340">340</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### allocVirtReg() {#a9fce57472f231b4a9bb43494cbf82a8e}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::allocVirtReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, LiveReg &amp; LR, <a href="/docs/api/classes/llvm/register">Register</a> Hint, bool LookAtPhysRegUses=false)</>}>
Allocates a physical register for VirtReg.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00360">360</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### allocVirtRegUndef() {#a8711f2bf7f22256b9f2350a094bfd2fb}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::allocVirtRegUndef (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00362">362</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### assignDanglingDebugValues() {#afe1dfcd66b9597ffffdf947620c136bc}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::assignDanglingDebugValues (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Def, <a href="/docs/api/classes/llvm/register">Register</a> VirtReg, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00363">363</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### assignVirtToPhysReg() {#a1d33a60b2f24edcaa138079ddadcc2d4}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::assignVirtToPhysReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; AtMI, LiveReg &amp; LR, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}>
This method updates local state so that we know that PhysReg is the proper container for VirtReg now.

The physical register must not be used for anything else when this is called.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00359">359</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### calcSpillCost() {#a1073ea39561cfa8a50b7dfe215d70893}

<MemberDefinition
  prototype={<>unsigned RegAllocFastImpl::calcSpillCost (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg) const</>}>
Return the cost of spilling clearing out PhysReg and aliases so it is free for allocation.

Returns 0 when PhysReg is free or disabled with all aliases disabled - it can be allocated directly. 
<SectionUser title="Returns">
spillImpossible when PhysReg or an alias can&#39;t be spilled.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00349">349</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### defineLiveThroughVirtReg() {#a089933cbfcc685d258c18fbbb14bdf4a}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::defineLiveThroughVirtReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned OpNum, <a href="/docs/api/classes/llvm/register">Register</a> VirtReg)</>}>
Variation of defineVirtReg() with special handling for livethrough regs (tied or earlyclobber) that may interfere with preassigned uses.

<SectionUser title="Returns">
true if MI&#39;s MachineOperands were re-arranged/invalidated.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00365">365</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### definePhysReg() {#a8495a76b4ae9d2a55b35d33b2718efc2}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::definePhysReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00345">345</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### defineVirtReg() {#aa6746be2a18b75a4ae1b6105f3ce8cda}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::defineVirtReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned OpNum, <a href="/docs/api/classes/llvm/register">Register</a> VirtReg, bool LookAtPhysRegUses=false)</>}>
Allocates a register for VirtReg definition.

Typically the register is already assigned from a use of the virtreg, however we still need to perform an allocation if:
<ul>
<li>It is a dead definition without any uses.</li>
<li>The value is live out and all uses are in different basic blocks.</li>
</ul>



<SectionUser title="Returns">
true if MI&#39;s MachineOperands were re-arranged/invalidated.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00367">367</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### displacePhysReg() {#ac65978b2b5f53b012bab341133582c3d}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::displacePhysReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}>
Mark PhysReg as reserved or free after spilling any virtregs.

This is very similar to defineVirtReg except the physreg is reserved instead of allocated.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00346">346</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### dumpState() {#a7704dd7662107307e30c5c5d587724b8}

<MemberDefinition
  prototype="void RegAllocFastImpl::dumpState () const">

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00394">394</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### findAndSortDefOperandIndexes() {#ae956237ad0d01e8ef492cb23a99277ef}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::findAndSortDefOperandIndexes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>
Compute DefOperandIndexes so it contains the indices of &quot;def&quot; operands that are to be allocated.

Those are ordered in a way that small classes, early clobbers and livethroughs are allocated first.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00338">338</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### findLiveVirtReg() {#a51d5cff8acd419898ee18a9ab51fc281}

<MemberDefinition
  prototype={<>LiveRegMap::iterator anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::findLiveVirtReg (<a href="/docs/api/classes/llvm/register">Register</a> VirtReg)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00351">351</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### findLiveVirtReg() {#a6eb6b7200803d79fcd0eaf3c6f2105e0}

<MemberDefinition
  prototype={<>LiveRegMap::const&#95;iterator anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::findLiveVirtReg (<a href="/docs/api/classes/llvm/register">Register</a> VirtReg) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00355">355</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### freePhysReg() {#a26814c72c082867fa6c6de02ae3cfbc4}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::freePhysReg (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00347">347</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### getErrorAssignment() {#a1c76c34aba8142537d9851152f28314a}

<MemberDefinition
  prototype={<>MCPhysReg RegAllocFastImpl::getErrorAssignment (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> LiveReg &amp; LR, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC)</>}>
Query a physical register to use as a filler in contexts where the allocation has failed.

This will raise an error, but not abort the compilation.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00371">371</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### getMBBBeginInsertionPoint() {#a502c898eeac950d667f330a0aecb1c87}

<MemberDefinition
  prototype={<>MachineBasicBlock::iterator RegAllocFastImpl::getMBBBeginInsertionPoint (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/smallset">SmallSet</a>&lt; <a href="/docs/api/classes/llvm/register">Register</a>, 2 &gt; &amp; PrologLiveIns) const</>}>
Get basic block begin insertion point.

This is not just MBB.begin() because surprisingly we have EH&#95;LABEL instructions marking the begin of a basic block. This means we must insert new instructions after such labels...

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00375">375</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### getStackSpaceFor() {#a292781887605b4560482cfcb599ab35d}

<MemberDefinition
  prototype={<>int RegAllocFastImpl::getStackSpaceFor (<a href="/docs/api/classes/llvm/register">Register</a> VirtReg)</>}>
This allocates space for the specified virtual register to be held on the stack.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00385">385</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### handleBundle() {#a30d566810b4163f0ffc83dc17376c0c1}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::handleBundle (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00342">342</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### handleDebugValue() {#a5ffbb2e34f3a0d85c3b6c4e9b974e311}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::handleDebugValue (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00341">341</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### isClobberedByRegMasks() {#a384db7e0b19119ec8d812c4c6d981520}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::isClobberedByRegMasks (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00289">289</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### isPhysRegFree() {#a7abdb788a4a19279967a9cae1037b947}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::isPhysRegFree (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00280">280</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### isRegUsedInInstr() {#ada6c633cc28f2091d2ff1bdc3ff20583}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::isRegUsedInInstr (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg, bool LookAtPhysRegUses) const</>}
  labels = {["inline"]}>
Check if a physreg or any of its aliases are used in this instruction.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00296">296</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### markPhysRegUsedInInstr() {#ab5475c0fcc42029689825a4858fe8c0c}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::markPhysRegUsedInInstr (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}
  labels = {["inline"]}>
Mark physical register as being used in a register use operand.

This is only used by the special livethrough handling code.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00307">307</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### markRegUsedInInstr() {#a809b7fd311fae596fa8c6ea7881db596}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::markRegUsedInInstr (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}
  labels = {["inline"]}>
Mark a physreg as used in this instruction.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00283">283</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### mayLiveIn() {#ae23045931899133c161a17ca999b10e0}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::mayLiveIn (<a href="/docs/api/classes/llvm/register">Register</a> VirtReg)</>}>
Returns false if <code>VirtReg</code> is known to not be live into the current block.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00392">392</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### mayLiveOut() {#a293bc88ed331a85b94fc103cd94e4b74}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::mayLiveOut (<a href="/docs/api/classes/llvm/register">Register</a> VirtReg)</>}>
Returns false if <code>VirtReg</code> is known to not live out of the current block.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00391">391</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### reload() {#ac0594fecdc7f6b9b4021422e3baa1162}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::reload (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Before, <a href="/docs/api/classes/llvm/register">Register</a> VirtReg, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}>
Insert reload instruction for <code>PhysReg</code> before <code>Before</code>.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00388">388</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### reloadAtBegin() {#a2a09537c187f2785a4b28cd0a8b8f1e4}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::reloadAtBegin (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>
Reload all currently assigned virtual registers.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00378">378</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### setPhysReg() {#a16925e9ab666c7df9c4763c18c66592d}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::setPhysReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}>
Changes operand OpNum in MI the refer the PhysReg, considering subregs.

<SectionUser title="Returns">
true if MI&#39;s MachineOperands were re-arranged/invalidated.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00379">379</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### setPhysRegState() {#ab5644ab844a01048a9bbc7fb96ead372}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::setPhysRegState (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, unsigned NewState)</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00279">279</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### shouldAllocateRegister() {#a127a666595b0a02350dd97bf35384d92}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::shouldAllocateRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00384">384</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### spill() {#a767e653113fcad05b575f98901106af8}

<MemberDefinition
  prototype={<>void RegAllocFastImpl::spill (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Before, <a href="/docs/api/classes/llvm/register">Register</a> VirtReg, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> AssignedReg, bool Kill, bool LiveOut)</>}>
Insert spill instruction for <code>AssignedReg</code> before <code>Before</code>.

Update DBG&#95;VALUEs with <code>VirtReg</code> operands with the stack slot.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00386">386</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### traceCopies() {#acc48ddf1fcef0122a466969eb008e1de}

<MemberDefinition
  prototype={<>Register RegAllocFastImpl::traceCopies (<a href="/docs/api/classes/llvm/register">Register</a> VirtReg) const</>}>
Check if any of <code>VirtReg&#39;s</code> definitions is a copy.

If it is follow the chain of copies to check whether we reach a physical register we can coalesce with.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00381">381</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### traceCopyChain() {#a65189b14b4d7ee62799c271648d568ae}

<MemberDefinition
  prototype={<>Register RegAllocFastImpl::traceCopyChain (<a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00382">382</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### unmarkRegUsedInInstr() {#a5ccad68acf8ce4b6af06ce5481d26302}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::unmarkRegUsedInInstr (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> PhysReg)</>}
  labels = {["inline"]}>
Remove mark of physical register being used in the instruction.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00315">315</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### usePhysReg() {#a1d36bad425a81d7bc8c047258c3ec3d4}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::usePhysReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg)</>}>
Handle the direct use of a physical register.

Check that the register is not used by a virtreg. Kill the physreg, marking it free. This may add implicit kills to MO-&gt;<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#a1b8850f1ed44c12bc3501175a71c251c">getParent()</a> and invalidate MO.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00344">344</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### useVirtReg() {#ab9405629c9047907677a00235d54a3ca}

<MemberDefinition
  prototype={<>bool RegAllocFastImpl::useVirtReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO, <a href="/docs/api/classes/llvm/register">Register</a> VirtReg)</>}>
Allocates a register for a VirtReg use.

<SectionUser title="Returns">
true if MI&#39;s MachineOperands were re-arranged/invalidated.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00369">369</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Attributes

### ClearVirtRegs {#a1082edd3a979e58af7ab50a68c83ae20}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::ClearVirtRegs</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00328">328</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### BundleVirtRegsMap {#a33ea713485f282f9ecfda102a5948e22}

<MemberDefinition
  prototype={<>DenseMap&lt;Register, MCPhysReg&gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::BundleVirtRegsMap</>}>
Stores assigned virtual registers present in the bundle MI.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00221">221</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### Coalesced {#a799c5ed4b5fa932d90e0230903645d73}

<MemberDefinition
  prototype={<>SmallVector&lt;MachineInstr &#42;, 32&gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::Coalesced</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00254">254</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### DanglingDbgValues {#a02c739cb1a09da2b746eafe13134766a}

<MemberDefinition
  prototype={<>DenseMap&lt;unsigned, SmallVector&lt;MachineInstr &#42;, 1&gt; &gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::DanglingDbgValues</>}>
List of DBG&#95;VALUE that we encountered without the vreg being assigned because they were placed after the last use of the vreg.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00226">226</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### DefOperandIndexes {#a159019ad49af6e01f62f57b2a68da0ad}

<MemberDefinition
  prototype={<>SmallVector&lt;unsigned, 8&gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::DefOperandIndexes</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00272">272</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### InstrGen {#a3da1b458e56a0ca18b9262df223bfaf5}

<MemberDefinition
  prototype={<>uint32&#95;t anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::InstrGen</>}>
Track register units that are used in the current instruction, and so cannot be allocated.

In the first phase (tied defs/early clobber), we consider also physical uses, afterwards, we don&#39;t. If the lowest bit isn&#39;t set, it&#39;s a solely physical use (markPhysRegUsedInInstr), otherwise, it&#39;s a normal use. To avoid resetting the entire vector after every instruction, we track the instruction &quot;generation&quot; in the remaining 31 bits – this means, that if UsedInInstr&#91;Idx&#93; &lt; InstrGen, the register unit is unused. InstrGen is never zero and always incremented by two.

Don&#39;t allocate inline storage: the number of register units is typically quite large (e.g., <a href="/docs/api/namespaces/llvm/aarch64">AArch64</a> &gt; 100, <a href="/docs/api/namespaces/llvm/x86">X86</a> &gt; 200, <a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a> &gt; 1000).

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00269">269</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### LiveDbgValueMap {#a6138f7b4d26419264942a829914ad916}

<MemberDefinition
  prototype={<>DenseMap&lt;unsigned, SmallVector&lt;MachineOperand &#42;, 2&gt; &gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::LiveDbgValueMap</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00223">223</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### LiveVirtRegs {#a4bfcdb2e05546d88462c73b2ff66ed8a}

<MemberDefinition
  prototype={<>LiveRegMap anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::LiveVirtRegs</>}>
This map contains entries for each virtual register that is currently available in a physical register.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00218">218</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### MayLiveAcrossBlocks {#a625bf122ca23dfe2a4c7bf15d8005967}

<MemberDefinition
  prototype={<>BitVector anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::MayLiveAcrossBlocks</>}>
Has a bit set for every virtual register for which it was determined that it is alive across blocks.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00230">230</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### MBB {#aefafa1ab55335f5ce4f1d2fdc717fefc}

<MemberDefinition
  prototype={<>MachineBasicBlock&#42; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::MBB = nullptr</>}>
Basic block currently being allocated.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00194">194</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### MFI {#afc12ec1a31239d49167e05336c01768c}

<MemberDefinition
  prototype={<>MachineFrameInfo&#42; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::MFI = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00186">186</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### MRI {#af3231b0f880a1b7f30e4e3985e454555}

<MemberDefinition
  prototype={<>MachineRegisterInfo&#42; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::MRI = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00187">187</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### PosIndexes {#a64d1e12ec181365b6079a29b3c64eda6}

<MemberDefinition
  prototype={<>InstrPosIndexes anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::PosIndexes</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00277">277</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### RegClassInfo {#ac8c71da83274294fb1810f4c67c26f75}

<MemberDefinition
  prototype={<>RegisterClassInfo anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::RegClassInfo</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00190">190</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### RegMasks {#a1f0fddf1d50ea570d6fb4a768c77b8a4}

<MemberDefinition
  prototype={<>SmallVector&lt;const uint32&#95;t &#42;&gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::RegMasks</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00274">274</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### RegUnitStates {#a2ea9ce7da3ab9cc05674a678b2432738}

<MemberDefinition
  prototype={<>std::vector&lt;unsigned&gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::RegUnitStates</>}>
Maps each physical register to a RegUnitState enum or virtual register.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00252">252</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### ShouldAllocateRegisterImpl {#a2d4e7265a1321b278ff1f10bbe4c93fe}

<MemberDefinition
  prototype={<>const RegAllocFilterFunc anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::ShouldAllocateRegisterImpl</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00191">191</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### StackSlotForVirtReg {#ac0a4c966cbbd5d45a765f9a12aa8b83c}

<MemberDefinition
  prototype={<>IndexedMap&lt;int, VirtReg2IndexFunctor&gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::StackSlotForVirtReg</>}>
Maps virtual regs to the frame index where these values are spilled.

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00197">197</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### TII {#aac3a64638da21704affce53cf30b3f61}

<MemberDefinition
  prototype={<>const TargetInstrInfo&#42; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::TII = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00189">189</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### TRI {#abf943abb9e3947f71a2d08b6da091bbf}

<MemberDefinition
  prototype={<>const TargetRegisterInfo&#42; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::TRI = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00188">188</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

### UsedInInstr {#ab96369ff42bae07d596d7a47249584fd}

<MemberDefinition
  prototype={<>SmallVector&lt;unsigned, 0&gt; anonymous&#95;namespace&#123;RegAllocFast.cpp&#125;::RegAllocFastImpl::UsedInInstr</>}>

Definition at line <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp/#l00270">270</a> of file <a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/codegen/regallocfast-cpp">RegAllocFast.cpp</a></li>
</ul>

</DoxygenPage>
