*******************************************************************

  Package   [FBG256]

  Author    []

  Abstract  [This describes the logic structure of the package
  
             The structure is described as if the package is viewed from TOP. The bottom
             view can be obtained by flipping this view vertically]

  Revision History:

********************************************************************************/
chip_package FBG256
{
    // Generate the 2D grid. One solder pin shall be placed into one grid
    generate ( 16 # 16 ) ;

    // Define the row and column name
    string row_names[0:15] = {  "T",  "R",  "P",  "N", "M", "L", "K", "J", 
                                "H",  "G",  "F",  "E", "D", "C", "B", "A" } ;

    string col_names[0:15] = {  "1",  "2",  "3",  "4",  "5",  "6",  "7",  "8",
                                "9", "10", "11", "12", "13", "14", "15", "16"};

    string strRef;

    unsigned int row, col;

    for ( row = 0 ; row < 16; row = row+1 )
    {
        for ( col = 0 ; col < 16; col = col+1 )
        {
            // Build the name for this package pin
            strRef = strcat( row_names[row], col_names[col] );

            package pin *strRef @[row, col];
        }
    }

}; // end of structure pinout of FBG256

