<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/pharaoh/Projekte/FPGA/ItLCaLDwVerilog_computer/ItLCaLDwVerilog_computer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="224700fs"></ZoomStartTime>
      <ZoomEndTime time="350001fs"></ZoomEndTime>
      <Cursor1Time time="256000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="212"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="1" />
   <wave_markers>
   </wave_markers>
   <wvobject type="logic" fp_name="clock">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
</wave_config>
