# IR_Receiver_VHDL

## In writing

## View

![FPGA](https://user-images.githubusercontent.com/46035021/141487717-7188ceaa-7e9b-4744-ae44-8cae39bbb170.png)
