// Seed: 232464287
module module_0 ();
  wire id_1;
  assign module_1.id_6 = 0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_1  = 32'd58,
    parameter id_11 = 32'd12,
    parameter id_2  = 32'd86
) (
    input tri0 id_0,
    output wire _id_1,
    output tri _id_2,
    input wire id_3,
    output supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7
    , id_10,
    output supply0 id_8
);
  wire _id_11;
  logic [1 : id_2] id_12[id_1 : ""];
  ;
  module_0 modCall_1 ();
  wire [id_11 : -1] id_13;
  assign id_4  = 1;
  assign id_13 = ~|id_13;
endmodule
