Generated by Fabric Compiler ( version 2024.2-SP1.2 <build 187561> ) at Tue Feb 10 12:26:51 2026


Routing started.


IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                              | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CP_CLAMP     | CONSTRAINT     | IO_REGISTER     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_CHASSIS_ID0_N                   | input         | Y13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CHASSIS_ID1_N                   | input         | P13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CLK_C42_IN_25M                  | input         | W9      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPLD_M_S_EXCHANGE_S1            | input         | G11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPLD_M_S_SGPIO_CLK              | input         | Y10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPLD_M_S_SGPIO_LD_N             | input         | Y11     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPLD_M_S_SGPIO_MOSI             | input         | L2      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D0_I2C1_PE_STRAP_SCL       | input         | C9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D0_TEMP_OVER               | input         | K18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D0_UART1_TX                | input         | K4      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D0_UART_SOUT               | input         | F17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D1_TEMP_OVER               | input         | K17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_MCIO0_CABLE_ID0_R          | input         | A17     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_MCIO0_CABLE_ID1_R          | input         | D12     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_MCIO2_CABLE_ID0_R          | input         | A16     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_MCIO2_CABLE_ID1_R          | input         | F11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_MCIO3_CABLE_ID0_R          | input         | E15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_MCIO3_CABLE_ID1_R          | input         | B17     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_D0_TEMP_OVER               | input         | V16     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_D0_UART1_TX                | input         | H14     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_D0_UART_SOUT               | input         | D9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_D1_TEMP_OVER               | input         | M16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_MCIO0_CABLE_ID0_R          | input         | B11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_MCIO0_CABLE_ID1_R          | input         | A11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_MCIO2_CABLE_ID0_R          | input         | A10     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_MCIO2_CABLE_ID1_R          | input         | D11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_MCIO3_CABLE_ID0_R          | input         | B14     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_MCIO3_CABLE_ID1_R          | input         | B13     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME0_PRSNT_N               | input         | U20     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME10_PRSNT_N              | input         | W15     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME11_PRSNT_N              | input         | Y14     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME14_PRSNT_N              | input         | Y15     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME15_PRSNT_N              | input         | W12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME16_PRSNT_N              | input         | P11     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME17_PRSNT_N              | input         | W11     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME1_PRSNT_N               | input         | Y16     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME4_PRSNT_N               | input         | T13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME5_PRSNT_N               | input         | W17     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME6_PRSNT_N               | input         | T12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU_NVME7_PRSNT_N               | input         | W16     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_FAN_SNS_ALERT                   | input         | L15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_JACK_CPU0_D0_UART_SIN           | input         | K2      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_JACK_CPU0_UART1_RX              | input         | K19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_JACK_CPU1_D0_UART_SIN           | input         | N20     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_JACK_CPU1_UART1_RX              | input         | K15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_MB_CB_RISER1_PRSNT0_N           | input         | D10     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_MB_CB_RISER2_PRSNT0_N           | input         | B15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_P12V_STBY_SNS_ALERT             | input         | L16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_BMC_NCSI_CLK_50M_R          | input         | A18     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_BMC_SS_DATA_IN              | input         | V14     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_BMC_UART4_TX                | input         | G2      | BANK5     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_EXT_RST_N                   | input         | L14     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_LOM_FAN_ON_AUX_R            | input         | J19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_M2_0_PRSNT_N                | input         | U10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_M2_1_PRSNT_N                | input         | V12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_OCP1_SS_DATA_IN_R           | input         | M15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_OCP2_SS_DATA_IN_R           | input         | U12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PWR_SW_IN_N                 | input         | C10     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RISER1_MODE_R               | input         | B12     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RISER1_SS_DATA_IN           | input         | P10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RISER1_WIDTH_R              | input         | C11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RISER2_MODE_R               | input         | A15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RISER2_PRSNT_N              | input         | V13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RISER2_SS_DATA_IN           | input         | Y17     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RISER2_WIDTH_R              | input         | C12     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_UART4_OCP_DEBUG_RX          | input         | A13     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_UPD72020_1_ALART            | input         | P12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_UPD72020_2_ALART            | input         | W13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PCA_REVISION_0                  | input         | Y19     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PCA_REVISION_1                  | input         | Y20     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PCA_REVISION_2                  | input         | N19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PCB_REVISION_0                  | input         | M17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PCB_REVISION_1                  | input         | T14     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_1                            | input         | V10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_2                            | input         | W10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_3                            | input         | U11     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_4                            | input         | R11     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_5                            | input         | R10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_6                            | input         | N2      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_7                            | input         | T10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SW_8                            | input         | L6      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| io_BMC_I2C3_PAL_S_SDA1_R          | inout         | M3      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_CPU0_D0_I2C1_PE_STRAP_SDA      | inout         | B10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_CPU1_D0_I2C1_PE_STRAP_SDA      | inout         | M2      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_MCIO_PWR_EN0_R                 | inout         | C13     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_MCIO_PWR_EN2_R                 | inout         | D13     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_MCIO_PWR_EN3_R                 | inout         | C14     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_MCIO_PWR_EN5_R                 | inout         | A12     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_MCIO_PWR_EN7_R                 | inout         | G10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_MCIO_PWR_EN8_R                 | inout         | A9      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_EXCHANGE_S2            | output        | F10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO1_MISO_R          | output        | M1      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO_MISO_R           | output        | W14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D0_UART1_RX                | output        | J18     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D0_UART_SIN                | output        | H2      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D1_UART1_RX                | output        | M18     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_RISER1_9548_RST_N_R        | output        | L7      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_D0_UART1_RX                | output        | G20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_D0_UART_SIN                | output        | R20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_D1_UART1_RX                | output        | M19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_RISER2_9548_RST_N_R        | output        | L1      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU_MCIO0_GPU_THROTTLE_N_R      | output        | M20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU_MCIO2_GPU_THROTTLE_N_R      | output        | P2      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU_MCIO3_GPU_THROTTLE_N_R      | output        | P1      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU_MCIO5_GPU_THROTTLE_N_R      | output        | N1      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU_MCIO7_GPU_THROTTLE_N_R      | output        | P19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU_MCIO8_GPU_THROTTLE_N_R      | output        | P20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_DB9_TOD_UART_TX                 | output        | N17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_DBG_CPU0_UART1_TX_CONN_R        | output        | N18     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_DBG_PAL_BMC_UART1_TX_CONN_R     | output        | R2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_DB_UART_TX_R                    | output        | R1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_JACK_CPU0_D0_UART_SOUT          | output        | E17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_JACK_CPU0_UART1_TX              | output        | L3      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_JACK_CPU1_D0_UART_SOUT          | output        | C8      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_JACK_CPU1_UART1_TX              | output        | C18     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LEAR_CPU0_UART1_TX              | output        | P3      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED1_N                          | output        | T4      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED2_N                          | output        | V2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED3_N                          | output        | T3      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED4_N                          | output        | Y12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED5_N                          | output        | N5      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED6_N                          | output        | M6      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED7_N                          | output        | Y5      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_LED8_N                          | output        | R13     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_MCIO11_RISER1_PERST2_N          | output        | V6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_N0_1000M                        | output        | P18     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_N0_100M                         | output        | M14     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_N0_ACT                          | output        | T19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_N1_1000M                        | output        | R19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_N1_100M                         | output        | T20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_N1_ACT                          | output        | N16     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_P5V_USB2_EN                     | output        | T2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_P5V_USB2_LEFT_EAR_EN            | output        | T1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_SS_CLK                  | output        | V15     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_SS_DATA_OUT             | output        | Y9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_SS_LOAD_N               | output        | U14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_UART1_RX                | output        | K5      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_UART4_RX                | output        | A14     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CK440_OE_N_R                | output        | R4      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_I3C_SPD_SEL            | output        | N3      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_I3C_SPD_SEL            | output        | N4      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DB2000_1_OE_N_R             | output        | U1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DB2000_1_PD_R               | output        | U19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DB800_1_OE_N_R              | output        | R3      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DB800_1_PD_R                | output        | U2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_GPU1_EFUSE_EN_R             | output        | W2      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_GPU2_EFUSE_EN_R             | output        | Y2      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_GPU3_EFUSE_EN_R             | output        | R6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_GPU4_EFUSE_EN_R             | output        | W1      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_LED_HEL_GR_R                | output        | W4      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_LED_HEL_RED_R               | output        | W7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_LED_NIC_ACT_R               | output        | U5      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_LED_PWRBTN_AMB_R            | output        | T18     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_LED_PWRBTN_GR_R             | output        | P17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_LED_UID_R                   | output        | Y4      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_M2_0_PERST_N_R              | output        | Y3      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_M2_1_PERST_N_R              | output        | W5      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_M2_PWR_EN_R                 | output        | P4      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP1_NCSI_EN_N_R            | output        | Y7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP1_SS_CLK_R               | output        | Y18     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP1_SS_LD_N_R              | output        | R12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP2_NCSI_EN_N_R            | output        | T9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP2_SS_CLK_R               | output        | W20     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP2_SS_LD_N_R              | output        | T11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP_NCSI_CLK_50M_R          | output        | C15     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_OCP_NCSI_SW_EN_N_R          | output        | V9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_STBY_EFUSE_EN_R        | output        | Y1      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P1V1_STBY_EN_R              | output        | M7      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER1_SLOT_PERST_N_R       | output        | P7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER1_SS_CLK               | output        | W18     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER1_SS_LD_N              | output        | L5      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER2_SLOT_PERST_N_R       | output        | U6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER2_SS_CLK               | output        | L20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER2_SS_LD_N              | output        | L19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RJ45_1_1000M_LED            | output        | N14     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RJ45_1_100M_LED             | output        | V1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RJ45_1_ACT_LED              | output        | N15     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RJ45_2_1000M_LED            | output        | V20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RJ45_2_100M_LED             | output        | P16     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RJ45_2_ACT_LED              | output        | P6      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RST_TCM_N_R                 | output        | P5      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RST_TPM_N_R                 | output        | Y6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_SPI_SELECT_R                | output        | M5      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_SPI_SWITCH_EN_R             | output        | U9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_TEST_BAT_EN                 | output        | N6      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_THROTTLE_RISER1_R           | output        | V4      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_THROTTLE_RISER2_R           | output        | V3      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_TPM_DRQ1_N                  | output        | R16     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UART4_OCP_DEBUG_TX          | output        | E2      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD1_P1V1_EN_R              | output        | P15     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD1_P3V3_EN_R              | output        | U18     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD1_PERST_N_R              | output        | W6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD1_PONRST_N_R             | output        | T8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD2_P1V1_EN_R              | output        | R17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD2_P3V3_EN_R              | output        | U4      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD2_PERST_N_R              | output        | R7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD2_PONRST_N_R             | output        | R9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_WX1860_NCSI_CLK_50M_R       | output        | D14     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_WX1860_NCSI_SW_EN_N_R       | output        | Y8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PVT_SS_CLK_1_R                  | output        | V17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PVT_SS_CLK_R                    | output        | U17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RISER1_SELECT                   | output        | T17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RISER1_SWITCH_EN                | output        | V19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RISER_AUX_TOD_UART1_TXD         | output        | W3      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RISER_AUX_TOD_UART2_TXD         | output        | U15     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C12_MUX_N_R               | output        | P8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C13_MUX_N_R               | output        | R5      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C1_MUX_N_R                | output        | T6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C2_MUX_N_R                | output        | P9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C3_MUX_N_R                | output        | T5      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C4_1_MUX_N_R              | output        | V8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C4_2_MUX_N_R              | output        | T7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C5_MUX_N_R                | output        | W8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_RST_I2C_BMC_9548_MUX_N_R        | output        | R8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_Riser1_TOD_UART_TXD_R           | output        | W19     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_Riser2_TOD_UART_TXD_R           | output        | P14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_UART0_CPU_LOG_TX                | output        | R14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_UART2_PAL_OCP_TX_R              | output        | T16     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_USB2_SW_SEL_R                   | output        | R15     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 288      | 592           | 49          
| + FF                             | 603      | 3552          | 17          
| + LUT                            | 766      | 2368          | 33          
|   + LUT as Logic                 | 644      |               |             
|   + LUT as Const                 | 108      |               |             
|   + LUT as Bypass                | 14       |               |             
| CLMS                             | 400      | 888           | 46          
| + FF                             | 928      | 5328          | 18          
| + LUT                            | 1055     | 3552          | 30          
|   + LUT as Logic                 | 965      |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 74       |               |             
|   + LUT as Bypass                | 16       |               |             
| IO                               | 219      | 336           | 66          
| + IOBD                           | 11       | 21            | 53          
| + IOBR                           | 42       | 42            | 100         
| + IOBS                           | 166      | 273           | 61          
| BKCL                             | 0        | 6             | 0           
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 61       | 936           | 7           
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 55       | 252           | 22          
| IOLDLY                           | 35       | 84            | 42          
| IOL                              | 219      | 336           | 66          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 1        | 8             | 13          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Global Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | Input Pin     | Net of Input     | Driver Inst                  | Driver Pin     | Site Of Driver Inst     | Output Pin     | Net of Output     | Clock Loads     | Non_Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCMDC_79_152         | CLKIN         | clk_50m          | pll_inst/u_pll_e2/goppll     | CLKOUT0        | PLL_11_20               | CLKOUT         | ntclkbufg_0       | 1483            | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                     | Site Of Pll Inst     | Pin         | Net Of Pin                          | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                  | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKFB       | _GND126                             |  -              |  -                  | GND_126                            | Z                    | HARD0N1_6_19                  
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKI        | pll_inst/u_pll_e2/ntpllinmuxd_c     |  -              |  -                  | pll_inst/u_pll_e2/goppllinmuxd     | CLK_OUT              | PLLINMUXD_11_16               
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT      | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT0     | clk_50m                             | 1483            | 0                   |  ...                               |  ...                 |  ...                          
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT1     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT2     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT3     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT      | FF       | Distributed RAM     | DRM     | CCS     | CLKDIV     | CLKDLY     | DLL     | IO      | IOCKBRG     | IOCKGATE     | IOLDLY     | IOLDLYS     | ISERDES     | OSC     | OSERDES     | PLL     | USCMD     | USCMDC     | USSMBUF     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Tieta_Feiteng_2001_top                     | 1609     | 1531     | 0                   | 0       | 1       | 0          | 0          | 0       | 219     | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 1       | 0         | 1          | 0           
| + FanControl_m(FanControl)                 | 14       | 15       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + m_WDT3(WDT_1)                          | 14       | 15       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_button(PGM_DEBOUNCE)             | 6        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_pwrgood(PGM_DEBOUNCE_N)          | 19       | 18       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_intruder(PGM_DEBOUNCE_N_1)            | 7        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_pe_wake_inst(PGM_DEBOUNCE_2)          | 5        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_cmu_to_mb_s2p(s2p_master)           | 68       | 80       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_i2c_bios_reg(I2C_SLAVE_REG)         | 162      | 72       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu0_die0_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu0_die2_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu0_die3_alloc(pcie_dync_alloc)     | 4        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu1_die1_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu1_die2_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu1_die3_alloc(pcie_dync_alloc)     | 4        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_i2c_inf(I2C_SLAVE_INF)              | 62       | 45       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_mb_to_cmu_p2s(p2s_slave_1)          | 22       | 20       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_mcpld_to_scpld_s2p(s2p_slave)       | 259      | 421      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_pcie(pcie_slot_number)              | 44       | 40       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_scpld_to_mcpld_p2s(p2s_slave)       | 109      | 21       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + mcio_ab26(PGM_DEBOUNCE_1)                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pll_inst(pll_i25M_o50M_o25M)             | 0        | 0        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 1       | 0         | 0          | 0           
| + pon_reset_inst(pon_reset)                | 1        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pvt_gpi_ocp1_inst(pvt_gpi_1)             | 50       | 39       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pvt_gpi_ocp2_inst(pvt_gpi_1)             | 32       | 32       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pvt_gpi_riser1_inst(pvt_gpi)             | 11       | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pvt_gpi_riser2_inst(pvt_gpi)             | 50       | 39       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + sync_cpu_data_low(SYNC_DATA_N)           | 0        | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + timer_gen_inst(timer_gen)                | 39       | 34       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u1(UART_MASTER)              | 65       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u2(UART_MASTER)              | 65       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u3(UART_MASTER)              | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u5(UART_MASTER)              | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u6(UART_MASTER)              | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u7(UART_MASTER)              | 65       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u10(UART_MASTER)             | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u11(UART_MASTER)             | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u12(UART_MASTER)             | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                        
+------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_plc.adf           
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_route.adf         
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top.rur               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_prr_route.prt     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/pre_route.cgs                            
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_route.netlist     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/rur.db                                   
+------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: route 
Peak memory: 394 MB
Total CPU time to route completion : 0h:0m:8s
Process Total CPU time to route completion : 0h:0m:9s
Total real time to route completion : 0h:0m:10s
