{"Li Du": [0, ["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", "dac", 2016]], "Chun-Chen Liu": [0, ["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", "dac", 2016], ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", "dac", 2016]], "Adrian Tang": [0, ["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", "dac", 2016]], "Yan Zhang": [0, ["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", "dac", 2016]], "Yilei Li": [0, ["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", "dac", 2016], ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", "dac", 2016]], "Kye Cheung": [0, ["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", "dac", 2016]], "Mau-Chung Frank Chang": [4.283368753021932e-06, ["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", "dac", 2016]], "Yen-Hsiang Wang": [2.2764398699415267e-09, ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", "dac", 2016]], "Chien-Heng Wong": [0, ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", "dac", 2016]], "Tien Pei Chou": [0, ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", "dac", 2016]], "Young-Kai Chen": [0, ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", "dac", 2016]], "M.-C. Frank Chang": [6.222205257699898e-07, ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", "dac", 2016]], "Ting-Chou Lu": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Li-Ren Huang": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Yu Lee": [0.002284156798850745, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Kun-Ju Tsai": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Yu-Te Liao": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Nai-Chen Daniel Cheng": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Yuan-Hua Chu": [1.1235695041023064e-08, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Yi-Hsing Tsai": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Fang-Chu Chen": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Tzi-cker Chiueh": [0, ["Invited - Wireless sensor nodes for environmental monitoring in internet of things", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", "dac", 2016]], "Xinnian Zheng": [0, ["Accurate phase-level cross-platform power and performance estimation", ["Xinnian Zheng", "Lizy K. John", "Andreas Gerstlauer"], "https://doi.org/10.1145/2897937.2897977", "dac", 2016]], "Lizy K. John": [0, ["Accurate phase-level cross-platform power and performance estimation", ["Xinnian Zheng", "Lizy K. John", "Andreas Gerstlauer"], "https://doi.org/10.1145/2897937.2897977", "dac", 2016]], "Andreas Gerstlauer": [0, ["Accurate phase-level cross-platform power and performance estimation", ["Xinnian Zheng", "Lizy K. John", "Andreas Gerstlauer"], "https://doi.org/10.1145/2897937.2897977", "dac", 2016], ["Reliability-aware design to suppress aging", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898082", "dac", 2016]], "Po-Han Wang": [0.012458694633096457, ["Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture", ["Po-Han Wang", "Cheng-Hsuan Li", "Chia-Lin Yang"], "https://doi.org/10.1145/2897937.2898036", "dac", 2016]], "Cheng-Hsuan Li": [0, ["Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture", ["Po-Han Wang", "Cheng-Hsuan Li", "Chia-Lin Yang"], "https://doi.org/10.1145/2897937.2898036", "dac", 2016]], "Chia-Lin Yang": [0.0003973046550527215, ["Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture", ["Po-Han Wang", "Cheng-Hsuan Li", "Chia-Lin Yang"], "https://doi.org/10.1145/2897937.2898036", "dac", 2016]], "Yang Song": [0.012746385298669338, ["Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores", ["Yang Song", "Kambiz Samadi", "Bill Lin"], "https://doi.org/10.1145/2897937.2898093", "dac", 2016]], "Kambiz Samadi": [0, ["Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores", ["Yang Song", "Kambiz Samadi", "Bill Lin"], "https://doi.org/10.1145/2897937.2898093", "dac", 2016]], "Bill Lin": [0, ["Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores", ["Yang Song", "Kambiz Samadi", "Bill Lin"], "https://doi.org/10.1145/2897937.2898093", "dac", 2016]], "Keith A. Campbell": [0, ["Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1145/2897937.2898002", "dac", 2016]], "Leon He": [0, ["Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1145/2897937.2898002", "dac", 2016]], "Liwei Yang": [7.176967287136904e-08, ["Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1145/2897937.2898002", "dac", 2016]], "Swathi T. Gurumani": [0, ["Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1145/2897937.2898002", "dac", 2016]], "Kyle Rupnow": [0, ["Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1145/2897937.2898002", "dac", 2016]], "Deming Chen": [0, ["Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1145/2897937.2898002", "dac", 2016], ["Information dispersion for trojan defense through high-level synthesis", ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/2897937.2898034", "dac", 2016]], "Qicheng Huang": [0, ["Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898014", "dac", 2016], ["Efficient performance modeling of analog integrated circuits via kernel density based sparse regression", ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898013", "dac", 2016]], "Chenlei Fang": [0, ["Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898014", "dac", 2016], ["Efficient performance modeling of analog integrated circuits via kernel density based sparse regression", ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898013", "dac", 2016]], "Fan Yang": [4.2260115151293576e-05, ["Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898014", "dac", 2016], ["Efficient performance modeling of analog integrated circuits via kernel density based sparse regression", ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898013", "dac", 2016]], "Xuan Zeng": [0, ["Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898014", "dac", 2016], ["Efficient performance modeling of analog integrated circuits via kernel density based sparse regression", ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898013", "dac", 2016]], "Dian Zhou": [0, ["Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898014", "dac", 2016], ["Efficient performance modeling of analog integrated circuits via kernel density based sparse regression", ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898013", "dac", 2016]], "Xin Li": [0, ["Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898014", "dac", 2016], ["Correlated Bayesian Model Fusion: efficient performance modeling of large-scale tunable analog/RF integrated circuits", ["Fa Wang", "Xin Li"], "https://doi.org/10.1145/2897937.2897999", "dac", 2016], ["Efficient performance modeling of analog integrated circuits via kernel density based sparse regression", ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898013", "dac", 2016]], "Fa Wang": [9.835312766881543e-06, ["Correlated Bayesian Model Fusion: efficient performance modeling of large-scale tunable analog/RF integrated circuits", ["Fa Wang", "Xin Li"], "https://doi.org/10.1145/2897937.2897999", "dac", 2016]], "Honghuang Lin": [0, ["Relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2897937.2898081", "dac", 2016]], "Peng Li": [0, ["Relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2897937.2898081", "dac", 2016], ["Distributed on-chip regulation: theoretical stability foundation, over-design reduction and performance optimization", ["Xin Zhan", "Peng Li", "Edgar Sanchez-Sinencio"], "https://doi.org/10.1145/2897937.2898008", "dac", 2016]], "Hussam Amrouch": [0, ["Reliability-aware design to suppress aging", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898082", "dac", 2016], ["Improving mobile gaming performance through cooperative CPU-GPU thermal management", ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898031", "dac", 2016], ["Designing guardbands for instantaneous aging effects", ["Victor M. van Santen", "Hussam Amrouch", "Javier Martin-Martinez", "Montserrat Nafria", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898006", "dac", 2016]], "Behnam Khaleghi": [0, ["Reliability-aware design to suppress aging", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898082", "dac", 2016]], "Jorg Henkel": [0, ["Reliability-aware design to suppress aging", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898082", "dac", 2016], ["ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading", ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897980", "dac", 2016], ["Improving mobile gaming performance through cooperative CPU-GPU thermal management", ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898031", "dac", 2016], ["Designing guardbands for instantaneous aging effects", ["Victor M. van Santen", "Hussam Amrouch", "Javier Martin-Martinez", "Montserrat Nafria", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898006", "dac", 2016], ["An area-efficient consolidated configurable error correction for approximate hardware accelerators", ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897981", "dac", 2016], ["Invited - Cross-layer approximate computing: from logic to architectures", ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2906199", "dac", 2016], ["Resource budgeting for reliability in reconfigurable architectures", ["Hongyan Zhang", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898084", "dac", 2016], ["Distributed scheduling for many-cores using cooperative game theory", ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898009", "dac", 2016]], "Jeremy Constantin": [0, ["Statistical fault injection for impact-evaluation of timing errors on application performance", ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "https://doi.org/10.1145/2897937.2898095", "dac", 2016]], "Andreas Peter Burg": [0, ["Statistical fault injection for impact-evaluation of timing errors on application performance", ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "https://doi.org/10.1145/2897937.2898095", "dac", 2016]], "Zheng Wang": [5.845134637638694e-06, ["Statistical fault injection for impact-evaluation of timing errors on application performance", ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "https://doi.org/10.1145/2897937.2898095", "dac", 2016]], "Anupam Chattopadhyay": [0, ["Statistical fault injection for impact-evaluation of timing errors on application performance", ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "https://doi.org/10.1145/2897937.2898095", "dac", 2016], ["Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis", ["Mathias Soeken", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2897937.2898107", "dac", 2016]], "Georgios Karakonstantis": [0, ["Statistical fault injection for impact-evaluation of timing errors on application performance", ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "https://doi.org/10.1145/2897937.2898095", "dac", 2016]], "Daniele Jahier Pagliari": [0, ["Serial T0: approximate bus encoding for energy-efficient transmission of sensor signals", ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2897937.2898089", "dac", 2016]], "Enrico Macii": [0, ["Serial T0: approximate bus encoding for energy-efficient transmission of sensor signals", ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2897937.2898089", "dac", 2016]], "Massimo Poncino": [0, ["Serial T0: approximate bus encoding for energy-efficient transmission of sensor signals", ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2897937.2898089", "dac", 2016]], "Younghoon Kim": [0.9983035922050476, ["Designing approximate circuits using clock overgating", ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2897937.2898005", "dac", 2016]], "Swagath Venkataramani": [0, ["Designing approximate circuits using clock overgating", ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2897937.2898005", "dac", 2016], ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", "dac", 2016]], "Kaushik Roy": [0, ["Designing approximate circuits using clock overgating", ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2897937.2898005", "dac", 2016], ["Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications", ["Yong Shim", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2898042", "dac", 2016], ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", "dac", 2016]], "Anand Raghunathan": [0, ["Designing approximate circuits using clock overgating", ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2897937.2898005", "dac", 2016], ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", "dac", 2016]], "Jason Cong": [0, ["Invited - Heterogeneous datacenters: options and opportunities", ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"], "https://doi.org/10.1145/2897937.2905012", "dac", 2016], ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", "dac", 2016]], "Muhuan Huang": [0, ["Invited - Heterogeneous datacenters: options and opportunities", ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"], "https://doi.org/10.1145/2897937.2905012", "dac", 2016]], "Di Wu": [0.0006083871703594923, ["Invited - Heterogeneous datacenters: options and opportunities", ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"], "https://doi.org/10.1145/2897937.2905012", "dac", 2016]], "Cody Hao Yu": [9.294108451601835e-13, ["Invited - Heterogeneous datacenters: options and opportunities", ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"], "https://doi.org/10.1145/2897937.2905012", "dac", 2016]], "Luca P. Carloni": [0, ["Invited - The case for embedded scalable platforms", ["Luca P. Carloni"], "https://doi.org/10.1145/2897937.2905018", "dac", 2016], ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", "dac", 2016]], "Wei Wen": [0, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016]], "Chunpeng Wu": [1.2078960935468785e-05, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016]], "Yandan Wang": [0.04706728644669056, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016]], "Kent W. Nixon": [0, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016], ["MORPh: mobile OLED-friendly recording and playback system for low power video streaming", ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898047", "dac", 2016]], "Qing Wu": [0.00010747280612122267, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016]], "Mark Barnell": [0, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016]], "Hai Li": [0, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016], ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016]], "Yiran Chen": [0, ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", "dac", 2016], ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016], ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", "dac", 2016], ["MORPh: mobile OLED-friendly recording and playback system for low power video streaming", ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898047", "dac", 2016], ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Miao Hu": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "John Paul Strachan": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Zhiyong Li": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Emmanuelle M. Grafals": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Noraica Davila": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Catherine Graves": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Sity Lam": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Ning Ge": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Jianhua Joshua Yang": [4.035794485060529e-12, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "R. Stanley Williams": [0, ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", "dac", 2016]], "Azalia Mirhoseini": [0, ["Perform-ML: performance optimized machine learning by platform and content aware customization", ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898060", "dac", 2016]], "Bita Darvish Rouhani": [0, ["Perform-ML: performance optimized machine learning by platform and content aware customization", ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898060", "dac", 2016]], "Ebrahim M. Songhori": [0, ["Perform-ML: performance optimized machine learning by platform and content aware customization", ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898060", "dac", 2016], ["GarbledCPU: a MIPS processor for secure computation in hardware", ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898027", "dac", 2016]], "Farinaz Koushanfar": [0, ["Perform-ML: performance optimized machine learning by platform and content aware customization", ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898060", "dac", 2016], ["Privacy preserving localization for smart automotive systems", ["Siam U. Hussain", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898071", "dac", 2016], ["GarbledCPU: a MIPS processor for secure computation in hardware", ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898027", "dac", 2016], ["Invited - Things, trouble, trust: on building trust in IoT systems", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", "dac", 2016]], "Yong Shim": [0.06100960448384285, ["Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications", ["Yong Shim", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2898042", "dac", 2016]], "Abhronil Sengupta": [0, ["Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications", ["Yong Shim", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2898042", "dac", 2016], ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", "dac", 2016]], "Reza Hajisheykhi": [0, ["A framework for verification of SystemC TLM programs with model slicing: a case study", ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"], "https://doi.org/10.1145/2897937.2897961", "dac", 2016]], "Mohammad Roohitavaf": [0, ["A framework for verification of SystemC TLM programs with model slicing: a case study", ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"], "https://doi.org/10.1145/2897937.2897961", "dac", 2016]], "Ali Ebnenasir": [0, ["A framework for verification of SystemC TLM programs with model slicing: a case study", ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"], "https://doi.org/10.1145/2897937.2897961", "dac", 2016]], "Sandeep S. Kulkarni": [0, ["A framework for verification of SystemC TLM programs with model slicing: a case study", ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"], "https://doi.org/10.1145/2897937.2897961", "dac", 2016]], "Grace Wu": [1.577689317855402e-05, ["Design partitioning for large-scale equivalence checking and functional correction", ["Grace Wu", "Yi-Tin Sun", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2897937.2898004", "dac", 2016]], "Yi-Tin Sun": [0.00011006247586919926, ["Design partitioning for large-scale equivalence checking and functional correction", ["Grace Wu", "Yi-Tin Sun", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2897937.2898004", "dac", 2016]], "Jie-Hong R. Jiang": [0, ["Design partitioning for large-scale equivalence checking and functional correction", ["Grace Wu", "Yi-Tin Sun", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2897937.2898004", "dac", 2016]], "Doowon Lee": [0.9998957514762878, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Tom Kolan": [0, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Arkadiy Morgenshtein": [0, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Vitali Sokhin": [0, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Ronny Morad": [0, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Avi Ziv": [0, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Valeria Bertacco": [0, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Mojtaba Ebrahimi": [0, ["Fault injection acceleration by simultaneous injection of non-interacting faults", ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2898023", "dac", 2016], ["Invited - Cross-layer approaches for soft error modeling and mitigation", ["Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2905007", "dac", 2016]], "Mohammad Hadi Moshrefpour": [0, ["Fault injection acceleration by simultaneous injection of non-interacting faults", ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2898023", "dac", 2016]], "Mohammad Saber Golanbari": [0, ["Fault injection acceleration by simultaneous injection of non-interacting faults", ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2898023", "dac", 2016]], "Mehdi Baradaran Tahoori": [0, ["Fault injection acceleration by simultaneous injection of non-interacting faults", ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2898023", "dac", 2016], ["Invited - Cross-layer approaches for soft error modeling and mitigation", ["Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2905007", "dac", 2016]], "Siam U. Hussain": [0, ["Privacy preserving localization for smart automotive systems", ["Siam U. Hussain", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898071", "dac", 2016]], "Tiana A. Rakotovao": [0, ["Integration of multi-sensor occupancy grids into automotive ECUs", ["Tiana A. Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"], "https://doi.org/10.1145/2897937.2898035", "dac", 2016]], "Julien Mottin": [0, ["Integration of multi-sensor occupancy grids into automotive ECUs", ["Tiana A. Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"], "https://doi.org/10.1145/2897937.2898035", "dac", 2016]], "Diego Puschini": [0, ["Integration of multi-sensor occupancy grids into automotive ECUs", ["Tiana A. Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"], "https://doi.org/10.1145/2897937.2898035", "dac", 2016]], "Christian Laugier": [0, ["Integration of multi-sensor occupancy grids into automotive ECUs", ["Tiana A. Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"], "https://doi.org/10.1145/2897937.2898035", "dac", 2016]], "Fedor Smirnov": [0, ["Formal reliability analysis of switched ethernet automotive networks under transient transmission errors", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/2897937.2898026", "dac", 2016]], "Michael Glass": [0, ["Formal reliability analysis of switched ethernet automotive networks under transient transmission errors", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/2897937.2898026", "dac", 2016]], "Felix Reimann": [0, ["Formal reliability analysis of switched ethernet automotive networks under transient transmission errors", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/2897937.2898026", "dac", 2016]], "Jurgen Teich": [0, ["Formal reliability analysis of switched ethernet automotive networks under transient transmission errors", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/2897937.2898026", "dac", 2016]], "Carles Hernandez": [0, ["Random modulo: a new processor cache design for real-time critical systems", ["Carles Hernandez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "https://doi.org/10.1145/2897937.2898076", "dac", 2016]], "Jaume Abella": [0, ["Random modulo: a new processor cache design for real-time critical systems", ["Carles Hernandez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "https://doi.org/10.1145/2897937.2898076", "dac", 2016]], "Andrea Gianarro": [0, ["Random modulo: a new processor cache design for real-time critical systems", ["Carles Hernandez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "https://doi.org/10.1145/2897937.2898076", "dac", 2016]], "Jan Andersson": [0, ["Random modulo: a new processor cache design for real-time critical systems", ["Carles Hernandez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "https://doi.org/10.1145/2897937.2898076", "dac", 2016]], "Francisco J. Cazorla": [0, ["Random modulo: a new processor cache design for real-time critical systems", ["Carles Hernandez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "https://doi.org/10.1145/2897937.2898076", "dac", 2016]], "Taeyoung Kim": [0.9952526688575745, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016], ["Physics-based full-chip TDDB assessment for BEOL interconnects", ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2898062", "dac", 2016]], "Zeyu Sun": [0.00013986318663228303, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016]], "Chase Cook": [0, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016]], "Hengyang Zhao": [0, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016]], "Ruiwen Li": [0, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016]], "Daniel Wong": [0, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016]], "Sheldon X.-D. Tan": [0, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016], ["Physics-based full-chip TDDB assessment for BEOL interconnects", ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2898062", "dac", 2016]], "Deepashree Sengupta": [0, ["Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture", ["Deepashree Sengupta", "Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2905016", "dac", 2016], ["Optimal design of JPEG hardware under the approximate computing paradigm", ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898057", "dac", 2016]], "Vivek Mishra": [0, ["Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture", ["Deepashree Sengupta", "Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2905016", "dac", 2016], ["Predicting electromigration mortality under temperature and product lifetime specifications", ["Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898070", "dac", 2016]], "Sachin S. Sapatnekar": [0, ["Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture", ["Deepashree Sengupta", "Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2905016", "dac", 2016], ["Predicting electromigration mortality under temperature and product lifetime specifications", ["Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898070", "dac", 2016], ["Optimal design of JPEG hardware under the approximate computing paradigm", ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898057", "dac", 2016]], "Geoff V. Merrett": [0, ["Invited - Energy harvesting and transient computing: a paradigm shift for embedded systems?", ["Geoff V. Merrett"], "https://doi.org/10.1145/2897937.2905011", "dac", 2016]], "Xia Zhao": [0, ["A low-cost conflict-free NoC for GPGPUs", ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "https://doi.org/10.1145/2897937.2897963", "dac", 2016]], "Sheng Ma": [0, ["A low-cost conflict-free NoC for GPGPUs", ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "https://doi.org/10.1145/2897937.2897963", "dac", 2016]], "Yuxi Liu": [0, ["A low-cost conflict-free NoC for GPGPUs", ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "https://doi.org/10.1145/2897937.2897963", "dac", 2016]], "Lieven Eeckhout": [0, ["A low-cost conflict-free NoC for GPGPUs", ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "https://doi.org/10.1145/2897937.2897963", "dac", 2016]], "Zhiying Wang": [1.967516774503686e-10, ["A low-cost conflict-free NoC for GPGPUs", ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "https://doi.org/10.1145/2897937.2897963", "dac", 2016]], "Kevin J. M. Martin": [0, ["Notifying memories: a case-study on data-flow applications with NoC interfaces implementation", ["Kevin J. M. Martin", "Mostafa Rizk", "Martha Johanna Sepulveda", "Jean-Philippe Diguet"], "https://doi.org/10.1145/2897937.2898051", "dac", 2016]], "Mostafa Rizk": [0, ["Notifying memories: a case-study on data-flow applications with NoC interfaces implementation", ["Kevin J. M. Martin", "Mostafa Rizk", "Martha Johanna Sepulveda", "Jean-Philippe Diguet"], "https://doi.org/10.1145/2897937.2898051", "dac", 2016]], "Martha Johanna Sepulveda": [0, ["Notifying memories: a case-study on data-flow applications with NoC interfaces implementation", ["Kevin J. M. Martin", "Mostafa Rizk", "Martha Johanna Sepulveda", "Jean-Philippe Diguet"], "https://doi.org/10.1145/2897937.2898051", "dac", 2016]], "Jean-Philippe Diguet": [0, ["Notifying memories: a case-study on data-flow applications with NoC interfaces implementation", ["Kevin J. M. Martin", "Mostafa Rizk", "Martha Johanna Sepulveda", "Jean-Philippe Diguet"], "https://doi.org/10.1145/2897937.2898051", "dac", 2016]], "Bhavya K. Daya": [0, ["Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling", ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/2897937.2898075", "dac", 2016]], "Li-Shiuan Peh": [0, ["Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling", ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/2897937.2898075", "dac", 2016]], "Anantha P. Chandrakasan": [0, ["Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling", ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/2897937.2898075", "dac", 2016]], "Ying Wang": [0.0012957167637068778, ["DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors", ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898007", "dac", 2016], ["DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family", ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898003", "dac", 2016], ["C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization", ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2897995", "dac", 2016]], "Yinhe Han": [0.005291704321280122, ["DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors", ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898007", "dac", 2016], ["DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family", ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898003", "dac", 2016], ["C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization", ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2897995", "dac", 2016]], "Jun Zhou": [0, ["DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors", ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898007", "dac", 2016]], "Huawei Li": [0, ["DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors", ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898007", "dac", 2016], ["DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family", ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898003", "dac", 2016]], "Xiaowei Li": [0, ["DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors", ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898007", "dac", 2016], ["DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family", ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898003", "dac", 2016], ["C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization", ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2897995", "dac", 2016]], "Kshitij Bhardwaj": [0, ["Achieving lightweight multicast in asynchronous networks-on-chip using local speculation", ["Kshitij Bhardwaj", "Steven M. Nowick"], "https://doi.org/10.1145/2897937.2897978", "dac", 2016]], "Steven M. Nowick": [0, ["Achieving lightweight multicast in asynchronous networks-on-chip using local speculation", ["Kshitij Bhardwaj", "Steven M. Nowick"], "https://doi.org/10.1145/2897937.2897978", "dac", 2016]], "Sai Vineel Reddy Chittamuru": [0, ["PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "https://doi.org/10.1145/2897937.2898063", "dac", 2016]], "Ishan G. Thakkar": [0, ["PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "https://doi.org/10.1145/2897937.2898063", "dac", 2016]], "Sudeep Pasricha": [0, ["PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "https://doi.org/10.1145/2897937.2898063", "dac", 2016]], "Hua-Yu Chang": [0.0006560848269145936, ["Multiple patterning layout decomposition considering complex coloring rules", ["Hua-Yu Chang", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/2897937.2898048", "dac", 2016]], "Iris Hui-Ru Jiang": [0, ["Multiple patterning layout decomposition considering complex coloring rules", ["Hua-Yu Chang", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/2897937.2898048", "dac", 2016]], "Seongbo Shim": [0.9980239719152451, ["Redundant via insertion for multiple-patterning directed-self-assembly lithography", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1145/2897937.2898080", "dac", 2016]], "Woohyun Chung": [0.9989664554595947, ["Redundant via insertion for multiple-patterning directed-self-assembly lithography", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1145/2897937.2898080", "dac", 2016]], "Youngsoo Shin": [0.9997629821300507, ["Redundant via insertion for multiple-patterning directed-self-assembly lithography", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1145/2897937.2898080", "dac", 2016]], "Yixiao Ding": [0, ["Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2897937.2898088", "dac", 2016]], "Chris C. N. Chu": [5.475139508437366e-10, ["Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2897937.2898088", "dac", 2016], ["Flip-flop clustering by weighted K-means algorithm", ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "https://doi.org/10.1145/2897937.2898025", "dac", 2016], ["Area optimization of resilient designs guided by a mixed integer geometric program", ["Hsin-Ho Huang", "Huimei Cheng", "Chris C. N. Chu", "Peter A. Beerel"], "https://doi.org/10.1145/2897937.2897990", "dac", 2016]], "Wai-Kei Mak": [0, ["Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2897937.2898088", "dac", 2016]], "Meng Li": [0, ["A Monte Carlo simulation flow for SEU analysis of sequential circuits", ["Meng Li", "Ye Wang", "Michael Orshansky"], "https://doi.org/10.1145/2897937.2897967", "dac", 2016], ["Practical public PUF enabled by solving max-flow problem on chip", ["Meng Li", "Jin Miao", "Kai Zhong", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898067", "dac", 2016]], "Ye Wang": [0.001440670166630298, ["A Monte Carlo simulation flow for SEU analysis of sequential circuits", ["Meng Li", "Ye Wang", "Michael Orshansky"], "https://doi.org/10.1145/2897937.2897967", "dac", 2016]], "Michael Orshansky": [0, ["A Monte Carlo simulation flow for SEU analysis of sequential circuits", ["Meng Li", "Ye Wang", "Michael Orshansky"], "https://doi.org/10.1145/2897937.2897967", "dac", 2016]], "Xin Huang": [0, ["Physics-based full-chip TDDB assessment for BEOL interconnects", ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2898062", "dac", 2016]], "Valeriy Sukharev": [0, ["Physics-based full-chip TDDB assessment for BEOL interconnects", ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2898062", "dac", 2016]], "Zhongdong Qi": [0, ["Physics-based full-chip TDDB assessment for BEOL interconnects", ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2898062", "dac", 2016]], "Florian Kriebel": [0, ["ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading", ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897980", "dac", 2016]], "Semeen Rehman": [0, ["ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading", ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897980", "dac", 2016], ["Invited - Cross-layer approximate computing: from logic to architectures", ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2906199", "dac", 2016]], "Muhammad Shafique": [0, ["ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading", ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897980", "dac", 2016], ["Improving mobile gaming performance through cooperative CPU-GPU thermal management", ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898031", "dac", 2016], ["An area-efficient consolidated configurable error correction for approximate hardware accelerators", ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897981", "dac", 2016], ["Invited - Cross-layer approximate computing: from logic to architectures", ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2906199", "dac", 2016], ["Distributed scheduling for many-cores using cooperative game theory", ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898009", "dac", 2016]], "Alok Prakash": [0, ["Improving mobile gaming performance through cooperative CPU-GPU thermal management", ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898031", "dac", 2016], ["Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators", ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Smail Niar"], "https://doi.org/10.1145/2897937.2898040", "dac", 2016]], "Tulika Mitra": [0, ["Improving mobile gaming performance through cooperative CPU-GPU thermal management", ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898031", "dac", 2016], ["Distributed scheduling for many-cores using cooperative game theory", ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898009", "dac", 2016], ["Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators", ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Smail Niar"], "https://doi.org/10.1145/2897937.2898040", "dac", 2016]], "Moslem Didehban": [0, ["nZDC: a compiler technique for near zero silent data corruption", ["Moslem Didehban", "Aviral Shrivastava"], "https://doi.org/10.1145/2897937.2898054", "dac", 2016]], "Aviral Shrivastava": [0, ["nZDC: a compiler technique for near zero silent data corruption", ["Moslem Didehban", "Aviral Shrivastava"], "https://doi.org/10.1145/2897937.2898054", "dac", 2016]], "Miguel Angel Aguilar": [0, ["Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs", ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Gabriel Murillo"], "https://doi.org/10.1145/2897937.2897991", "dac", 2016]], "Rainer Leupers": [0, ["Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs", ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Gabriel Murillo"], "https://doi.org/10.1145/2897937.2897991", "dac", 2016]], "Gerd Ascheid": [0, ["Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs", ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Gabriel Murillo"], "https://doi.org/10.1145/2897937.2897991", "dac", 2016]], "Luis Gabriel Murillo": [0, ["Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs", ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Gabriel Murillo"], "https://doi.org/10.1145/2897937.2897991", "dac", 2016]], "Chun-Hao Kao": [0, ["Similarity-based wakeup management for mobile systems in connected standby", ["Chun-Hao Kao", "Sheng-Wei Cheng", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2897937.2898091", "dac", 2016]], "Sheng-Wei Cheng": [0, ["Similarity-based wakeup management for mobile systems in connected standby", ["Chun-Hao Kao", "Sheng-Wei Cheng", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2897937.2898091", "dac", 2016], ["A semantics-aware design for mounting remote sensors on mobile systems", ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"], "https://doi.org/10.1145/2897937.2897975", "dac", 2016]], "Pi-Cheng Hsiu": [0, ["Similarity-based wakeup management for mobile systems in connected standby", ["Chun-Hao Kao", "Sheng-Wei Cheng", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2897937.2898091", "dac", 2016], ["A semantics-aware design for mounting remote sensors on mobile systems", ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"], "https://doi.org/10.1145/2897937.2897975", "dac", 2016]], "Atif Yasin": [0, ["Synergistic timing speculation for multi-threaded programs", ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2897937.2898102", "dac", 2016]], "Jeff Jun Zhang": [0, ["Synergistic timing speculation for multi-threaded programs", ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2897937.2898102", "dac", 2016]], "Hu Chen": [0, ["Synergistic timing speculation for multi-threaded programs", ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2897937.2898102", "dac", 2016], ["SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost", ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2898100", "dac", 2016]], "Siddharth Garg": [0, ["Synergistic timing speculation for multi-threaded programs", ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2897937.2898102", "dac", 2016]], "Sanghamitra Roy": [0, ["Synergistic timing speculation for multi-threaded programs", ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2897937.2898102", "dac", 2016], ["Catching the flu: emerging threats from a third party power management unit", ["Rajesh Jayashankara Shridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2897994", "dac", 2016], ["SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost", ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2898100", "dac", 2016]], "Koushik Chakraborty": [0, ["Synergistic timing speculation for multi-threaded programs", ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2897937.2898102", "dac", 2016], ["Catching the flu: emerging threats from a third party power management unit", ["Rajesh Jayashankara Shridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2897994", "dac", 2016], ["SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost", ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2898100", "dac", 2016]], "Chung-Wei Lin": [0, ["Invited - Cooperation or competition?: coexistence of safety and security in next-generation ethernet-based automotive networks", ["Chung-Wei Lin", "Huafeng Yu"], "https://doi.org/10.1145/2897937.2905006", "dac", 2016]], "Huafeng Yu": [7.264102919180004e-08, ["Invited - Cooperation or competition?: coexistence of safety and security in next-generation ethernet-based automotive networks", ["Chung-Wei Lin", "Huafeng Yu"], "https://doi.org/10.1145/2897937.2905006", "dac", 2016]], "Mischa Mostl": [0, ["Invited - Towards fail-operational ethernet based in-vehicle networks", ["Mischa Mostl", "Daniel Thiele", "Rolf Ernst"], "https://doi.org/10.1145/2897937.2905021", "dac", 2016]], "Daniel Thiele": [0, ["Invited - Towards fail-operational ethernet based in-vehicle networks", ["Mischa Mostl", "Daniel Thiele", "Rolf Ernst"], "https://doi.org/10.1145/2897937.2905021", "dac", 2016]], "Rolf Ernst": [0, ["Invited - Towards fail-operational ethernet based in-vehicle networks", ["Mischa Mostl", "Daniel Thiele", "Rolf Ernst"], "https://doi.org/10.1145/2897937.2905021", "dac", 2016]], "Xin Zhan": [0, ["Distributed on-chip regulation: theoretical stability foundation, over-design reduction and performance optimization", ["Xin Zhan", "Peng Li", "Edgar Sanchez-Sinencio"], "https://doi.org/10.1145/2897937.2898008", "dac", 2016]], "Edgar Sanchez-Sinencio": [0, ["Distributed on-chip regulation: theoretical stability foundation, over-design reduction and performance optimization", ["Xin Zhan", "Peng Li", "Edgar Sanchez-Sinencio"], "https://doi.org/10.1145/2897937.2898008", "dac", 2016]], "Ji Li": [0, ["Accelerating soft-error-rate (SER) estimation in the presence of single event transients", ["Ji Li", "Jeffrey Draper"], "https://doi.org/10.1145/2897937.2897976", "dac", 2016]], "Jeffrey Draper": [0, ["Accelerating soft-error-rate (SER) estimation in the presence of single event transients", ["Ji Li", "Jeffrey Draper"], "https://doi.org/10.1145/2897937.2897976", "dac", 2016]], "Marco Donato": [0, ["A fast simulator for the analysis of sub-threshold thermal noise transients", ["Marco Donato", "R. Iris Bahar", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/2897937.2897960", "dac", 2016]], "R. Iris Bahar": [0, ["A fast simulator for the analysis of sub-threshold thermal noise transients", ["Marco Donato", "R. Iris Bahar", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/2897937.2897960", "dac", 2016], ["A low-power dynamic divider for approximate applications", ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/2897937.2897965", "dac", 2016]], "William R. Patterson": [0, ["A fast simulator for the analysis of sub-threshold thermal noise transients", ["Marco Donato", "R. Iris Bahar", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/2897937.2897960", "dac", 2016]], "Alexander Zaslavsky": [0, ["A fast simulator for the analysis of sub-threshold thermal noise transients", ["Marco Donato", "R. Iris Bahar", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/2897937.2897960", "dac", 2016]], "Zhuo Feng": [0, ["Spectral graph sparsification in nearly-linear time leveraging efficient spectral perturbation analysis", ["Zhuo Feng"], "https://doi.org/10.1145/2897937.2898094", "dac", 2016]], "Yu-Chieh Huang": [0, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Bing-Yang Lin": [0, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Cheng-Wen Wu": [5.882170484028393e-08, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Mincent Lee": [4.117416541049579e-08, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Hao Chen": [0, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Hung-Chih Lin": [0, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Ching-Nen Peng": [0, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Min-Jer Wang": [1.0225683126918739e-06, ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", "dac", 2016]], "Jin-Hyun Kang": [0.9514743238687515, ["Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning", ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "https://doi.org/10.1145/2897937.2898078", "dac", 2016]], "Nur A. Touba": [0, ["Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning", ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "https://doi.org/10.1145/2897937.2898078", "dac", 2016]], "Joon-Sung Yang": [0.9999148845672607, ["Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning", ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "https://doi.org/10.1145/2897937.2898078", "dac", 2016]], "Grace Li Zhang": [0, ["EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers", ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898017", "dac", 2016]], "Bing Li": [0, ["EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers", ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898017", "dac", 2016], ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", "dac", 2016], ["Columba: co-layout synthesis for continuous-flow microfluidic biochips", ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2897997", "dac", 2016]], "Ulf Schlichtmann": [0, ["EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers", ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898017", "dac", 2016], ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", "dac", 2016], ["Columba: co-layout synthesis for continuous-flow microfluidic biochips", ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2897997", "dac", 2016]], "Kun Young Chung": [0.9999546706676483, ["Comprehensive optimization of scan chain timing during late-stage IC implementation", ["Kun Young Chung", "Andrew B. Kahng", "Jiajia Li"], "https://doi.org/10.1145/2897937.2897998", "dac", 2016]], "Andrew B. Kahng": [8.938485951404118e-09, ["Comprehensive optimization of scan chain timing during late-stage IC implementation", ["Kun Young Chung", "Andrew B. Kahng", "Jiajia Li"], "https://doi.org/10.1145/2897937.2897998", "dac", 2016]], "Jiajia Li": [0, ["Comprehensive optimization of scan chain timing during late-stage IC implementation", ["Kun Young Chung", "Andrew B. Kahng", "Jiajia Li"], "https://doi.org/10.1145/2897937.2897998", "dac", 2016]], "Phillip Stanley-Marbell": [0, ["Reducing serial I/O power in error-tolerant applications by efficient lossy encoding", ["Phillip Stanley-Marbell", "Martin C. Rinard"], "https://doi.org/10.1145/2897937.2898079", "dac", 2016]], "Martin C. Rinard": [0, ["Reducing serial I/O power in error-tolerant applications by efficient lossy encoding", ["Phillip Stanley-Marbell", "Martin C. Rinard"], "https://doi.org/10.1145/2897937.2898079", "dac", 2016]], "Jisung Park": [0.886696070432663, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Jaeyong Jeong": [0.9440060257911682, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Sungjin Lee": [0.8338425606489182, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Youngsun Song": [0.9875559359788895, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Jihong Kim": [1, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Chen Yang": [0.0011174077517352998, ["Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays", ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2897937.2898001", "dac", 2016]], "Leibo Liu": [0, ["Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays", ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2897937.2898001", "dac", 2016]], "Shouyi Yin": [0, ["Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays", ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2897937.2898001", "dac", 2016]], "Shaojun Wei": [0, ["Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays", ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2897937.2898001", "dac", 2016]], "Mengjie Mao": [0, ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016]], "Wujie Wen": [0, ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016], ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", "dac", 2016], ["On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines", ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "https://doi.org/10.1145/2897937.2898055", "dac", 2016], ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Xiaoxiao Liu": [0, ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016]], "Jingtong Hu": [0, ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016], ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016], ["Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM", ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "https://doi.org/10.1145/2897937.2898106", "dac", 2016]], "Danghui Wang": [0.7654920965433121, ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016]], "Sharad Malik": [0, ["Invited - Specification and modeling for systems-on-chip security verification", ["Sharad Malik", "Pramod Subramanyan"], "https://doi.org/10.1145/2897937.2911991", "dac", 2016]], "Pramod Subramanyan": [0, ["Invited - Specification and modeling for systems-on-chip security verification", ["Sharad Malik", "Pramod Subramanyan"], "https://doi.org/10.1145/2897937.2911991", "dac", 2016]], "Shreyas Sen": [0, ["Invited - Context-aware energy-efficient communication for IoT sensor nodes", ["Shreyas Sen"], "https://doi.org/10.1145/2897937.2905005", "dac", 2016]], "Eric Cheng": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Shahrzad Mirkhani": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Lukasz G. Szafaryn": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Chen-Yong Cher": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Hyungmin Cho": [0.9681252092123032, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Kevin Skadron": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Mircea R. Stan": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Klas Lilja": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Jacob A. Abraham": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Pradip Bose": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Subhasish Mitra": [0, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Victor M. van Santen": [0, ["Designing guardbands for instantaneous aging effects", ["Victor M. van Santen", "Hussam Amrouch", "Javier Martin-Martinez", "Montserrat Nafria", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898006", "dac", 2016]], "Javier Martin-Martinez": [0, ["Designing guardbands for instantaneous aging effects", ["Victor M. van Santen", "Hussam Amrouch", "Javier Martin-Martinez", "Montserrat Nafria", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898006", "dac", 2016]], "Montserrat Nafria": [0, ["Designing guardbands for instantaneous aging effects", ["Victor M. van Santen", "Hussam Amrouch", "Javier Martin-Martinez", "Montserrat Nafria", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898006", "dac", 2016]], "Enes Eken": [0, ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", "dac", 2016]], "Linghao Song": [2.887263345074942e-10, ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", "dac", 2016]], "Ismail Bayram": [0, ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", "dac", 2016]], "Cong Xu": [0, ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", "dac", 2016], ["Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories", ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898064", "dac", 2016]], "Yuan Xie": [0, ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", "dac", 2016], ["Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision", ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898024", "dac", 2016], ["Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories", ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898064", "dac", 2016]], "Cheng Zhuo": [0, ["A novel cross-layer framework for early-stage power delivery and architecture co-exploration", ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"], "https://doi.org/10.1145/2897937.2897969", "dac", 2016]], "Kassan Unda": [0, ["A novel cross-layer framework for early-stage power delivery and architecture co-exploration", ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"], "https://doi.org/10.1145/2897937.2897969", "dac", 2016]], "Yiyu Shi": [0, ["A novel cross-layer framework for early-stage power delivery and architecture co-exploration", ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"], "https://doi.org/10.1145/2897937.2897969", "dac", 2016]], "Wei-Kai Shih": [0, ["A novel cross-layer framework for early-stage power delivery and architecture co-exploration", ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"], "https://doi.org/10.1145/2897937.2897969", "dac", 2016]], "Mehmet Kayaalp": [0, ["A high-resolution side-channel attack on last-level cache", ["Mehmet Kayaalp", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/2897937.2897962", "dac", 2016]], "Nael B. Abu-Ghazaleh": [0, ["A high-resolution side-channel attack on last-level cache", ["Mehmet Kayaalp", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/2897937.2897962", "dac", 2016]], "Dmitry V. Ponomarev": [0, ["A high-resolution side-channel attack on last-level cache", ["Mehmet Kayaalp", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/2897937.2897962", "dac", 2016]], "Aamer Jaleel": [0, ["A high-resolution side-channel attack on last-level cache", ["Mehmet Kayaalp", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/2897937.2897962", "dac", 2016]], "Shaza Zeitouni": [0, ["GarbledCPU: a MIPS processor for secure computation in hardware", ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898027", "dac", 2016]], "Ghada Dessouky": [0, ["GarbledCPU: a MIPS processor for secure computation in hardware", ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898027", "dac", 2016]], "Thomas Schneider": [0, ["GarbledCPU: a MIPS processor for secure computation in hardware", ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898027", "dac", 2016]], "Ahmad-Reza Sadeghi": [0, ["GarbledCPU: a MIPS processor for secure computation in hardware", ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898027", "dac", 2016], ["Remote attestation for low-end embedded devices: the prover's perspective", ["Franz Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2898083", "dac", 2016], ["Invited - Things, trouble, trust: on building trust in IoT systems", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", "dac", 2016], ["Invited - Can IoT be secured: emerging challenges in connecting the unconnected", ["Nancy Cam-Winget", "Ahmad-Reza Sadeghi", "Yier Jin"], "http://doi.acm.org/10.1145/2744769.2905004", "dac", 2016], ["Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity", ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2898098", "dac", 2016]], "Yao Wang": [0.0035610683262348175, ["SecDCP: secure dynamic cache partitioning for efficient timing channel protection", ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/2897937.2898086", "dac", 2016]], "Andrew Ferraiuolo": [0, ["SecDCP: secure dynamic cache partitioning for efficient timing channel protection", ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/2897937.2898086", "dac", 2016]], "Danfeng Zhang": [0, ["SecDCP: secure dynamic cache partitioning for efficient timing channel protection", ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/2897937.2898086", "dac", 2016]], "Andrew C. Myers": [0, ["SecDCP: secure dynamic cache partitioning for efficient timing channel protection", ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/2897937.2898086", "dac", 2016]], "G. Edward Suh": [4.7297046487648764e-11, ["SecDCP: secure dynamic cache partitioning for efficient timing channel protection", ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/2897937.2898086", "dac", 2016]], "Pengfei Qiu": [0, ["Physical unclonable functions-based linear encryption against code reuse attacks", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", "dac", 2016]], "Yongqiang Lyu": [0, ["Physical unclonable functions-based linear encryption against code reuse attacks", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", "dac", 2016]], "Jiliang Zhang": [0, ["Physical unclonable functions-based linear encryption against code reuse attacks", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", "dac", 2016]], "Xingwei Wang": [2.2503007270080477e-11, ["Physical unclonable functions-based linear encryption against code reuse attacks", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", "dac", 2016]], "Di Zhai": [0, ["Physical unclonable functions-based linear encryption against code reuse attacks", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", "dac", 2016]], "Dongsheng Wang": [3.9272906633414095e-06, ["Physical unclonable functions-based linear encryption against code reuse attacks", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", "dac", 2016]], "Gang Qu": [0, ["Physical unclonable functions-based linear encryption against code reuse attacks", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", "dac", 2016]], "Nathaniel Ross Pinckney": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016]], "Lucian Shifren": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016]], "Brian Cline": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016], ["Match-making for monolithic 3D IC: finding the right technology node", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", "dac", 2016]], "Saurabh Sinha": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016], ["Match-making for monolithic 3D IC: finding the right technology node", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", "dac", 2016]], "Supreet Jeloka": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016]], "Ronald G. Dreslinski": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016]], "Trevor N. Mudge": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016]], "Dennis Sylvester": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016]], "David T. Blaauw": [0, ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", "dac", 2016]], "Kyungwook Chang": [0.9999757707118988, ["Match-making for monolithic 3D IC: finding the right technology node", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", "dac", 2016]], "Greg Yeric": [0, ["Match-making for monolithic 3D IC: finding the right technology node", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", "dac", 2016]], "Sung Kyu Lim": [0.9975332617759705, ["Match-making for monolithic 3D IC: finding the right technology node", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", "dac", 2016]], "Kristof Blutman": [0, ["Lower power by voltage stacking: a fine-grained system design approach", ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2897937.2898041", "dac", 2016]], "Ajay Kapoor": [0, ["Lower power by voltage stacking: a fine-grained system design approach", ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2897937.2898041", "dac", 2016]], "Jacinto Garcia Martinez": [0, ["Lower power by voltage stacking: a fine-grained system design approach", ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2897937.2898041", "dac", 2016]], "Hamed Fatemi": [0, ["Lower power by voltage stacking: a fine-grained system design approach", ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2897937.2898041", "dac", 2016]], "Jose Pineda de Gyvez": [0, ["Lower power by voltage stacking: a fine-grained system design approach", ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2897937.2898041", "dac", 2016]], "Johannes Maximilian Kuhn": [0, ["Leveraging FDSOI through body bias domain partitioning and bias search", ["Johannes Maximilian Kuhn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2897937.2898039", "dac", 2016]], "Hideharu Amano": [0, ["Leveraging FDSOI through body bias domain partitioning and bias search", ["Johannes Maximilian Kuhn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2897937.2898039", "dac", 2016]], "Oliver Bringmann": [0, ["Leveraging FDSOI through body bias domain partitioning and bias search", ["Johannes Maximilian Kuhn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2897937.2898039", "dac", 2016]], "Wolfgang Rosenstiel": [0, ["Leveraging FDSOI through body bias domain partitioning and bias search", ["Johannes Maximilian Kuhn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2897937.2898039", "dac", 2016]], "I-Peng Wu": [7.067294427542947e-05, ["QB-trees: towards an optimal topological representation and its applications to analog layout designs", ["I-Peng Wu", "Hung-Chih Ou", "Yao-Wen Chang"], "https://doi.org/10.1145/2897937.2898074", "dac", 2016]], "Hung-Chih Ou": [0, ["QB-trees: towards an optimal topological representation and its applications to analog layout designs", ["I-Peng Wu", "Hung-Chih Ou", "Yao-Wen Chang"], "https://doi.org/10.1145/2897937.2898074", "dac", 2016]], "Yao-Wen Chang": [4.253035257306692e-08, ["QB-trees: towards an optimal topological representation and its applications to analog layout designs", ["I-Peng Wu", "Hung-Chih Ou", "Yao-Wen Chang"], "https://doi.org/10.1145/2897937.2898074", "dac", 2016], ["Timing-driven cell placement optimization for early slack histogram compression", ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/2897937.2898105", "dac", 2016], ["Minimum-implant-area-aware detailed placement with spacing constraints", ["Kai-Han Tseng", "Yao-Wen Chang", "Charles C. C. Liu"], "https://doi.org/10.1145/2897937.2898045", "dac", 2016]], "Chau-Chin Huang": [0, ["Timing-driven cell placement optimization for early slack histogram compression", ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/2897937.2898105", "dac", 2016]], "Yen-Chun Liu": [0, ["Timing-driven cell placement optimization for early slack histogram compression", ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/2897937.2898105", "dac", 2016]], "Yu-Sheng Lu": [0, ["Timing-driven cell placement optimization for early slack histogram compression", ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/2897937.2898105", "dac", 2016]], "Yun-Chih Kuo": [0, ["Timing-driven cell placement optimization for early slack histogram compression", ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/2897937.2898105", "dac", 2016]], "Sy-Yen Kuo": [0, ["Timing-driven cell placement optimization for early slack histogram compression", ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/2897937.2898105", "dac", 2016]], "Gang Wu": [0.018319702707231045, ["Flip-flop clustering by weighted K-means algorithm", ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "https://doi.org/10.1145/2897937.2898025", "dac", 2016]], "Yue Xu": [0, ["Flip-flop clustering by weighted K-means algorithm", ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "https://doi.org/10.1145/2897937.2898025", "dac", 2016]], "Dean Wu": [0.2344089075922966, ["Flip-flop clustering by weighted K-means algorithm", ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "https://doi.org/10.1145/2897937.2898025", "dac", 2016]], "Manoj Ragupathy": [0, ["Flip-flop clustering by weighted K-means algorithm", ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "https://doi.org/10.1145/2897937.2898025", "dac", 2016]], "Yu-Yen Mo": [0, ["Flip-flop clustering by weighted K-means algorithm", ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "https://doi.org/10.1145/2897937.2898025", "dac", 2016]], "Wing-Kai Chow": [0, ["Legalization algorithm for multiple-row height standard cell design", ["Wing-Kai Chow", "Chak-Wa Pui", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2897937.2898038", "dac", 2016]], "Chak-Wa Pui": [0, ["Legalization algorithm for multiple-row height standard cell design", ["Wing-Kai Chow", "Chak-Wa Pui", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2897937.2898038", "dac", 2016]], "Evangeline F. Y. Young": [0, ["Legalization algorithm for multiple-row height standard cell design", ["Wing-Kai Chow", "Chak-Wa Pui", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2897937.2898038", "dac", 2016]], "Kai-Han Tseng": [0, ["Minimum-implant-area-aware detailed placement with spacing constraints", ["Kai-Han Tseng", "Yao-Wen Chang", "Charles C. C. Liu"], "https://doi.org/10.1145/2897937.2898045", "dac", 2016]], "Charles C. C. Liu": [0, ["Minimum-implant-area-aware detailed placement with spacing constraints", ["Kai-Han Tseng", "Yao-Wen Chang", "Charles C. C. Liu"], "https://doi.org/10.1145/2897937.2898045", "dac", 2016]], "Derong Liu": [0, ["Incremental layer assignment for critical path timing", ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898033", "dac", 2016]], "Bei Yu": [0.0048326634569093585, ["Incremental layer assignment for critical path timing", ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898033", "dac", 2016]], "Salim Chowdhury": [0, ["Incremental layer assignment for critical path timing", ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898033", "dac", 2016]], "David Z. Pan": [0, ["Incremental layer assignment for critical path timing", ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898033", "dac", 2016], ["Practical public PUF enabled by solving max-flow problem on chip", ["Meng Li", "Jin Miao", "Kai Zhong", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898067", "dac", 2016]], "Rajesh Jayashankara Shridevi": [0, ["Catching the flu: emerging threats from a third party power management unit", ["Rajesh Jayashankara Shridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2897994", "dac", 2016]], "Chidhambaranathan Rajamanikkam": [0, ["Catching the flu: emerging threats from a third party power management unit", ["Rajesh Jayashankara Shridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2897994", "dac", 2016]], "S. T. Choden Konigsmark": [0, ["Information dispersion for trojan defense through high-level synthesis", ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/2897937.2898034", "dac", 2016]], "Martin D. F. Wong": [0, ["Information dispersion for trojan defense through high-level synthesis", ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/2897937.2898034", "dac", 2016], ["A distributed timing analysis framework for large designs", ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "https://doi.org/10.1145/2897937.2897959", "dac", 2016]], "Theodore Winograd": [0, ["Hybrid STT-CMOS designs for reverse-engineering prevention", ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "https://doi.org/10.1145/2897937.2898099", "dac", 2016]], "Hassan Salmani": [0, ["Hybrid STT-CMOS designs for reverse-engineering prevention", ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "https://doi.org/10.1145/2897937.2898099", "dac", 2016]], "Hamid Mahmoodi": [0, ["Hybrid STT-CMOS designs for reverse-engineering prevention", ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "https://doi.org/10.1145/2897937.2898099", "dac", 2016]], "Kris Gaj": [0, ["Hybrid STT-CMOS designs for reverse-engineering prevention", ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "https://doi.org/10.1145/2897937.2898099", "dac", 2016]], "Houman Homayoun": [0, ["Hybrid STT-CMOS designs for reverse-engineering prevention", ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "https://doi.org/10.1145/2897937.2898099", "dac", 2016]], "Adib Nahiyan": [0, ["AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs", ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/2897937.2897992", "dac", 2016]], "Kan Xiao": [0, ["AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs", ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/2897937.2897992", "dac", 2016]], "Kun Yang": [0.008101410465314984, ["AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs", ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/2897937.2897992", "dac", 2016]], "Yier Jin": [8.256091678049415e-05, ["AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs", ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/2897937.2897992", "dac", 2016], ["Invited - Can IoT be secured: emerging challenges in connecting the unconnected", ["Nancy Cam-Winget", "Ahmad-Reza Sadeghi", "Yier Jin"], "http://doi.acm.org/10.1145/2744769.2905004", "dac", 2016], ["Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity", ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2898098", "dac", 2016]], "Domenic Forte": [0, ["AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs", ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/2897937.2897992", "dac", 2016]], "Mark Tehranipoor": [0, ["AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs", ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/2897937.2897992", "dac", 2016]], "Noriyuki Miura": [0, ["PLL to the rescue: a novel EM fault countermeasure", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", "dac", 2016]], "Zakaria Najm": [0, ["PLL to the rescue: a novel EM fault countermeasure", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", "dac", 2016]], "Wei He": [0, ["PLL to the rescue: a novel EM fault countermeasure", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", "dac", 2016]], "Shivam Bhasin": [0, ["PLL to the rescue: a novel EM fault countermeasure", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", "dac", 2016]], "Xuan Thuy Ngo": [0, ["PLL to the rescue: a novel EM fault countermeasure", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", "dac", 2016]], "Makoto Nagata": [0, ["PLL to the rescue: a novel EM fault countermeasure", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", "dac", 2016]], "Jean-Luc Danger": [0, ["PLL to the rescue: a novel EM fault countermeasure", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", "dac", 2016]], "Franz Ferdinand Brasser": [0, ["Remote attestation for low-end embedded devices: the prover's perspective", ["Franz Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2898083", "dac", 2016]], "Kasper Bonne Rasmussen": [0, ["Remote attestation for low-end embedded devices: the prover's perspective", ["Franz Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2898083", "dac", 2016]], "Gene Tsudik": [0, ["Remote attestation for low-end embedded devices: the prover's perspective", ["Franz Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2898083", "dac", 2016], ["Invited - Things, trouble, trust: on building trust in IoT systems", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", "dac", 2016]], "Tseng-Yi Chen": [0, ["Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"], "https://doi.org/10.1145/2897937.2898018", "dac", 2016]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"], "https://doi.org/10.1145/2897937.2898018", "dac", 2016]], "Chien-Chung Ho": [0, ["Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"], "https://doi.org/10.1145/2897937.2898018", "dac", 2016]], "Shuo-Han Chen": [0, ["Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"], "https://doi.org/10.1145/2897937.2898018", "dac", 2016]], "Marjan Asadinia": [0, ["BLESS: a simple and efficient scheme for prolonging PCM lifetime", ["Marjan Asadinia", "Majid Jalili", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2897937.2897993", "dac", 2016]], "Majid Jalili": [0, ["BLESS: a simple and efficient scheme for prolonging PCM lifetime", ["Marjan Asadinia", "Majid Jalili", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2897937.2897993", "dac", 2016]], "Hamid Sarbazi-Azad": [0, ["BLESS: a simple and efficient scheme for prolonging PCM lifetime", ["Marjan Asadinia", "Majid Jalili", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2897937.2897993", "dac", 2016]], "Hongwen Dai": [0, ["A model-driven approach to warp/thread-block level GPU cache bypassing", ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "https://doi.org/10.1145/2897937.2897966", "dac", 2016]], "Chao Li": [0, ["A model-driven approach to warp/thread-block level GPU cache bypassing", ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "https://doi.org/10.1145/2897937.2897966", "dac", 2016]], "Huiyang Zhou": [0, ["A model-driven approach to warp/thread-block level GPU cache bypassing", ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "https://doi.org/10.1145/2897937.2897966", "dac", 2016]], "Saurabh Gupta": [0, ["A model-driven approach to warp/thread-block level GPU cache bypassing", ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "https://doi.org/10.1145/2897937.2897966", "dac", 2016]], "Christos Kartsaklis": [0, ["A model-driven approach to warp/thread-block level GPU cache bypassing", ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "https://doi.org/10.1145/2897937.2897966", "dac", 2016]], "Mike Mantor": [0, ["A model-driven approach to warp/thread-block level GPU cache bypassing", ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "https://doi.org/10.1145/2897937.2897966", "dac", 2016]], "Injoon Hong": [0.9335944503545761, ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", "dac", 2016]], "Jason Clemons": [0, ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", "dac", 2016]], "Rangharajan Venkatesan": [0, ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", "dac", 2016]], "Iuri Frosio": [0, ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", "dac", 2016]], "Brucek Khailany": [0, ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", "dac", 2016]], "Stephen W. Keckler": [0, ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", "dac", 2016]], "Sana Mazahir": [0, ["An area-efficient consolidated configurable error correction for approximate hardware accelerators", ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897981", "dac", 2016]], "Osman Hasan": [0, ["An area-efficient consolidated configurable error correction for approximate hardware accelerators", ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897981", "dac", 2016]], "Rehan Hafiz": [0, ["An area-efficient consolidated configurable error correction for approximate hardware accelerators", ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897981", "dac", 2016], ["Invited - Cross-layer approximate computing: from logic to architectures", ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2906199", "dac", 2016]], "Matthew Vilim": [0, ["Approximate bitcoin mining", ["Matthew Vilim", "Henry Duwe", "Rakesh Kumar"], "https://doi.org/10.1145/2897937.2897988", "dac", 2016]], "Henry Duwe": [0, ["Approximate bitcoin mining", ["Matthew Vilim", "Henry Duwe", "Rakesh Kumar"], "https://doi.org/10.1145/2897937.2897988", "dac", 2016]], "Rakesh Kumar": [0, ["Approximate bitcoin mining", ["Matthew Vilim", "Henry Duwe", "Rakesh Kumar"], "https://doi.org/10.1145/2897937.2897988", "dac", 2016]], "Priyadarshini Panda": [0, ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", "dac", 2016]], "Syed Shakib Sarwar": [0, ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", "dac", 2016]], "Gopalakrishnan Srinivasan": [0, ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", "dac", 2016]], "Walaa El-Harouni": [0, ["Invited - Cross-layer approximate computing: from logic to architectures", ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2906199", "dac", 2016]], "Matthias Jung": [1.7514497958815684e-16, ["Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM", ["Matthias Jung", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn"], "https://doi.org/10.1145/2897937.2905002", "dac", 2016]], "Deepak M. Mathew": [0, ["Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM", ["Matthias Jung", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn"], "https://doi.org/10.1145/2897937.2905002", "dac", 2016]], "Christian Weis": [0, ["Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM", ["Matthias Jung", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn"], "https://doi.org/10.1145/2897937.2905002", "dac", 2016]], "Norbert Wehn": [0, ["Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM", ["Matthias Jung", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn"], "https://doi.org/10.1145/2897937.2905002", "dac", 2016]], "Tsun-Ming Tseng": [0, ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", "dac", 2016], ["Columba: co-layout synthesis for continuous-flow microfluidic biochips", ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2897997", "dac", 2016]], "Ching-Feng Yeh": [0, ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", "dac", 2016]], "Hsiang-Chieh Jhan": [0, ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", "dac", 2016]], "Zuo-Min Tsai": [0, ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", "dac", 2016]], "Mark Po-Hung Lin": [0, ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", "dac", 2016]], "Florin Burcea": [0, ["Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis", ["Florin Burcea", "Husni M. Habal", "Helmut E. Graeb"], "https://doi.org/10.1145/2897937.2898073", "dac", 2016]], "Husni M. Habal": [0, ["Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis", ["Florin Burcea", "Husni M. Habal", "Helmut E. Graeb"], "https://doi.org/10.1145/2897937.2898073", "dac", 2016]], "Helmut E. Graeb": [0, ["Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis", ["Florin Burcea", "Husni M. Habal", "Helmut E. Graeb"], "https://doi.org/10.1145/2897937.2898073", "dac", 2016]], "Abhilash Karnatakam Nagabhushana": [0, ["A novel time and voltage based SAR ADC design with self-learning technique", ["Abhilash Karnatakam Nagabhushana", "Haibo Wang"], "https://doi.org/10.1145/2897937.2897970", "dac", 2016]], "Haibo Wang": [0.0030781746609136462, ["A novel time and voltage based SAR ADC design with self-learning technique", ["Abhilash Karnatakam Nagabhushana", "Haibo Wang"], "https://doi.org/10.1145/2897937.2897970", "dac", 2016]], "Renzhi Liu": [0, ["Extended statistical element selection: a calibration method for high resolution in analog/RF designs", ["Renzhi Liu", "Jeffrey A. Weldon", "Larry T. Pileggi"], "https://doi.org/10.1145/2897937.2898022", "dac", 2016]], "Jeffrey A. Weldon": [0, ["Extended statistical element selection: a calibration method for high resolution in analog/RF designs", ["Renzhi Liu", "Jeffrey A. Weldon", "Larry T. Pileggi"], "https://doi.org/10.1145/2897937.2898022", "dac", 2016]], "Larry T. Pileggi": [0, ["Extended statistical element selection: a calibration method for high resolution in analog/RF designs", ["Renzhi Liu", "Jeffrey A. Weldon", "Larry T. Pileggi"], "https://doi.org/10.1145/2897937.2898022", "dac", 2016]], "Soheil Hashemi": [0, ["A low-power dynamic divider for approximate applications", ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/2897937.2897965", "dac", 2016]], "Sherief Reda": [0, ["A low-power dynamic divider for approximate applications", ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/2897937.2897965", "dac", 2016]], "Farhana Sharmin Snigdha": [0, ["Optimal design of JPEG hardware under the approximate computing paradigm", ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898057", "dac", 2016]], "Jiang Hu": [0, ["Optimal design of JPEG hardware under the approximate computing paradigm", ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898057", "dac", 2016], ["The cat and mouse in split manufacturing", ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/2897937.2898104", "dac", 2016]], "Alireza Shafaei": [0, ["Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework", ["Alireza Shafaei", "Hassan Afzali-Kusha", "Massoud Pedram"], "https://doi.org/10.1145/2897937.2898044", "dac", 2016]], "Hassan Afzali-Kusha": [0, ["Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework", ["Alireza Shafaei", "Hassan Afzali-Kusha", "Massoud Pedram"], "https://doi.org/10.1145/2897937.2898044", "dac", 2016]], "Massoud Pedram": [0, ["Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework", ["Alireza Shafaei", "Hassan Afzali-Kusha", "Massoud Pedram"], "https://doi.org/10.1145/2897937.2898044", "dac", 2016]], "Advait Madhavan": [0, ["Energy efficient computation with asynchronous races", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1145/2897937.2898019", "dac", 2016]], "Timothy Sherwood": [0, ["Energy efficient computation with asynchronous races", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1145/2897937.2898019", "dac", 2016]], "Dmitri B. Strukov": [0, ["Energy efficient computation with asynchronous races", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1145/2897937.2898019", "dac", 2016]], "Young-kyu Choi": [0.9995349943637848, ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", "dac", 2016]], "Zhenman Fang": [0, ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", "dac", 2016]], "Yuchen Hao": [0, ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", "dac", 2016]], "Glenn Reinman": [0, ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", "dac", 2016]], "Peng Wei": [0, ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", "dac", 2016]], "Jie Xu": [0, ["DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family", ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898003", "dac", 2016]], "Hongyan Zhang": [0, ["Resource budgeting for reliability in reconfigurable architectures", ["Hongyan Zhang", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898084", "dac", 2016]], "Lars Bauer": [0, ["Resource budgeting for reliability in reconfigurable architectures", ["Hongyan Zhang", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898084", "dac", 2016]], "Sebastian Haas": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Oliver Arnold": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Benedikt Nothen": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Stefan Scholze": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Georg Ellguth": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Andreas Dixius": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Sebastian Hoppner": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Stefan Schiefer": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Stephan Hartmann": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Stephan Henker": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Thomas Hocker": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Jorg Schreiter": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Holger Eisenreich": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Jens-Uwe Schlussler": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Dennis Walter": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Tobias Seifert": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Friedrich Pauls": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Mattis Hasler": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Yong Chen": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Hermann Hensel": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Sadia Moriam": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Emil Matus": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Christian Mayr": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Rene Schuffny": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Gerhard P. Fettweis": [0, ["An MPSoC for energy-efficient database query processing", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", "dac", 2016]], "Debjit Sinha": [0, ["Practical statistical static timing analysis with current source models", ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "https://doi.org/10.1145/2897937.2898068", "dac", 2016], ["Statistical path tracing in timing graphs", ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat K. Maurya"], "https://doi.org/10.1145/2897937.2898096", "dac", 2016], ["A distributed timing analysis framework for large designs", ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "https://doi.org/10.1145/2897937.2897959", "dac", 2016]], "Vladimir Zolotov": [0, ["Practical statistical static timing analysis with current source models", ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "https://doi.org/10.1145/2897937.2898068", "dac", 2016]], "Sheshashayee K. Raghunathan": [0, ["Practical statistical static timing analysis with current source models", ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "https://doi.org/10.1145/2897937.2898068", "dac", 2016]], "Michael H. Wood": [0, ["Practical statistical static timing analysis with current source models", ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "https://doi.org/10.1145/2897937.2898068", "dac", 2016]], "Kerim Kalafala": [0, ["Practical statistical static timing analysis with current source models", ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "https://doi.org/10.1145/2897937.2898068", "dac", 2016], ["A distributed timing analysis framework for large designs", ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "https://doi.org/10.1145/2897937.2897959", "dac", 2016]], "Vasant Rao": [0, ["Statistical path tracing in timing graphs", ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat K. Maurya"], "https://doi.org/10.1145/2897937.2898096", "dac", 2016]], "Nitin Srimal": [0, ["Statistical path tracing in timing graphs", ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat K. Maurya"], "https://doi.org/10.1145/2897937.2898096", "dac", 2016]], "Prabhat K. Maurya": [0, ["Statistical path tracing in timing graphs", ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat K. Maurya"], "https://doi.org/10.1145/2897937.2898096", "dac", 2016]], "Hiromitsu Awano": [0, ["Efficient transistor-level timing yield estimation via line sampling", ["Hiromitsu Awano", "Takashi Sato"], "https://doi.org/10.1145/2897937.2898016", "dac", 2016]], "Takashi Sato": [0, ["Efficient transistor-level timing yield estimation via line sampling", ["Hiromitsu Awano", "Takashi Sato"], "https://doi.org/10.1145/2897937.2898016", "dac", 2016]], "Tsung-Wei Huang": [0, ["A distributed timing analysis framework for large designs", ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "https://doi.org/10.1145/2897937.2897959", "dac", 2016]], "Natesan Venkateswaran": [0, ["A distributed timing analysis framework for large designs", ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "https://doi.org/10.1145/2897937.2897959", "dac", 2016]], "Mathias Soeken": [0, ["An MIG-based compiler for programmable logic-in-memory architectures", ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amaru", "Rolf Drechsler", "Giovanni De Micheli"], "https://doi.org/10.1145/2897937.2897985", "dac", 2016], ["Precise error determination of approximated components in sequential circuits with model checking", ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/2897937.2898069", "dac", 2016], ["Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis", ["Mathias Soeken", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2897937.2898107", "dac", 2016]], "Saeideh Shirinzadeh": [0, ["An MIG-based compiler for programmable logic-in-memory architectures", ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amaru", "Rolf Drechsler", "Giovanni De Micheli"], "https://doi.org/10.1145/2897937.2897985", "dac", 2016]], "Pierre-Emmanuel Gaillardon": [0, ["An MIG-based compiler for programmable logic-in-memory architectures", ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amaru", "Rolf Drechsler", "Giovanni De Micheli"], "https://doi.org/10.1145/2897937.2897985", "dac", 2016]], "Luca Gaetano Amaru": [0, ["An MIG-based compiler for programmable logic-in-memory architectures", ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amaru", "Rolf Drechsler", "Giovanni De Micheli"], "https://doi.org/10.1145/2897937.2897985", "dac", 2016]], "Rolf Drechsler": [0, ["An MIG-based compiler for programmable logic-in-memory architectures", ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amaru", "Rolf Drechsler", "Giovanni De Micheli"], "https://doi.org/10.1145/2897937.2897985", "dac", 2016], ["Precise error determination of approximated components in sequential circuits with model checking", ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/2897937.2898069", "dac", 2016]], "Giovanni De Micheli": [0, ["An MIG-based compiler for programmable logic-in-memory architectures", ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amaru", "Rolf Drechsler", "Giovanni De Micheli"], "https://doi.org/10.1145/2897937.2897985", "dac", 2016]], "Sumitha George": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Kaisheng Ma": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Ahmedullah Aziz": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Xueqing Li": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Asif I. Khan": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Sayeef Salahuddin": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Meng-Fan Chang": [5.9278717401412e-07, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Suman Datta": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "John Sampson": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Sumeet Kumar Gupta": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Vijaykrishnan Narayanan": [0, ["Nonvolatile memory design based on ferroelectric FETs", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", "dac", 2016]], "Hang Zhang": [0, ["Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression", ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"], "https://doi.org/10.1145/2897937.2897989", "dac", 2016]], "Xuhao Chen": [0, ["Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression", ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"], "https://doi.org/10.1145/2897937.2897989", "dac", 2016]], "Nong Xiao": [0, ["Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression", ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"], "https://doi.org/10.1145/2897937.2897989", "dac", 2016]], "Fang Liu": [0, ["Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression", ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"], "https://doi.org/10.1145/2897937.2897989", "dac", 2016]], "Wang Kang": [0.009508013259619474, ["PDS: pseudo-differential sensing scheme for STT-MRAM", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", "dac", 2016]], "Tingting Pang": [0, ["PDS: pseudo-differential sensing scheme for STT-MRAM", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", "dac", 2016]], "Bi Wu": [0.0012953933619428426, ["PDS: pseudo-differential sensing scheme for STT-MRAM", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", "dac", 2016]], "Weifeng Lv": [0, ["PDS: pseudo-differential sensing scheme for STT-MRAM", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", "dac", 2016]], "Youguang Zhang": [0, ["PDS: pseudo-differential sensing scheme for STT-MRAM", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", "dac", 2016]], "Guangyu Sun": [0.00010970079893013462, ["PDS: pseudo-differential sensing scheme for STT-MRAM", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", "dac", 2016]], "Weisheng Zhao": [0, ["PDS: pseudo-differential sensing scheme for STT-MRAM", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", "dac", 2016]], "Tigist Abera": [0, ["Invited - Things, trouble, trust: on building trust in IoT systems", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", "dac", 2016]], "N. Asokan": [0, ["Invited - Things, trouble, trust: on building trust in IoT systems", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", "dac", 2016]], "Lucas Davi": [0, ["Invited - Things, trouble, trust: on building trust in IoT systems", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", "dac", 2016], ["Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity", ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2898098", "dac", 2016]], "Andrew Paverd": [0, ["Invited - Things, trouble, trust: on building trust in IoT systems", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", "dac", 2016]], "Nancy Cam-Winget": [0, ["Invited - Can IoT be secured: emerging challenges in connecting the unconnected", ["Nancy Cam-Winget", "Ahmad-Reza Sadeghi", "Yier Jin"], "http://doi.acm.org/10.1145/2744769.2905004", "dac", 2016]], "Lili Song": [0.004074475611560047, ["C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization", ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2897995", "dac", 2016]], "Xin Zhao": [0, ["C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization", ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2897995", "dac", 2016]], "Bosheng Liu": [0, ["C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization", ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2897995", "dac", 2016]], "Kyounghoon Kim": [0.9999635219573975, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Jungki Kim": [0.9854736924171448, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Joonsang Yu": [0.9997560083866119, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Jungwoo Seo": [0.972303107380867, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Jongeun Lee": [1, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Kiyoung Choi": [1, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Lixue Xia": [0, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016]], "Tianqi Tang": [0, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016]], "Wenqin Huangfu": [0, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016]], "Ming Cheng": [0, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016]], "Xiling Yin": [0, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016]], "Boxun Li": [0, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016]], "Yu Wang": [0, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016]], "Huazhong Yang": [4.6052846869315545e-07, ["Switched by input: power efficient structure for RRAM-based convolutional neural network", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", "dac", 2016], ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016], ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Jaeyong Chung": [0.9440060257911682, ["Simplifying deep neural networks for neuromorphic architectures", ["Jaeyong Chung", "Taehwan Shin"], "https://doi.org/10.1145/2897937.2898092", "dac", 2016]], "Taehwan Shin": [0.925512820482254, ["Simplifying deep neural networks for neuromorphic architectures", ["Jaeyong Chung", "Taehwan Shin"], "https://doi.org/10.1145/2897937.2898092", "dac", 2016]], "Vincent Camus": [0, ["A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision", ["Vincent Camus", "Jeremy Schlachter", "Christian C. Enz"], "https://doi.org/10.1145/2897937.2897964", "dac", 2016]], "Jeremy Schlachter": [0, ["A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision", ["Vincent Camus", "Jeremy Schlachter", "Christian C. Enz"], "https://doi.org/10.1145/2897937.2897964", "dac", 2016]], "Christian C. Enz": [0, ["A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision", ["Vincent Camus", "Jeremy Schlachter", "Christian C. Enz"], "https://doi.org/10.1145/2897937.2897964", "dac", 2016]], "Yi Wu": [0.0003460402149357833, ["An efficient method for multi-level approximate logic synthesis under error rate constraint", ["Yi Wu", "Weikang Qian"], "https://doi.org/10.1145/2897937.2897982", "dac", 2016]], "Weikang Qian": [0, ["An efficient method for multi-level approximate logic synthesis under error rate constraint", ["Yi Wu", "Weikang Qian"], "https://doi.org/10.1145/2897937.2897982", "dac", 2016]], "Arun Chandrasekharan": [0, ["Precise error determination of approximated components in sequential circuits with model checking", ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/2897937.2898069", "dac", 2016]], "Daniel Grosse": [0, ["Precise error determination of approximated components in sequential circuits with model checking", ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/2897937.2898069", "dac", 2016]], "Hsin-Ho Huang": [0, ["Area optimization of resilient designs guided by a mixed integer geometric program", ["Hsin-Ho Huang", "Huimei Cheng", "Chris C. N. Chu", "Peter A. Beerel"], "https://doi.org/10.1145/2897937.2897990", "dac", 2016]], "Huimei Cheng": [0, ["Area optimization of resilient designs guided by a mixed integer geometric program", ["Hsin-Ho Huang", "Huimei Cheng", "Chris C. N. Chu", "Peter A. Beerel"], "https://doi.org/10.1145/2897937.2897990", "dac", 2016]], "Peter A. Beerel": [0, ["Area optimization of resilient designs guided by a mixed integer geometric program", ["Hsin-Ho Huang", "Huimei Cheng", "Chris C. N. Chu", "Peter A. Beerel"], "https://doi.org/10.1145/2897937.2897990", "dac", 2016]], "Tianyi Wang": [2.7925003455442354e-11, ["On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines", ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "https://doi.org/10.1145/2897937.2898055", "dac", 2016]], "Qiushi Han": [8.868094800162929e-11, ["On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines", ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "https://doi.org/10.1145/2897937.2898055", "dac", 2016]], "Shi Sha": [0, ["On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines", ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "https://doi.org/10.1145/2897937.2898055", "dac", 2016]], "Gang Quan": [0, ["On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines", ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "https://doi.org/10.1145/2897937.2898055", "dac", 2016]], "Meikang Qiu": [0, ["On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines", ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "https://doi.org/10.1145/2897937.2898055", "dac", 2016]], "Alejandro Masrur": [0, ["A probabilistic scheduling framework for mixed-criticality systems", ["Alejandro Masrur"], "https://doi.org/10.1145/2897937.2897971", "dac", 2016]], "Anuj Pathania": [0, ["Distributed scheduling for many-cores using cooperative game theory", ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898009", "dac", 2016]], "Vanchinathan Venkataramani": [0, ["Distributed scheduling for many-cores using cooperative game theory", ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898009", "dac", 2016]], "Wen-Hung Huang": [0, ["Utilization bounds on allocating rate-monotonic scheduled multi-mode tasks on multiprocessor systems", ["Wen-Hung Huang", "Jian-Jia Chen"], "https://doi.org/10.1145/2897937.2898108", "dac", 2016], ["MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources", ["Wen-Hung Huang", "Jian-Jia Chen", "Jan Reineke"], "https://doi.org/10.1145/2897937.2898046", "dac", 2016]], "Jian-Jia Chen": [0, ["Utilization bounds on allocating rate-monotonic scheduled multi-mode tasks on multiprocessor systems", ["Wen-Hung Huang", "Jian-Jia Chen"], "https://doi.org/10.1145/2897937.2898108", "dac", 2016], ["MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources", ["Wen-Hung Huang", "Jian-Jia Chen", "Jan Reineke"], "https://doi.org/10.1145/2897937.2898046", "dac", 2016]], "Cunxi Yu": [3.476043772820958e-07, ["DAG-aware logic synthesis of datapaths", ["Cunxi Yu", "Maciej J. Ciesielski", "Mihir Choudhury", "Andrew Sullivan"], "https://doi.org/10.1145/2897937.2898000", "dac", 2016]], "Maciej J. Ciesielski": [0, ["DAG-aware logic synthesis of datapaths", ["Cunxi Yu", "Maciej J. Ciesielski", "Mihir Choudhury", "Andrew Sullivan"], "https://doi.org/10.1145/2897937.2898000", "dac", 2016]], "Mihir Choudhury": [0, ["DAG-aware logic synthesis of datapaths", ["Cunxi Yu", "Maciej J. Ciesielski", "Mihir Choudhury", "Andrew Sullivan"], "https://doi.org/10.1145/2897937.2898000", "dac", 2016]], "Andrew Sullivan": [0, ["DAG-aware logic synthesis of datapaths", ["Cunxi Yu", "Maciej J. Ciesielski", "Mihir Choudhury", "Andrew Sullivan"], "https://doi.org/10.1145/2897937.2898000", "dac", 2016]], "Guanwen Zhong": [0, ["Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators", ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Smail Niar"], "https://doi.org/10.1145/2897937.2898040", "dac", 2016]], "Yun Liang": [0, ["Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators", ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Smail Niar"], "https://doi.org/10.1145/2897937.2898040", "dac", 2016]], "Smail Niar": [0, ["Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators", ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Smail Niar"], "https://doi.org/10.1145/2897937.2898040", "dac", 2016]], "Ritchie Zhao": [0, ["Improving high-level synthesis with decoupled data structure optimization", ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "https://doi.org/10.1145/2897937.2898030", "dac", 2016]], "Gai Liu": [0, ["Improving high-level synthesis with decoupled data structure optimization", ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "https://doi.org/10.1145/2897937.2898030", "dac", 2016]], "Shreesha Srinath": [0, ["Improving high-level synthesis with decoupled data structure optimization", ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "https://doi.org/10.1145/2897937.2898030", "dac", 2016]], "Christopher Batten": [0, ["Improving high-level synthesis with decoupled data structure optimization", ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "https://doi.org/10.1145/2897937.2898030", "dac", 2016]], "Zhiru Zhang": [0, ["Improving high-level synthesis with decoupled data structure optimization", ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "https://doi.org/10.1145/2897937.2898030", "dac", 2016]], "Shane T. Fleming": [0, ["StitchUp: automatic control flow protection for high level synthesis circuits", ["Shane T. Fleming", "David B. Thomas"], "https://doi.org/10.1145/2897937.2898097", "dac", 2016]], "David B. Thomas": [0, ["StitchUp: automatic control flow protection for high level synthesis circuits", ["Shane T. Fleming", "David B. Thomas"], "https://doi.org/10.1145/2897937.2898097", "dac", 2016]], "Seyed Ali Rokni": [0, ["Plug-n-learn: automatic learning of computational algorithms in human-centered internet-of-things applications", ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "https://doi.org/10.1145/2897937.2898066", "dac", 2016]], "Hassan Ghasemzadeh": [0, ["Plug-n-learn: automatic learning of computational algorithms in human-centered internet-of-things applications", ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "https://doi.org/10.1145/2897937.2898066", "dac", 2016]], "Yu-Wen Jong": [0, ["A semantics-aware design for mounting remote sensors on mobile systems", ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"], "https://doi.org/10.1145/2897937.2897975", "dac", 2016]], "Tei-Wei Kuo": [0, ["A semantics-aware design for mounting remote sensors on mobile systems", ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"], "https://doi.org/10.1145/2897937.2897975", "dac", 2016]], "Piyali Goswami": [0, ["Re-target-able software power management framework using SoC data auto-generation", ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley Liu"], "https://doi.org/10.1145/2897937.2898085", "dac", 2016]], "Sushaanth Srirangapathi": [0, ["Re-target-able software power management framework using SoC data auto-generation", ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley Liu"], "https://doi.org/10.1145/2897937.2898085", "dac", 2016]], "Chetan Matad": [0, ["Re-target-able software power management framework using SoC data auto-generation", ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley Liu"], "https://doi.org/10.1145/2897937.2898085", "dac", 2016]], "Stanley Liu": [0, ["Re-target-able software power management framework using SoC data auto-generation", ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley Liu"], "https://doi.org/10.1145/2897937.2898085", "dac", 2016]], "Dandan Li": [0, ["Efficient design space exploration via statistical sampling and AdaBoost learning", ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "https://doi.org/10.1145/2897937.2898012", "dac", 2016]], "Shuzhen Yao": [0, ["Efficient design space exploration via statistical sampling and AdaBoost learning", ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "https://doi.org/10.1145/2897937.2898012", "dac", 2016]], "Yu-Hang Liu": [0, ["Efficient design space exploration via statistical sampling and AdaBoost learning", ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "https://doi.org/10.1145/2897937.2898012", "dac", 2016]], "Senzhang Wang": [1.1958061634231854e-06, ["Efficient design space exploration via statistical sampling and AdaBoost learning", ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "https://doi.org/10.1145/2897937.2898012", "dac", 2016]], "Xian-He Sun": [4.816740499791194e-07, ["Efficient design space exploration via statistical sampling and AdaBoost learning", ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "https://doi.org/10.1145/2897937.2898012", "dac", 2016]], "Mihai Sanduleanu": [0, ["Invited - Ultra low power integrated transceivers for near-field IoT", ["Mihai Sanduleanu", "Ibrahim Abe M. Elfadel"], "https://doi.org/10.1145/2897937.2907024", "dac", 2016]], "Ibrahim Abe M. Elfadel": [0, ["Invited - Ultra low power integrated transceivers for near-field IoT", ["Mihai Sanduleanu", "Ibrahim Abe M. Elfadel"], "https://doi.org/10.1145/2897937.2907024", "dac", 2016]], "Payam Heydari": [0, ["Invited - Integrated millimeter-wave/terahertz sensor systems for near-field IoT", ["Payam Heydari"], "https://doi.org/10.1145/2897937.2907985", "dac", 2016]], "Wayne Burleson": [0, ["Invited - Who is the major threat to tomorrow's security?: you, the hardware designer", ["Wayne Burleson", "Onur Mutlu", "Mohit Tiwari"], "https://doi.org/10.1145/2897937.2905022", "dac", 2016]], "Onur Mutlu": [0, ["Invited - Who is the major threat to tomorrow's security?: you, the hardware designer", ["Wayne Burleson", "Onur Mutlu", "Mohit Tiwari"], "https://doi.org/10.1145/2897937.2905022", "dac", 2016]], "Mohit Tiwari": [0, ["Invited - Who is the major threat to tomorrow's security?: you, the hardware designer", ["Wayne Burleson", "Onur Mutlu", "Mohit Tiwari"], "https://doi.org/10.1145/2897937.2905022", "dac", 2016]], "Zipeng Li": [0, ["High-level synthesis for micro-electrode-dot-array digital microfluidic biochips", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "https://doi.org/10.1145/2897937.2898028", "dac", 2016]], "Kelvin Yi-Tse Lai": [0, ["High-level synthesis for micro-electrode-dot-array digital microfluidic biochips", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "https://doi.org/10.1145/2897937.2898028", "dac", 2016]], "Po-Hsien Yu": [2.0983188520062868e-09, ["High-level synthesis for micro-electrode-dot-array digital microfluidic biochips", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "https://doi.org/10.1145/2897937.2898028", "dac", 2016]], "Tsung-Yi Ho": [0, ["High-level synthesis for micro-electrode-dot-array digital microfluidic biochips", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "https://doi.org/10.1145/2897937.2898028", "dac", 2016], ["Columba: co-layout synthesis for continuous-flow microfluidic biochips", ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2897997", "dac", 2016]], "Krishnendu Chakrabarty": [0, ["High-level synthesis for micro-electrode-dot-array digital microfluidic biochips", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "https://doi.org/10.1145/2897937.2898028", "dac", 2016]], "Chen-Yi Lee": [6.78825222166779e-06, ["High-level synthesis for micro-electrode-dot-array digital microfluidic biochips", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "https://doi.org/10.1145/2897937.2898028", "dac", 2016]], "Mengchu Li": [0, ["Columba: co-layout synthesis for continuous-flow microfluidic biochips", ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2897997", "dac", 2016]], "Juexiao Su": [0, ["A quantum annealing approach for boolean satisfiability problem", ["Juexiao Su", "Tianheng Tu", "Lei He"], "https://doi.org/10.1145/2897937.2897973", "dac", 2016]], "Tianheng Tu": [0, ["A quantum annealing approach for boolean satisfiability problem", ["Juexiao Su", "Tianheng Tu", "Lei He"], "https://doi.org/10.1145/2897937.2897973", "dac", 2016]], "Lei He": [0, ["A quantum annealing approach for boolean satisfiability problem", ["Juexiao Su", "Tianheng Tu", "Lei He"], "https://doi.org/10.1145/2897937.2897973", "dac", 2016]], "Prabal Basu": [0, ["SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost", ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2898100", "dac", 2016]], "Shamik Saha": [0, ["SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost", ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2898100", "dac", 2016]], "Hadi Asghari Moghaddam": [0, ["VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency", ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "https://doi.org/10.1145/2897937.2898109", "dac", 2016]], "Hamid Reza Ghasemi": [0, ["VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency", ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "https://doi.org/10.1145/2897937.2898109", "dac", 2016]], "Abhishek Arvind Sinkar": [0, ["VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency", ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "https://doi.org/10.1145/2897937.2898109", "dac", 2016]], "Indrani Paul": [0, ["VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency", ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "https://doi.org/10.1145/2897937.2898109", "dac", 2016]], "Nam Sung Kim": [0.9872660338878632, ["VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency", ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "https://doi.org/10.1145/2897937.2898109", "dac", 2016]], "Tianyu Jia": [0, ["Exploration of associative power management with instruction governed operation for ultra-low power design", ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/2897937.2898021", "dac", 2016]], "Yuanbo Fan": [0, ["Exploration of associative power management with instruction governed operation for ultra-low power design", ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/2897937.2898021", "dac", 2016]], "Russ Joseph": [0, ["Exploration of associative power management with instruction governed operation for ultra-low power design", ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/2897937.2898021", "dac", 2016]], "Jie Gu": [0.031336999498307705, ["Exploration of associative power management with instruction governed operation for ultra-low power design", ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/2897937.2898021", "dac", 2016]], "Xiang Chen": [0, ["MORPh: mobile OLED-friendly recording and playback system for low power video streaming", ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898047", "dac", 2016]], "Jiachen Mao": [0, ["MORPh: mobile OLED-friendly recording and playback system for low power video streaming", ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898047", "dac", 2016]], "Jiafei Gao": [0, ["MORPh: mobile OLED-friendly recording and playback system for low power video streaming", ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898047", "dac", 2016]], "Zewei Li": [0, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016]], "Yongpan Liu": [0, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016], ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Daming Zhang": [0, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016], ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Chun Jason Xue": [0, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016], ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016], ["Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM", ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "https://doi.org/10.1145/2897937.2898106", "dac", 2016]], "Zhangyuan Wang": [4.5770574830239497e-11, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016]], "Xin Shi": [0, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016]], "Wenyu Sun": [0.0013258533726911992, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016]], "Jiwu Shu": [0, ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", "dac", 2016]], "Amin Rezaei": [0, ["Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age", ["Amin Rezaei", "Danella Zhao", "Masoud Daneshtalab", "Hongyi Wu"], "https://doi.org/10.1145/2897937.2898090", "dac", 2016]], "Danella Zhao": [0, ["Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age", ["Amin Rezaei", "Danella Zhao", "Masoud Daneshtalab", "Hongyi Wu"], "https://doi.org/10.1145/2897937.2898090", "dac", 2016]], "Masoud Daneshtalab": [0, ["Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age", ["Amin Rezaei", "Danella Zhao", "Masoud Daneshtalab", "Hongyi Wu"], "https://doi.org/10.1145/2897937.2898090", "dac", 2016]], "Hongyi Wu": [3.238122303628188e-06, ["Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age", ["Amin Rezaei", "Danella Zhao", "Masoud Daneshtalab", "Hongyi Wu"], "https://doi.org/10.1145/2897937.2898090", "dac", 2016]], "Hehe Li": [0, ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Chenchen Fu": [0, ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Donglai Xiang": [0, ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Jinshan Yue": [0, ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Jinyang Li": [0, ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", "dac", 2016]], "Paolo Mantovani": [0, ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", "dac", 2016]], "Emilio G. Cota": [0, ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", "dac", 2016]], "Kevin Tien": [0, ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", "dac", 2016]], "Christian Pilato": [0, ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", "dac", 2016]], "Giuseppe Di Guglielmo": [0, ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", "dac", 2016]], "Kenneth L. Shepard": [0, ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", "dac", 2016]], "Jan Reineke": [0, ["MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources", ["Wen-Hung Huang", "Jian-Jia Chen", "Jan Reineke"], "https://doi.org/10.1145/2897937.2898046", "dac", 2016]], "Shin-Haeng Kang": [0.3427427038550377, ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", "dac", 2016]], "Duseok Kang": [0.9933034181594849, ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", "dac", 2016]], "Hoeseok Yang": [0.9946398288011551, ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", "dac", 2016]], "Soonhoi Ha": [1, ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", "dac", 2016]], "Bruno Bodin": [0, ["Optimal and fast throughput evaluation of CSDF", ["Bruno Bodin", "Alix Munier Kordon", "Benoit Dupont de Dinechin"], "https://doi.org/10.1145/2897937.2898056", "dac", 2016]], "Alix Munier Kordon": [0, ["Optimal and fast throughput evaluation of CSDF", ["Bruno Bodin", "Alix Munier Kordon", "Benoit Dupont de Dinechin"], "https://doi.org/10.1145/2897937.2898056", "dac", 2016]], "Benoit Dupont de Dinechin": [0, ["Optimal and fast throughput evaluation of CSDF", ["Bruno Bodin", "Alix Munier Kordon", "Benoit Dupont de Dinechin"], "https://doi.org/10.1145/2897937.2898056", "dac", 2016]], "Hongwei Wang": [9.227629860220077e-08, ["An expected hypervolume improvement algorithm for architectural exploration of embedded processors", ["Hongwei Wang", "Jinglin Shi", "Ziyuan Zhu"], "https://doi.org/10.1145/2897937.2897983", "dac", 2016]], "Jinglin Shi": [0, ["An expected hypervolume improvement algorithm for architectural exploration of embedded processors", ["Hongwei Wang", "Jinglin Shi", "Ziyuan Zhu"], "https://doi.org/10.1145/2897937.2897983", "dac", 2016]], "Ziyuan Zhu": [0, ["An expected hypervolume improvement algorithm for architectural exploration of embedded processors", ["Hongwei Wang", "Jinglin Shi", "Ziyuan Zhu"], "https://doi.org/10.1145/2897937.2897983", "dac", 2016]], "James Howe": [0, ["Standard lattices in hardware", ["James Howe", "Ciara Moore", "Maire ONeill", "Francesco Regazzoni", "Tim Guneysu", "K. Beeden"], "https://doi.org/10.1145/2897937.2898037", "dac", 2016]], "Ciara Moore": [0, ["Standard lattices in hardware", ["James Howe", "Ciara Moore", "Maire ONeill", "Francesco Regazzoni", "Tim Guneysu", "K. Beeden"], "https://doi.org/10.1145/2897937.2898037", "dac", 2016]], "Maire ONeill": [0, ["Standard lattices in hardware", ["James Howe", "Ciara Moore", "Maire ONeill", "Francesco Regazzoni", "Tim Guneysu", "K. Beeden"], "https://doi.org/10.1145/2897937.2898037", "dac", 2016]], "Francesco Regazzoni": [0, ["Standard lattices in hardware", ["James Howe", "Ciara Moore", "Maire ONeill", "Francesco Regazzoni", "Tim Guneysu", "K. Beeden"], "https://doi.org/10.1145/2897937.2898037", "dac", 2016]], "Tim Guneysu": [0, ["Standard lattices in hardware", ["James Howe", "Ciara Moore", "Maire ONeill", "Francesco Regazzoni", "Tim Guneysu", "K. Beeden"], "https://doi.org/10.1145/2897937.2898037", "dac", 2016]], "K. Beeden": [0, ["Standard lattices in hardware", ["James Howe", "Ciara Moore", "Maire ONeill", "Francesco Regazzoni", "Tim Guneysu", "K. Beeden"], "https://doi.org/10.1145/2897937.2898037", "dac", 2016]], "Dean Sullivan": [0, ["Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity", ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2898098", "dac", 2016]], "Orlando Arias": [0, ["Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity", ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2898098", "dac", 2016]], "Per Larsen": [0, ["Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity", ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2898098", "dac", 2016]], "Jin Miao": [0, ["Practical public PUF enabled by solving max-flow problem on chip", ["Meng Li", "Jin Miao", "Kai Zhong", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898067", "dac", 2016]], "Kai Zhong": [0, ["Practical public PUF enabled by solving max-flow problem on chip", ["Meng Li", "Jin Miao", "Kai Zhong", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898067", "dac", 2016]], "Yujie Wang": [0.0002734198424150236, ["The cat and mouse in split manufacturing", ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/2897937.2898104", "dac", 2016]], "Pu Chen": [0, ["The cat and mouse in split manufacturing", ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/2897937.2898104", "dac", 2016]], "Jeyavijayan Rajendran": [0, ["The cat and mouse in split manufacturing", ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/2897937.2898104", "dac", 2016]], "Shivam Swami": [0, ["SECRET: smartly EnCRypted energy efficient non-volatile memories", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/2897937.2898087", "dac", 2016]], "Joydeep Rakshit": [0, ["SECRET: smartly EnCRypted energy efficient non-volatile memories", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/2897937.2898087", "dac", 2016]], "Kartik Mohanram": [0, ["SECRET: smartly EnCRypted energy efficient non-volatile memories", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/2897937.2898087", "dac", 2016]], "Abhishek Basak": [0, ["Exploiting design-for-debug for flexible SoC security architecture", ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"], "https://doi.org/10.1145/2897937.2898020", "dac", 2016]], "Swarup Bhunia": [0, ["Exploiting design-for-debug for flexible SoC security architecture", ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"], "https://doi.org/10.1145/2897937.2898020", "dac", 2016]], "Sandip Ray": [0, ["Exploiting design-for-debug for flexible SoC security architecture", ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"], "https://doi.org/10.1145/2897937.2898020", "dac", 2016]], "Matthew Poremba": [0, ["Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision", ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898024", "dac", 2016]], "Tao Zhang": [0, ["Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision", ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898024", "dac", 2016]], "Shaodi Wang": [1.7658360320638167e-06, ["MTJ variation monitor-assisted adaptive MRAM write", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", "dac", 2016]], "Hochul Lee": [0.994741216301918, ["MTJ variation monitor-assisted adaptive MRAM write", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", "dac", 2016]], "Cecile Grezes": [0, ["MTJ variation monitor-assisted adaptive MRAM write", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", "dac", 2016]], "Pedram Khalili": [0, ["MTJ variation monitor-assisted adaptive MRAM write", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", "dac", 2016]], "Kang L. Wang": [0.004616012214682996, ["MTJ variation monitor-assisted adaptive MRAM write", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", "dac", 2016]], "Puneet Gupta": [0, ["MTJ variation monitor-assisted adaptive MRAM write", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", "dac", 2016]], "Xunchao Chen": [0, ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Navid Khoshavi": [0, ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Jian Zhou": [0, ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Dan Huang": [0, ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Ronald F. DeMara": [0, ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Jun Wang": [0.07243982143700123, ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", "dac", 2016]], "Huizhang Luo": [0, ["Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM", ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "https://doi.org/10.1145/2897937.2898106", "dac", 2016]], "Liang Shi": [0, ["Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM", ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "https://doi.org/10.1145/2897937.2898106", "dac", 2016]], "Qingfeng Zhuge": [0, ["Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM", ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "https://doi.org/10.1145/2897937.2898106", "dac", 2016]], "Deshan Zhang": [0, ["Write-back aware shared last-level cache management for hybrid main memory", ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "https://doi.org/10.1145/2897937.2898110", "dac", 2016]], "Lei Ju": [0.001596404705196619, ["Write-back aware shared last-level cache management for hybrid main memory", ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "https://doi.org/10.1145/2897937.2898110", "dac", 2016]], "Mengying Zhao": [0, ["Write-back aware shared last-level cache management for hybrid main memory", ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "https://doi.org/10.1145/2897937.2898110", "dac", 2016]], "Xiang Gao": [0, ["Write-back aware shared last-level cache management for hybrid main memory", ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "https://doi.org/10.1145/2897937.2898110", "dac", 2016]], "Zhiping Jia": [0, ["Write-back aware shared last-level cache management for hybrid main memory", ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "https://doi.org/10.1145/2897937.2898110", "dac", 2016]], "Shuangchen Li": [0, ["Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories", ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898064", "dac", 2016]], "Qiaosha Zou": [0, ["Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories", ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898064", "dac", 2016]], "Jishen Zhao": [0, ["Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories", ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898064", "dac", 2016]], "Yu Lu": [0, ["Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories", ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898064", "dac", 2016]], "Alfred L. Crouch": [0, ["Invited - A box of dots: using scan-based path delay test for timing verification", ["Alfred L. Crouch", "John C. Potter"], "https://doi.org/10.1145/2897937.2905001", "dac", 2016]], "John C. Potter": [0, ["Invited - A box of dots: using scan-based path delay test for timing verification", ["Alfred L. Crouch", "John C. Potter"], "https://doi.org/10.1145/2897937.2905001", "dac", 2016]]}