Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec 13 19:31:37 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file vga_blocks_sprite_top_control_sets_placed.rpt
| Design       : vga_blocks_sprite_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              63 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              22 |            9 |
| Yes          | No                    | Yes                    |              98 |           42 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|   Clock Signal  |                                    Enable Signal                                    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------+-------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|  clk25_BUFG     |                                                                                     |                     |                1 |              1 |
|  clk25_BUFG     | KB/U1/bit_count                                                                     | U12/AR[0]           |                1 |              4 |
|  cclk_BUFG      |                                                                                     | U12/AR[0]           |                4 |              5 |
|  clk25_BUFG     | KB/U1/keyval2s_2                                                                    | U12/AR[0]           |                2 |              8 |
|  clk25_BUFG     | U4/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0_i_1_n_0    |                     |                1 |              8 |
|  clk25_BUFG     | KB/U1/keyval1s_3                                                                    | U12/AR[0]           |                2 |              8 |
|  cclk_BUFG      | U12/E[0]                                                                            | U11/addr[8]_i_1_n_0 |                3 |              9 |
|  cclk_BUFG      | U11/dcv_0                                                                           | U12/AR[0]           |                4 |              9 |
|  U1/CLK         | KB/U1/keyval2s_reg[6]_0[0]                                                          | U12/AR[0]           |                6 |             10 |
|  clk25_BUFG     | KB/U1/shift2_1                                                                      | U12/AR[0]           |                4 |             10 |
|  cclk_BUFG      | KB/U1/E[0]                                                                          | U12/AR[0]           |                6 |             10 |
|  clk25_BUFG     | KB/U1/shift1_0                                                                      | U12/AR[0]           |                3 |             10 |
|  clk25_BUFG     | U2/E[0]                                                                             | U12/AR[0]           |                7 |             10 |
|  clk25_BUFG     | U4/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                     |                4 |             16 |
|  clk25_BUFG     | U4/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                     |                4 |             16 |
|  cclk_BUFG      | U11/r1bv                                                                            | U12/AR[0]           |                7 |             19 |
|  mclk_IBUF_BUFG |                                                                                     | U12/AR[0]           |                5 |             19 |
|  cclk_BUFG      | U11/ypix_ball0                                                                      |                     |                9 |             22 |
|  clk25_BUFG     |                                                                                     | U12/AR[0]           |               16 |             39 |
+-----------------+-------------------------------------------------------------------------------------+---------------------+------------------+----------------+


