#
# Created by System Generator     Fri Jun 28 14:22:30 2013
#
# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator.
#

source SgIseProject.tcl

namespace eval ::xilinx::dsptool::iseproject::param {

    set Project {fft_wideband_real_core_cw}
    set Family {Virtex6}
    set Device {xc6vsx475t}
    set Package {ff1759}
    set Speed {-1}
    set HDLLanguage {vhdl}
    set SynthesisTool {XST}
    set Simulator {Modelsim-SE}
    set ReadCores False
    set MapEffortLevel {High}
    set ParEffortLevel {High}
    set Frequency {200}
    set ProjectFiles {
        {{fft_wideband_real_core_cw.vhd} -view Implementation}
        {{fft_wideband_real_core.vhd} -view Implementation}
        {{fft_wideband_real_core_cw.ucf}}
        {{bmg_33_f08ed8d923017290.mif}}
        {{dmg_43_4c2af906a9fb6bfd.mif}}
        {{bmg_33_09681c92e065dda4.mif}}
        {{bmg_33_eb334a829612c406.mif}}
        {{bmg_33_b7aed820f80ce287.mif}}
        {{bmg_33_ccbad9e7653c37d5.mif}}
        {{bmg_33_0805889d6ca9a74e.mif}}
        {{dmg_43_0ab1440d274234e9.mif}}
        {{bmg_33_d14b03a36f18dd46.mif}}
        {{bmg_33_859211ccdc87ea54.mif}}
        {{bmg_33_9d98a093602ca0e4.mif}}
        {{bmg_33_d9c93b1284ba91ff.mif}}
        {{dmg_43_2390721a2deaa625.mif}}
        {{bmg_33_21ca4c06e10fd7d0.mif}}
        {{bmg_33_d28f72fe6cf5c024.mif}}
        {{bmg_33_38a64c7a551bb977.mif}}
        {{bmg_33_1f0e3aab9b54b7b7.mif}}
        {{bmg_33_32cbeeec23b2f4b8.mif}}
        {{bmg_33_2ebc23f2386fc448.mif}}
        {{bmg_33_80823b94d01efd46.mif}}
        {{dmg_43_9eb5145f86f85d4c.mif}}
        {{bmg_33_764dd2d9d2256da6.mif}}
        {{bmg_33_e1be7f8591447d79.mif}}
        {{dmg_43_9b60decaec7893b3.mif}}
        {{bmg_33_7cf121805e7572cc.mif}}
        {{bmg_33_4fe2a37f7087035d.mif}}
        {{bmg_33_20e717c89c14bf34.mif}}
        {{bmg_33_11bc2c3f0146b817.mif}}
        {{bmg_33_452a0977f97e6048.mif}}
        {{bmg_33_2d2eeeb828b94e80.mif}}
        {{bmg_33_11dcddc4415b1a61.mif}}
        {{bmg_33_01c5b2878838b56f.mif}}
        {{bmg_33_55f78a064571c9b0.mif}}
        {{bmg_33_8972a00a58d53df2.mif}}
        {{dmg_43_6295a3007e518f01.mif}}
        {{bmg_33_d22f2f04a8171e96.mif}}
        {{bmg_33_407dab803726e969.mif}}
        {{/home/observer/projects/eovsa/src/fft_wideband_real_core.mdl}}
    }
    set TopLevelModule {fft_wideband_real_core_cw}
    set SynthesisConstraintsFile {fft_wideband_real_core_cw.xcf}
    set ImplementationStopView {Structural}
    set ProjectGenerator {SysgenDSP}
}
::xilinx::dsptool::iseproject::create
