{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436477206576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436477206592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 18:26:46 2015 " "Processing started: Thu Jul 09 18:26:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436477206592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436477206592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controleMIPS -c controleMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off controleMIPS -c controleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436477206592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436477207013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlemips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleMIPS-controleMIPS_op " "Found design unit 1: controleMIPS-controleMIPS_op" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436477207701 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleMIPS " "Found entity 1: controleMIPS" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436477207701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436477207701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controleMIPS " "Elaborating entity \"controleMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436477207763 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpDsig controleMIPS.vhd(140) " "VHDL Process Statement warning at controleMIPS.vhd(140): signal \"JumpDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchEQDsig controleMIPS.vhd(141) " "VHDL Process Statement warning at controleMIPS.vhd(141): signal \"BranchEQDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchNEDsig controleMIPS.vhd(141) " "VHDL Process Statement warning at controleMIPS.vhd(141): signal \"BranchNEDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpDsig controleMIPS.vhd(142) " "VHDL Process Statement warning at controleMIPS.vhd(142): signal \"JumpDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchEQDsig controleMIPS.vhd(142) " "VHDL Process Statement warning at controleMIPS.vhd(142): signal \"BranchEQDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchNEDsig controleMIPS.vhd(142) " "VHDL Process Statement warning at controleMIPS.vhd(142): signal \"BranchNEDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equalD controleMIPS.vhd(143) " "VHDL Process Statement warning at controleMIPS.vhd(143): signal \"equalD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchEQDsig controleMIPS.vhd(143) " "VHDL Process Statement warning at controleMIPS.vhd(143): signal \"BranchEQDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchNEDsig controleMIPS.vhd(143) " "VHDL Process Statement warning at controleMIPS.vhd(143): signal \"BranchNEDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpDsig controleMIPS.vhd(144) " "VHDL Process Statement warning at controleMIPS.vhd(144): signal \"JumpDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDstD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"RegDstD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWriteD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"RegWriteD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoRegD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"MemtoRegD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWriteD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"MemWriteD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"ALUsrcD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BranchEQDsig controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"BranchEQDsig\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BranchNEDsig controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"BranchNEDsig\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JumpDsig controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"JumpDsig\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControlD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"ALUControlD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[0\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[0\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[1\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[1\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[2\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[2\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[3\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[3\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpDsig controleMIPS.vhd(37) " "Inferred latch for \"JumpDsig\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchNEDsig controleMIPS.vhd(37) " "Inferred latch for \"BranchNEDsig\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchEQDsig controleMIPS.vhd(37) " "Inferred latch for \"BranchEQDsig\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcD controleMIPS.vhd(37) " "Inferred latch for \"ALUsrcD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWriteD controleMIPS.vhd(37) " "Inferred latch for \"MemWriteD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoRegD controleMIPS.vhd(37) " "Inferred latch for \"MemtoRegD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207763 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteD controleMIPS.vhd(37) " "Inferred latch for \"RegWriteD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207779 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDstD controleMIPS.vhd(37) " "Inferred latch for \"RegDstD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436477207779 "|controleMIPS"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegWriteD\$latch " "Latch RegWriteD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemtoRegD\$latch " "Latch MemtoRegD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[0\]\$latch " "Latch ALUControlD\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[4\] " "Ports D and ENA on the latch are fed by the same signal Funct\[4\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[1\]\$latch " "Latch ALUControlD\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[2\]\$latch " "Latch ALUControlD\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[1\] " "Ports D and ENA on the latch are fed by the same signal Op\[1\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[3\]\$latch " "Latch ALUControlD\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[4\] " "Ports D and ENA on the latch are fed by the same signal Funct\[4\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUsrcD\$latch " "Latch ALUsrcD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegDstD\$latch " "Latch RegDstD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[1\] " "Ports D and ENA on the latch are fed by the same signal Op\[1\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BranchNEDsig " "Latch BranchNEDsig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BranchEQDsig " "Latch BranchEQDsig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436477208386 ""}  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436477208386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemWriteD GND " "Pin \"MemWriteD\" is stuck at GND" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436477208445 "|controleMIPS|MemWriteD"} { "Warning" "WMLS_MLS_STUCK_PIN" "JumpD GND " "Pin \"JumpD\" is stuck at GND" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436477208445 "|controleMIPS|JumpD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCsrcD\[1\] GND " "Pin \"PCsrcD\[1\]\" is stuck at GND" {  } { { "controleMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/controleMIPS/controleMIPS.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436477208445 "|controleMIPS|PCsrcD[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1436477208445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436477208952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436477208952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436477209023 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436477209023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436477209023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436477209023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436477209070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 18:26:49 2015 " "Processing ended: Thu Jul 09 18:26:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436477209070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436477209070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436477209070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436477209070 ""}
