// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1936\sampleModel1936_3_sub\Mysubsystem_24.v
// Created: 2024-08-15 17:44:22
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_24
// Source Path: sampleModel1936_3_sub/Subsystem/Mysubsystem_24
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_24
          (In1,
           Out1,
           Out4);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out4;  // uint8


  wire [15:0] cfblk127_out1;  // ufix16_En7
  wire cfblk3_out1;
  wire [7:0] cfblk179_out1;  // uint8


  assign Out1 = In1;

  assign cfblk127_out1 = {1'b0, {In1, 7'b0000000}};



  cfblk3 u_cfblk3 (.u(cfblk127_out1),  // ufix16_En7
                   .y(cfblk3_out1)
                   );

  assign cfblk179_out1 = {7'b0, cfblk3_out1};



  assign Out4 = cfblk179_out1;

endmodule  // Mysubsystem_24

