-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_sobel is
port (
    INPUT_STREAMINPUT_STREAM_V_data_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    INPUT_STREAMINPUT_STREAM_V_keep_V_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    INPUT_STREAMINPUT_STREAM_V_strb_V_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    INPUT_STREAMINPUT_STREAM_V_user_V_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAMINPUT_STREAM_V_last_V_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAMINPUT_STREAM_V_id_V_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAMINPUT_STREAM_V_dest_V_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAMOUTPUT_STREAM_V_data_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    OUTPUT_STREAMOUTPUT_STREAM_V_keep_V_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    OUTPUT_STREAMOUTPUT_STREAM_V_strb_V_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    OUTPUT_STREAMOUTPUT_STREAM_V_user_V_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAMOUTPUT_STREAM_V_last_V_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAMOUTPUT_STREAM_V_id_V_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAMOUTPUT_STREAM_V_dest_V_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC );
end;


architecture behav of hls_sobel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hls_sobel,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12tcsg325-1q,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2018_2}";

    signal ap_rst_n_inv : STD_LOGIC;


begin




    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

end behav;
