// Seed: 3652868889
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    output supply0 id_6
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri id_1,
    output supply0 id_2,
    input wand id_3,
    output uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input tri0 id_7
);
  logic [7:0] id_9;
  assign id_6 = 1'b0;
  module_0 modCall_1 ();
  assign id_9[1'd0] = id_3 ? 1 : 1;
endmodule
