{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\"builtin.module\"() ({\n",
      "  \"toy.func\"() ({\n",
      "    %0 = \"toy.constant\"() {\"value\" = dense<[[1, 2, 3], [4, 5, 6]]> : tensor<2x3xi32>} : () -> tensor<2x3xi32>\n",
      "    %1 = \"toy.reshape\"(%0) : (tensor<2x3xi32>) -> tensor<2x3xi32>\n",
      "    \"toy.print\"(%1) : (tensor<2x3xi32>) -> ()\n",
      "    \"toy.return\"() : () -> ()\n",
      "  }) {\"sym_name\" = \"main\", \"function_type\" = () -> ()} : () -> ()\n",
      "}) : () -> ()\n",
      "\n",
      ".text\n",
      ".bss \n",
      "heap:\n",
      ".space 100\n",
      ".data \n",
      "main.a:\n",
      ".word 0x2\n",
      ".word 0x2\n",
      ".word 0x3\n",
      ".word 0x6\n",
      ".word 0x1\n",
      ".word 0x2\n",
      ".word 0x3\n",
      ".word 0x4\n",
      ".word 0x5\n",
      ".word 0x6\n",
      ".text \n",
      "main:\n",
      "\tli\t%0, 83\n",
      "\tli\t%1, 5\n",
      "\tmul\t%2, %0, %1\n",
      "\tli\t%3, 10\n",
      "\tadd\t%4, %2, %3\n",
      "\tprint\t%4\n",
      "\tli\t%5, main.a\n",
      "\tprint\t%5\n",
      "\tlw\t%6, %5, 0\n",
      "\tprint\t%6\n",
      "\tli\ta7, 93\n",
      "\tscall\n",
      "\n",
      "\n",
      "\u001b[34m\u001b[1m[CPU] Started running from example.asm:.text at heap (0x100) + 0x8c\u001b[0m\n",
      "Program(name=example.asm,sections=set(),base=['.text', '.bss', '.data', '.text'])\n",
      "\u001b[34m\u001b[1m   Running 0x0000018C:\u001b[0m li %0, 83\n",
      "\u001b[34m\u001b[1m   Running 0x00000190:\u001b[0m li %1, 5\n",
      "\u001b[34m\u001b[1m   Running 0x00000194:\u001b[0m mul %2, %0, %1\n",
      "\u001b[34m\u001b[1m   Running 0x00000198:\u001b[0m li %3, 10\n",
      "\u001b[34m\u001b[1m   Running 0x0000019C:\u001b[0m add %4, %2, %3\n",
      "\u001b[34m\u001b[1m   Running 0x000001A0:\u001b[0m print %4\n",
      "register %4 contains value 425\n",
      "\u001b[34m\u001b[1m   Running 0x000001A4:\u001b[0m li %5, main.a\n",
      "\u001b[34m\u001b[1m   Running 0x000001A8:\u001b[0m print %5\n",
      "register %5 contains value 356\n",
      "\u001b[34m\u001b[1m   Running 0x000001AC:\u001b[0m lw %6, %5, 0\n",
      "\u001b[34m\u001b[1m   Running 0x000001B0:\u001b[0m print %6\n",
      "register %6 contains value 2\n",
      "\u001b[34m\u001b[1m   Running 0x000001B4:\u001b[0m li a7, 93\n",
      "\u001b[34m\u001b[1m   Running 0x000001B8:\u001b[0m scall \n",
      "\u001b[34m\u001b[1m[CPU] Program exited with code 0\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "from pathlib import Path\n",
    "\n",
    "from xdsl.ir import MLContext, Region\n",
    "from xdsl.dialects.builtin import ModuleOp\n",
    "from xdsl.printer import Printer\n",
    "\n",
    "from toy.dialect import Toy\n",
    "from toy.helpers import parse as parse_toy, print_module\n",
    "\n",
    "from riscv.riscv_ssa import LabelOp, LIOp, MULOp, AddOp, ECALLOp, RISCVSSA, DirectiveOp, LWOp, PrintOp\n",
    "from riscv.emulator_iop import run_riscv, print_riscv_ssa\n",
    "\n",
    "### WIP\n",
    "\n",
    "example = \"\"\"\n",
    "def main() {\n",
    "  var a<2, 3> = [[1, 2, 3], [4, 5, 6]];\n",
    "  # var b<2, 3> = [1, 2, 3, 4, 5, 6];\n",
    "  # var c = a + b;\n",
    "  print(a);\n",
    "}\n",
    "\"\"\"\n",
    "\n",
    "### WIP\n",
    "\n",
    "context = MLContext()\n",
    "\n",
    "context.register_dialect(Toy)\n",
    "context.register_dialect(RISCVSSA)\n",
    "\n",
    "printer = Printer(target=Printer.Target.MLIR)\n",
    "\n",
    "### WIP\n",
    "\n",
    "module = parse_toy(example)\n",
    "print_module(module)\n",
    "print()\n",
    "\n",
    "\n",
    "### WIP\n",
    "\n",
    "module = ModuleOp.from_region_or_ops([\n",
    "    DirectiveOp.get(\".bss\", \"\"), # bss stands for block starting symbol\n",
    "    LabelOp.get(\"heap\"),\n",
    "    DirectiveOp.get(\".space\", \"100\"),    \n",
    "    DirectiveOp.get(\".data\", \"\"),\n",
    "    LabelOp.get(\"main.a\"),\n",
    "    DirectiveOp.get(\".word\", \"0x2\"),\n",
    "    DirectiveOp.get(\".word\", \"0x2\"),\n",
    "    DirectiveOp.get(\".word\", \"0x3\"),\n",
    "    DirectiveOp.get(\".word\", \"0x6\"),\n",
    "    DirectiveOp.get(\".word\", \"0x1\"),\n",
    "    DirectiveOp.get(\".word\", \"0x2\"),\n",
    "    DirectiveOp.get(\".word\", \"0x3\"),\n",
    "    DirectiveOp.get(\".word\", \"0x4\"),\n",
    "    DirectiveOp.get(\".word\", \"0x5\"),\n",
    "    DirectiveOp.get(\".word\", \"0x6\"),\n",
    "    DirectiveOp.get(\".text\", \"\"),\n",
    "    LabelOp.get('main'),\n",
    "    a0  := LIOp.get(83),\n",
    "    a1  := LIOp.get(5),\n",
    "    mul := MULOp.get(a0, a1),\n",
    "    a2  := LIOp.get(10),\n",
    "    add := AddOp.get(mul, a2),\n",
    "    PrintOp.get(add), # debug instruction to print register contents\n",
    "    data_ptr := LIOp.get(\"main.a\"),\n",
    "    PrintOp.get(data_ptr),\n",
    "    data := LWOp.get(data_ptr, 0),\n",
    "    PrintOp.get(data),\n",
    "    # perform the \"exit\" syscall, opcode 93\n",
    "    ECALLOp.get(93)\n",
    "])\n",
    "\n",
    "### WIP\n",
    "\n",
    "print(print_riscv_ssa(module))\n",
    "print()\n",
    "\n",
    "### WIP\n",
    "\n",
    "run_riscv(print_riscv_ssa(module), unlimited_regs=True)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\"builtin.module\"() ({\n",
      "  \"riscv_ssa.directive\"() {\"label\" = \".bss\", \"value\" = \"\"} : () -> ()\n",
      "  \"riscv_ssa.label\"() {\"label\" = #riscv.label<heap>} : () -> ()\n",
      "  \"riscv_ssa.directive\"() {\"label\" = \".space\", \"value\" = \"16k\"} : () -> ()\n",
      "  \"riscv_ssa.directive\"() {\"label\" = \".data\", \"value\" = \"\"} : () -> ()\n",
      "  \"riscv_ssa.label\"() {\"label\" = #riscv.label<main.a.data>} : () -> ()\n",
      "  \"riscv_ssa.directive\"() {\"label\" = \".words\", \"value\" = \"0x6, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6\"} : () -> ()\n",
      "  \"riscv_ssa.label\"() {\"label\" = #riscv.label<main.a.shape>} : () -> ()\n",
      "  \"riscv_ssa.directive\"() {\"label\" = \".words\", \"value\" = \"0x2, 0x2, 0x3\"} : () -> ()\n",
      "  \"riscv_ssa.label\"() {\"label\" = #riscv.label<main.b.data>} : () -> ()\n",
      "  \"riscv_ssa.directive\"() {\"label\" = \".words\", \"value\" = \"0x6, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6\"} : () -> ()\n",
      "  \"riscv_ssa.label\"() {\"label\" = #riscv.label<main.b.shape>} : () -> ()\n",
      "  \"riscv_ssa.directive\"() {\"label\" = \".text\", \"value\" = \"\"} : () -> ()\n",
      "  \"riscv_ssa.label\"() {\"label\" = #riscv.label<main>} : () -> ()\n",
      "  %6 = \"riscv_ssa.li\"() {\"immediate\" = #riscv.label<main.a.shape>} : () -> #riscv_ssa.reg\n",
      "  %7 = \"riscv_ssa.li\"() {\"immediate\" = #riscv.label<main.a.data>} : () -> #riscv_ssa.reg\n",
      "  %8 = \"riscv_ssa.lw\"(%6) {\"immediate\" = 0 : i32} : (#riscv_ssa.reg) -> #riscv_ssa.reg\n",
      "  %9 = \"riscv_ssa.lw\"(%7) {\"immediate\" = 0 : i32} : (#riscv_ssa.reg) -> #riscv_ssa.reg\n",
      "  %10 = \"riscv_ssa.li\"() {\"immediate\" = 82 : i32} : () -> #riscv_ssa.reg\n",
      "  %11 = \"riscv_ssa.li\"() {\"immediate\" = 5 : i32} : () -> #riscv_ssa.reg\n",
      "  %12 = \"riscv_ssa.mul\"(%10, %11) : (#riscv_ssa.reg, #riscv_ssa.reg) -> #riscv_ssa.reg\n",
      "  %13 = \"riscv_ssa.li\"() {\"immediate\" = 10 : i32} : () -> #riscv_ssa.reg\n",
      "  %14 = \"riscv_ssa.add\"(%12, %13) : (#riscv_ssa.reg, #riscv_ssa.reg) -> #riscv_ssa.reg\n",
      "  %15 = \"riscv_ssa.ecall\"() {\"syscall_num\" = 93 : i32} : () -> #riscv_ssa.reg\n",
      "}) : () -> ()\n"
     ]
    }
   ],
   "source": [
    "from xdsl.ir import Operation, SSAValue\n",
    "\n",
    "def bla(ops: tuple[Operation, ...]) -> ModuleOp:\n",
    "    return ModuleOp.from_region_or_ops(list(ops))\n",
    "\n",
    "module = bla((\n",
    "    LabelOp.get('main'),\n",
    "    a0  := LIOp.get(83),\n",
    "    a1  := LIOp.get(5),\n",
    "    mul := MULOp.get(a0, a1),\n",
    "    a2  := LIOp.get(10),\n",
    "    add := AddOp.get(mul, a2),\n",
    "    PrintOp.get(add), # debug instruction to print register contents\n",
    "    # perform the \"exit\" syscall, opcode 93\n",
    "    ECALLOp.get(93)\n",
    "))\n",
    "\n",
    "risc_v_module = bla((\n",
    "    DirectiveOp.get(\".bss\", \"\"), # bss is standard name for heap\n",
    "    LabelOp.get(\"heap\"),\n",
    "    DirectiveOp.get(\".space\", \"16k\"),\n",
    "    DirectiveOp.get(\".data\", \"\"),\n",
    "    LabelOp.get(\"main.a.data\"),\n",
    "    DirectiveOp.get(\".words\", \"0x6, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6\"),\n",
    "    LabelOp.get(\"main.a.shape\"),\n",
    "    DirectiveOp.get(\".words\", \"0x2, 0x2, 0x3\"),\n",
    "    LabelOp.get(\"main.b.data\"),\n",
    "    DirectiveOp.get(\".words\", \"0x6, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6\"),\n",
    "    LabelOp.get(\"main.b.shape\"),\n",
    "    DirectiveOp.get(\".text\", \"\"),\n",
    "    LabelOp.get('main'),\n",
    "    a_shape := LIOp.get(\"main.a.shape\"),\n",
    "    a_data := LIOp.get(\"main.a.data\"),\n",
    "    a_rank := LWOp.get(a_shape, 0),\n",
    "    a_count := LWOp.get(a_data, 0),\n",
    "    a0  := LIOp.get(82),\n",
    "    a1  := LIOp.get(5),\n",
    "    mul := MULOp.get(a0, a1),\n",
    "    a2  := LIOp.get(10),\n",
    "    add := AddOp.get(mul, a2),\n",
    "    ECALLOp.get(93, add)\n",
    "))\n",
    "\n",
    "printer.print(risc_v_module)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.0"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "8c189b674810d96af66833b07bd9a3fc1b15f37c11bf66e9bb86bed0f17aed6a"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
