<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `rcc` mod in crate `stm32f0xx_hal`."><meta name="keywords" content="rust, rustlang, rust-lang, rcc"><title>stm32f0xx_hal::stm32::rcc - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../stm32f0xx_hal/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><p class="location">Module rcc</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../../index.html">stm32f0xx_hal</a>::<wbr><a href="../index.html">stm32</a></p><script>window.sidebarCurrent = {name: "rcc", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/stm32f0/stm32f0x1/mod.rs.html#658" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../../index.html">stm32f0xx_hal</a>::<wbr><a href="../index.html">stm32</a>::<wbr><a class="mod" href="">rcc</a></span></h1><div class="docblock"><p>Reset and clock control</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="ahbenr/index.html" title="stm32f0xx_hal::stm32::rcc::ahbenr mod">ahbenr</a></td><td class="docblock-short"><p>AHB Peripheral Clock enable register (RCC_AHBENR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ahbrstr/index.html" title="stm32f0xx_hal::stm32::rcc::ahbrstr mod">ahbrstr</a></td><td class="docblock-short"><p>AHB peripheral reset register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="apb1enr/index.html" title="stm32f0xx_hal::stm32::rcc::apb1enr mod">apb1enr</a></td><td class="docblock-short"><p>APB1 peripheral clock enable register (RCC_APB1ENR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="apb1rstr/index.html" title="stm32f0xx_hal::stm32::rcc::apb1rstr mod">apb1rstr</a></td><td class="docblock-short"><p>APB1 peripheral reset register (RCC_APB1RSTR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="apb2enr/index.html" title="stm32f0xx_hal::stm32::rcc::apb2enr mod">apb2enr</a></td><td class="docblock-short"><p>APB2 peripheral clock enable register (RCC_APB2ENR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="apb2rstr/index.html" title="stm32f0xx_hal::stm32::rcc::apb2rstr mod">apb2rstr</a></td><td class="docblock-short"><p>APB2 peripheral reset register (RCC_APB2RSTR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="bdcr/index.html" title="stm32f0xx_hal::stm32::rcc::bdcr mod">bdcr</a></td><td class="docblock-short"><p>Backup domain control register (RCC_BDCR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cfgr/index.html" title="stm32f0xx_hal::stm32::rcc::cfgr mod">cfgr</a></td><td class="docblock-short"><p>Clock configuration register (RCC_CFGR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cfgr2/index.html" title="stm32f0xx_hal::stm32::rcc::cfgr2 mod">cfgr2</a></td><td class="docblock-short"><p>Clock configuration register 2</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cfgr3/index.html" title="stm32f0xx_hal::stm32::rcc::cfgr3 mod">cfgr3</a></td><td class="docblock-short"><p>Clock configuration register 3</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cir/index.html" title="stm32f0xx_hal::stm32::rcc::cir mod">cir</a></td><td class="docblock-short"><p>Clock interrupt register (RCC_CIR)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cr/index.html" title="stm32f0xx_hal::stm32::rcc::cr mod">cr</a></td><td class="docblock-short"><p>Clock control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cr2/index.html" title="stm32f0xx_hal::stm32::rcc::cr2 mod">cr2</a></td><td class="docblock-short"><p>Clock control register 2</p>
</td></tr><tr class="module-item"><td><a class="mod" href="csr/index.html" title="stm32f0xx_hal::stm32::rcc::csr mod">csr</a></td><td class="docblock-short"><p>Control/status register (RCC_CSR)</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="stm32f0xx_hal::stm32::rcc::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.AHBENR.html" title="stm32f0xx_hal::stm32::rcc::AHBENR type">AHBENR</a></td><td class="docblock-short"><p>AHB Peripheral Clock enable register (RCC_AHBENR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.AHBRSTR.html" title="stm32f0xx_hal::stm32::rcc::AHBRSTR type">AHBRSTR</a></td><td class="docblock-short"><p>AHB peripheral reset register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.APB1ENR.html" title="stm32f0xx_hal::stm32::rcc::APB1ENR type">APB1ENR</a></td><td class="docblock-short"><p>APB1 peripheral clock enable register (RCC_APB1ENR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.APB1RSTR.html" title="stm32f0xx_hal::stm32::rcc::APB1RSTR type">APB1RSTR</a></td><td class="docblock-short"><p>APB1 peripheral reset register (RCC_APB1RSTR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.APB2ENR.html" title="stm32f0xx_hal::stm32::rcc::APB2ENR type">APB2ENR</a></td><td class="docblock-short"><p>APB2 peripheral clock enable register (RCC_APB2ENR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.APB2RSTR.html" title="stm32f0xx_hal::stm32::rcc::APB2RSTR type">APB2RSTR</a></td><td class="docblock-short"><p>APB2 peripheral reset register (RCC_APB2RSTR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.BDCR.html" title="stm32f0xx_hal::stm32::rcc::BDCR type">BDCR</a></td><td class="docblock-short"><p>Backup domain control register (RCC_BDCR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CFGR.html" title="stm32f0xx_hal::stm32::rcc::CFGR type">CFGR</a></td><td class="docblock-short"><p>Clock configuration register (RCC_CFGR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CFGR2.html" title="stm32f0xx_hal::stm32::rcc::CFGR2 type">CFGR2</a></td><td class="docblock-short"><p>Clock configuration register 2</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CFGR3.html" title="stm32f0xx_hal::stm32::rcc::CFGR3 type">CFGR3</a></td><td class="docblock-short"><p>Clock configuration register 3</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CIR.html" title="stm32f0xx_hal::stm32::rcc::CIR type">CIR</a></td><td class="docblock-short"><p>Clock interrupt register (RCC_CIR)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CR.html" title="stm32f0xx_hal::stm32::rcc::CR type">CR</a></td><td class="docblock-short"><p>Clock control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CR2.html" title="stm32f0xx_hal::stm32::rcc::CR2 type">CR2</a></td><td class="docblock-short"><p>Clock control register 2</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CSR.html" title="stm32f0xx_hal::stm32::rcc::CSR type">CSR</a></td><td class="docblock-short"><p>Control/status register (RCC_CSR)</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "stm32f0xx_hal";</script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>