Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y1): (0,59,33,65)              | (X1,Y1): (66,119,33,65)            
| (X0,Y0): (0,59,0,32)               | (X1,Y0): (66,119,0,32)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X1,Y0)               | 8           | 8           | 4        | 4            | 4           | 955      | 491      | 12      | 10      
| (X1,Y1)               | 4           | 8           | 4        | 4            | 4           | 957      | 493      | 12      | 10      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                    | Source Pin     | Source-Buffer Net                  | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT1        | clk_10m                            | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 224             | 0                   
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT0        | pixel_clk                          | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 69              | 0                   
| u_mipi_phy_io_tx/u_hs_q_io_clk/gopclkdiv        | CLKDIV         | tx_byte_clk                        | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            | (10,24,64,64)            |  ---                         | 335             | 0                   
| u_mipi_phy_io_tx/u_hs_i_io_clk/gopclkdiv        | CLKDIV         | u_mipi_phy_io_tx/ioclkdiv_hs_c     | CLK                  | clkbufg_3/gopclkbufg     | CLKOUT                | ntclkbufg_3         |  ---                            |  ---            | (22,22,64,64)            |  ---                         | 1               | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                     | Source Pin     | Source-Load Net                    | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT1        | clk_10m                            | (X0,Y0)                         | PLL_122_55      | 1                      | 0                          
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT0        | pixel_clk                          | (X0,Y0)                         | PLL_122_55      | 1                      | 1                          
| u_mipi_phy_io_tx/u_hs_q_io_clk/gopclkdiv        | CLKDIV         | tx_byte_clk                        |  ---                            |  ---            | 1                      | 0                          
| u_mipi_phy_io_tx/u_hs_i_io_clk/gopclkdiv        | CLKDIV         | u_mipi_phy_io_tx/ioclkdiv_hs_c     |  ---                            |  ---            | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                 | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                 | Buffer Output Pin     | Buffer-Load Net                 | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT5        | clk_hs_90deg          | CLK                  | u_mipi_phy_io_tx/inst_ioclk_q/gopclkgate     | OUT                   | u_mipi_phy_io_tx/ioclk_hs_d     |  ---                            |  ---            | (10,24,64,64)            |  ---                         | 4               | 1                   
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_mipi_phy_io_tx/inst_ioclk_i/gopclkgate     | OUT                   | u_mipi_phy_io_tx/ioclk_hs_c     |  ---                            |  ---            | (22,22,64,64)            |  ---                         | 1               | 1                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                  | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT5        | clk_hs_90deg        |  ---                            |  ---            | 1                      | 0                          
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        |  ---                            |  ---            | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                    | Source  Pin     | Source-Buffer Net                  | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_mipi_phy_io_tx/u_hs_q_io_clk/gopclkdiv        | CLKDIV          | tx_byte_clk                        | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_56_114     | (10,24,64,64)            | (20,55,32,52)                | 335             | 0                   
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT1         | clk_10m                            | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_56_112     |  ---                     | (15,56,40,58)                | 224             | 0                   
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT0         | pixel_clk                          | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_56_113     |  ---                     | (21,55,35,41)                | 69              | 0                   
| u_mipi_phy_io_tx/u_hs_i_io_clk/gopclkdiv        | CLKDIV          | u_mipi_phy_io_tx/ioclkdiv_hs_c     | CLK                  | clkbufg_3/gopclkbufg     | CLKOUT                | ntclkbufg_3         | USCM_56_115     | (22,22,64,64)            |  ---                         | 1               | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                     | Source  Pin     | Source-Load Net                    | Source Site        | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_mipi_phy_io_tx/u_hs_q_io_clk/gopclkdiv        | CLKDIV          | tx_byte_clk                        | IOCKDIV_58_245     | 1                      | 0                          
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT1         | clk_10m                            | PLL_122_55         | 1                      | 0                          
| u_clock_gen/u_pll_clk_pixel/u_pll_e3/goppll     | CLKOUT0         | pixel_clk                          | PLL_122_55         | 1                      | 1                          
| u_mipi_phy_io_tx/u_hs_i_io_clk/gopclkdiv        | CLKDIV          | u_mipi_phy_io_tx/ioclkdiv_hs_c     | IOCKDIV_57_245     | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                 | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                 | Buffer Output Pin     | Buffer-Load Net                 | Buffer Site         | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_mipi_phy_io_tx/inst_ioclk_i/gopclkgate     | OUT                   | u_mipi_phy_io_tx/ioclk_hs_c     | IOCKGATE_57_244     | (22,22,64,64)            | (28,28,63,63)                | 1               | 1                   
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT5         | clk_hs_90deg          | CLK                  | u_mipi_phy_io_tx/inst_ioclk_q/gopclkgate     | OUT                   | u_mipi_phy_io_tx/ioclk_hs_d     | IOCKGATE_58_244     | (10,24,64,64)            | (28,28,63,63)                | 4               | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                  | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_122_179     | 1                      | 0                          
| u_clock_gen/u_pll_clk_hs/u_pll_e3/goppll     | CLKOUT5         | clk_hs_90deg        | PLL_122_179     | 1                      | 0                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

