Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/TEMP.ELE.000/Downloads/mytest/mytest/counter4_TB_isim_beh.exe -prj C:/Users/TEMP.ELE.000/Downloads/mytest/mytest/counter4_TB_beh.prj work.counter4_TB 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/TEMP.ELE.000/Downloads/mytest/mytest/counter4.vhd" into library work
Parsing VHDL file "C:/Users/TEMP.ELE.000/Downloads/mytest/mytest/counter4_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102488 KB
Fuse CPU Usage: 280 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture counter4 of entity counter4 [counter4_default]
Compiling architecture behavior of entity counter4_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/TEMP.ELE.000/Downloads/mytest/mytest/counter4_TB_isim_beh.exe
Fuse Memory Usage: 118536 KB
Fuse CPU Usage: 389 ms
