# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio.srcs/sources_1/new/decoder.vhd" \
"../../../../Esercizio.srcs/sim_1/new/encoder_tb.vhd" \

# Do not sort compile order
nosort
