
FinalTemplate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .apptext      00000000  00000000  00000000  0000507c  2**0
                  CONTENTS
  2 .apptext      00000000  20040000  20040000  0000507c  2**0
                  CONTENTS
  3 .text         00003204  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000058  080033fc  080033fc  000043fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08003454  08003454  0000507c  2**0
                  CONTENTS
  6 .ARM          00000008  08003454  08003454  00004454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0800345c  0800345c  0000507c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0800345c  0800345c  0000445c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08003460  08003460  00004460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         0000007c  20000000  08003464  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000025c  2000007c  080034e0  0000507c  2**2
                  ALLOC
 12 ._user_heap_stack 00002000  200002d8  080034e0  000052d8  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000507c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f0be  00000000  00000000  000050aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001d20  00000000  00000000  00014168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000948  00000000  00000000  00015e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000006f9  00000000  00000000  000167d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002e157  00000000  00000000  00016ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001196e  00000000  00000000  00045020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011c4d0  00000000  00000000  0005698e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00172e5e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00001f70  00000000  00000000  00172ea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loclists 00005593  00000000  00000000  00174e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000055  00000000  00000000  0017a3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000007c 	.word	0x2000007c
 8000214:	00000000 	.word	0x00000000
 8000218:	080033e4 	.word	0x080033e4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000080 	.word	0x20000080
 8000234:	080033e4 	.word	0x080033e4

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b96a 	b.w	8000524 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	460c      	mov	r4, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14e      	bne.n	8000312 <__udivmoddi4+0xaa>
 8000274:	4694      	mov	ip, r2
 8000276:	458c      	cmp	ip, r1
 8000278:	4686      	mov	lr, r0
 800027a:	fab2 f282 	clz	r2, r2
 800027e:	d962      	bls.n	8000346 <__udivmoddi4+0xde>
 8000280:	b14a      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000282:	f1c2 0320 	rsb	r3, r2, #32
 8000286:	4091      	lsls	r1, r2
 8000288:	fa20 f303 	lsr.w	r3, r0, r3
 800028c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000290:	4319      	orrs	r1, r3
 8000292:	fa00 fe02 	lsl.w	lr, r0, r2
 8000296:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800029a:	fa1f f68c 	uxth.w	r6, ip
 800029e:	fbb1 f4f7 	udiv	r4, r1, r7
 80002a2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002a6:	fb07 1114 	mls	r1, r7, r4, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb04 f106 	mul.w	r1, r4, r6
 80002b2:	4299      	cmp	r1, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x64>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f104 30ff 	add.w	r0, r4, #4294967295
 80002be:	f080 8112 	bcs.w	80004e6 <__udivmoddi4+0x27e>
 80002c2:	4299      	cmp	r1, r3
 80002c4:	f240 810f 	bls.w	80004e6 <__udivmoddi4+0x27e>
 80002c8:	3c02      	subs	r4, #2
 80002ca:	4463      	add	r3, ip
 80002cc:	1a59      	subs	r1, r3, r1
 80002ce:	fa1f f38e 	uxth.w	r3, lr
 80002d2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002d6:	fb07 1110 	mls	r1, r7, r0, r1
 80002da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002de:	fb00 f606 	mul.w	r6, r0, r6
 80002e2:	429e      	cmp	r6, r3
 80002e4:	d90a      	bls.n	80002fc <__udivmoddi4+0x94>
 80002e6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ea:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ee:	f080 80fc 	bcs.w	80004ea <__udivmoddi4+0x282>
 80002f2:	429e      	cmp	r6, r3
 80002f4:	f240 80f9 	bls.w	80004ea <__udivmoddi4+0x282>
 80002f8:	4463      	add	r3, ip
 80002fa:	3802      	subs	r0, #2
 80002fc:	1b9b      	subs	r3, r3, r6
 80002fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000302:	2100      	movs	r1, #0
 8000304:	b11d      	cbz	r5, 800030e <__udivmoddi4+0xa6>
 8000306:	40d3      	lsrs	r3, r2
 8000308:	2200      	movs	r2, #0
 800030a:	e9c5 3200 	strd	r3, r2, [r5]
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	428b      	cmp	r3, r1
 8000314:	d905      	bls.n	8000322 <__udivmoddi4+0xba>
 8000316:	b10d      	cbz	r5, 800031c <__udivmoddi4+0xb4>
 8000318:	e9c5 0100 	strd	r0, r1, [r5]
 800031c:	2100      	movs	r1, #0
 800031e:	4608      	mov	r0, r1
 8000320:	e7f5      	b.n	800030e <__udivmoddi4+0xa6>
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d146      	bne.n	80003b8 <__udivmoddi4+0x150>
 800032a:	42a3      	cmp	r3, r4
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xcc>
 800032e:	4290      	cmp	r0, r2
 8000330:	f0c0 80f0 	bcc.w	8000514 <__udivmoddi4+0x2ac>
 8000334:	1a86      	subs	r6, r0, r2
 8000336:	eb64 0303 	sbc.w	r3, r4, r3
 800033a:	2001      	movs	r0, #1
 800033c:	2d00      	cmp	r5, #0
 800033e:	d0e6      	beq.n	800030e <__udivmoddi4+0xa6>
 8000340:	e9c5 6300 	strd	r6, r3, [r5]
 8000344:	e7e3      	b.n	800030e <__udivmoddi4+0xa6>
 8000346:	2a00      	cmp	r2, #0
 8000348:	f040 8090 	bne.w	800046c <__udivmoddi4+0x204>
 800034c:	eba1 040c 	sub.w	r4, r1, ip
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	fa1f f78c 	uxth.w	r7, ip
 8000358:	2101      	movs	r1, #1
 800035a:	fbb4 f6f8 	udiv	r6, r4, r8
 800035e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000362:	fb08 4416 	mls	r4, r8, r6, r4
 8000366:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036a:	fb07 f006 	mul.w	r0, r7, r6
 800036e:	4298      	cmp	r0, r3
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0x11c>
 8000372:	eb1c 0303 	adds.w	r3, ip, r3
 8000376:	f106 34ff 	add.w	r4, r6, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x11a>
 800037c:	4298      	cmp	r0, r3
 800037e:	f200 80cd 	bhi.w	800051c <__udivmoddi4+0x2b4>
 8000382:	4626      	mov	r6, r4
 8000384:	1a1c      	subs	r4, r3, r0
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb4 f0f8 	udiv	r0, r4, r8
 800038e:	fb08 4410 	mls	r4, r8, r0, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb00 f707 	mul.w	r7, r0, r7
 800039a:	429f      	cmp	r7, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x148>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 34ff 	add.w	r4, r0, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x146>
 80003a8:	429f      	cmp	r7, r3
 80003aa:	f200 80b0 	bhi.w	800050e <__udivmoddi4+0x2a6>
 80003ae:	4620      	mov	r0, r4
 80003b0:	1bdb      	subs	r3, r3, r7
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	e7a5      	b.n	8000304 <__udivmoddi4+0x9c>
 80003b8:	f1c1 0620 	rsb	r6, r1, #32
 80003bc:	408b      	lsls	r3, r1
 80003be:	fa22 f706 	lsr.w	r7, r2, r6
 80003c2:	431f      	orrs	r7, r3
 80003c4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003c8:	fa04 f301 	lsl.w	r3, r4, r1
 80003cc:	ea43 030c 	orr.w	r3, r3, ip
 80003d0:	40f4      	lsrs	r4, r6
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	0c38      	lsrs	r0, r7, #16
 80003d8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003dc:	fbb4 fef0 	udiv	lr, r4, r0
 80003e0:	fa1f fc87 	uxth.w	ip, r7
 80003e4:	fb00 441e 	mls	r4, r0, lr, r4
 80003e8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ec:	fb0e f90c 	mul.w	r9, lr, ip
 80003f0:	45a1      	cmp	r9, r4
 80003f2:	fa02 f201 	lsl.w	r2, r2, r1
 80003f6:	d90a      	bls.n	800040e <__udivmoddi4+0x1a6>
 80003f8:	193c      	adds	r4, r7, r4
 80003fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003fe:	f080 8084 	bcs.w	800050a <__udivmoddi4+0x2a2>
 8000402:	45a1      	cmp	r9, r4
 8000404:	f240 8081 	bls.w	800050a <__udivmoddi4+0x2a2>
 8000408:	f1ae 0e02 	sub.w	lr, lr, #2
 800040c:	443c      	add	r4, r7
 800040e:	eba4 0409 	sub.w	r4, r4, r9
 8000412:	fa1f f983 	uxth.w	r9, r3
 8000416:	fbb4 f3f0 	udiv	r3, r4, r0
 800041a:	fb00 4413 	mls	r4, r0, r3, r4
 800041e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000422:	fb03 fc0c 	mul.w	ip, r3, ip
 8000426:	45a4      	cmp	ip, r4
 8000428:	d907      	bls.n	800043a <__udivmoddi4+0x1d2>
 800042a:	193c      	adds	r4, r7, r4
 800042c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000430:	d267      	bcs.n	8000502 <__udivmoddi4+0x29a>
 8000432:	45a4      	cmp	ip, r4
 8000434:	d965      	bls.n	8000502 <__udivmoddi4+0x29a>
 8000436:	3b02      	subs	r3, #2
 8000438:	443c      	add	r4, r7
 800043a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800043e:	fba0 9302 	umull	r9, r3, r0, r2
 8000442:	eba4 040c 	sub.w	r4, r4, ip
 8000446:	429c      	cmp	r4, r3
 8000448:	46ce      	mov	lr, r9
 800044a:	469c      	mov	ip, r3
 800044c:	d351      	bcc.n	80004f2 <__udivmoddi4+0x28a>
 800044e:	d04e      	beq.n	80004ee <__udivmoddi4+0x286>
 8000450:	b155      	cbz	r5, 8000468 <__udivmoddi4+0x200>
 8000452:	ebb8 030e 	subs.w	r3, r8, lr
 8000456:	eb64 040c 	sbc.w	r4, r4, ip
 800045a:	fa04 f606 	lsl.w	r6, r4, r6
 800045e:	40cb      	lsrs	r3, r1
 8000460:	431e      	orrs	r6, r3
 8000462:	40cc      	lsrs	r4, r1
 8000464:	e9c5 6400 	strd	r6, r4, [r5]
 8000468:	2100      	movs	r1, #0
 800046a:	e750      	b.n	800030e <__udivmoddi4+0xa6>
 800046c:	f1c2 0320 	rsb	r3, r2, #32
 8000470:	fa20 f103 	lsr.w	r1, r0, r3
 8000474:	fa0c fc02 	lsl.w	ip, ip, r2
 8000478:	fa24 f303 	lsr.w	r3, r4, r3
 800047c:	4094      	lsls	r4, r2
 800047e:	430c      	orrs	r4, r1
 8000480:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000484:	fa00 fe02 	lsl.w	lr, r0, r2
 8000488:	fa1f f78c 	uxth.w	r7, ip
 800048c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000490:	fb08 3110 	mls	r1, r8, r0, r3
 8000494:	0c23      	lsrs	r3, r4, #16
 8000496:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049a:	fb00 f107 	mul.w	r1, r0, r7
 800049e:	4299      	cmp	r1, r3
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x24c>
 80004a2:	eb1c 0303 	adds.w	r3, ip, r3
 80004a6:	f100 36ff 	add.w	r6, r0, #4294967295
 80004aa:	d22c      	bcs.n	8000506 <__udivmoddi4+0x29e>
 80004ac:	4299      	cmp	r1, r3
 80004ae:	d92a      	bls.n	8000506 <__udivmoddi4+0x29e>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4463      	add	r3, ip
 80004b4:	1a5b      	subs	r3, r3, r1
 80004b6:	b2a4      	uxth	r4, r4
 80004b8:	fbb3 f1f8 	udiv	r1, r3, r8
 80004bc:	fb08 3311 	mls	r3, r8, r1, r3
 80004c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004c4:	fb01 f307 	mul.w	r3, r1, r7
 80004c8:	42a3      	cmp	r3, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x276>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004d4:	d213      	bcs.n	80004fe <__udivmoddi4+0x296>
 80004d6:	42a3      	cmp	r3, r4
 80004d8:	d911      	bls.n	80004fe <__udivmoddi4+0x296>
 80004da:	3902      	subs	r1, #2
 80004dc:	4464      	add	r4, ip
 80004de:	1ae4      	subs	r4, r4, r3
 80004e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004e4:	e739      	b.n	800035a <__udivmoddi4+0xf2>
 80004e6:	4604      	mov	r4, r0
 80004e8:	e6f0      	b.n	80002cc <__udivmoddi4+0x64>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e706      	b.n	80002fc <__udivmoddi4+0x94>
 80004ee:	45c8      	cmp	r8, r9
 80004f0:	d2ae      	bcs.n	8000450 <__udivmoddi4+0x1e8>
 80004f2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004f6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004fa:	3801      	subs	r0, #1
 80004fc:	e7a8      	b.n	8000450 <__udivmoddi4+0x1e8>
 80004fe:	4631      	mov	r1, r6
 8000500:	e7ed      	b.n	80004de <__udivmoddi4+0x276>
 8000502:	4603      	mov	r3, r0
 8000504:	e799      	b.n	800043a <__udivmoddi4+0x1d2>
 8000506:	4630      	mov	r0, r6
 8000508:	e7d4      	b.n	80004b4 <__udivmoddi4+0x24c>
 800050a:	46d6      	mov	lr, sl
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1a6>
 800050e:	4463      	add	r3, ip
 8000510:	3802      	subs	r0, #2
 8000512:	e74d      	b.n	80003b0 <__udivmoddi4+0x148>
 8000514:	4606      	mov	r6, r0
 8000516:	4623      	mov	r3, r4
 8000518:	4608      	mov	r0, r1
 800051a:	e70f      	b.n	800033c <__udivmoddi4+0xd4>
 800051c:	3e02      	subs	r6, #2
 800051e:	4463      	add	r3, ip
 8000520:	e730      	b.n	8000384 <__udivmoddi4+0x11c>
 8000522:	bf00      	nop

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
#define READx


uint8_t copyfunc[200];

int main(void){
 8000528:	b508      	push	{r3, lr}

	Sys_Init();
 800052a:	f000 f9d7 	bl	80008dc <Sys_Init>

	// Read the README in the base directory of this project.
	spi_flash_interface_initialize_SPI();
 800052e:	f000 fa37 	bl	80009a0 <spi_flash_interface_initialize_SPI>
	//inc(&x);

	// If we conveniently make sure to copy the previous function then everything
	//     works out alright

	spi_flash_write_function(0x00, 200, (uint8_t *) (appFrame-1));
 8000532:	4a05      	ldr	r2, [pc, #20]	@ (8000548 <main+0x20>)
 8000534:	3a01      	subs	r2, #1
 8000536:	21c8      	movs	r1, #200	@ 0xc8
 8000538:	2000      	movs	r0, #0
 800053a:	f000 faf9 	bl	8000b30 <spi_flash_write_function>


	printf("WROTE FUNCTION\r\n");
 800053e:	4803      	ldr	r0, [pc, #12]	@ (800054c <main+0x24>)
 8000540:	f002 faf0 	bl	8002b24 <puts>

	while(1)
 8000544:	e7fe      	b.n	8000544 <main+0x1c>
 8000546:	bf00      	nop
 8000548:	08000551 	.word	0x08000551
 800054c:	08003414 	.word	0x08003414

08000550 <appFrame>:

void appFrame(uint8_t * a, uint8_t x)
{
	while (1)
	{
		(*a) += x;
 8000550:	7803      	ldrb	r3, [r0, #0]
 8000552:	440b      	add	r3, r1
 8000554:	7003      	strb	r3, [r0, #0]
	while (1)
 8000556:	e7fb      	b.n	8000550 <appFrame>

08000558 <SCB_EnableICache>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000558:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800055c:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000560:	4b08      	ldr	r3, [pc, #32]	@ (8000584 <SCB_EnableICache+0x2c>)
 8000562:	2200      	movs	r2, #0
 8000564:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000568:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800056c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000570:	695a      	ldr	r2, [r3, #20]
 8000572:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000576:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000578:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800057c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	e000ed00 	.word	0xe000ed00

08000588 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000588:	b410      	push	{r4}
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800058a:	4b15      	ldr	r3, [pc, #84]	@ (80005e0 <SCB_EnableDCache+0x58>)
 800058c:	2200      	movs	r2, #0
 800058e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000592:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000596:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800059a:	f3c4 304e 	ubfx	r0, r4, #13, #15
 800059e:	e000      	b.n	80005a2 <SCB_EnableDCache+0x1a>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 80005a0:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005a2:	f3c4 02c9 	ubfx	r2, r4, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005a6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80005aa:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 80005ae:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 80005b2:	490b      	ldr	r1, [pc, #44]	@ (80005e0 <SCB_EnableDCache+0x58>)
 80005b4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80005b8:	4613      	mov	r3, r2
 80005ba:	3a01      	subs	r2, #1
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d1f2      	bne.n	80005a6 <SCB_EnableDCache+0x1e>
    } while(sets-- != 0U);
 80005c0:	1e43      	subs	r3, r0, #1
 80005c2:	2800      	cmp	r0, #0
 80005c4:	d1ec      	bne.n	80005a0 <SCB_EnableDCache+0x18>
 80005c6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80005ca:	694b      	ldr	r3, [r1, #20]
 80005cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80005d0:	614b      	str	r3, [r1, #20]
 80005d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80005d6:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 80005da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 80005e4:	b500      	push	{lr}
 80005e6:	b093      	sub	sp, #76	@ 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005e8:	2301      	movs	r3, #1
 80005ea:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005f0:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005f2:	2302      	movs	r3, #2
 80005f4:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005f6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80005fa:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 80005fc:	2219      	movs	r2, #25
 80005fe:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000600:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 8000604:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000606:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000608:	2309      	movs	r3, #9
 800060a:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 800060c:	2307      	movs	r3, #7
 800060e:	930c      	str	r3, [sp, #48]	@ 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000610:	4668      	mov	r0, sp
 8000612:	f000 fd85 	bl	8001120 <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 8000616:	b100      	cbz	r0, 800061a <SystemClock_Config+0x36>
    while(1) { ; }
 8000618:	e7fe      	b.n	8000618 <SystemClock_Config+0x34>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 800061a:	f000 fd43 	bl	80010a4 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 800061e:	b100      	cbz	r0, 8000622 <SystemClock_Config+0x3e>
    while(1) { ; }
 8000620:	e7fe      	b.n	8000620 <SystemClock_Config+0x3c>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000622:	230f      	movs	r3, #15
 8000624:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000626:	2302      	movs	r3, #2
 8000628:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800062a:	2300      	movs	r3, #0
 800062c:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800062e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000632:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000634:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000638:	9311      	str	r3, [sp, #68]	@ 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800063a:	2107      	movs	r1, #7
 800063c:	a80d      	add	r0, sp, #52	@ 0x34
 800063e:	f000 ffe5 	bl	800160c <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 8000642:	b100      	cbz	r0, 8000646 <SystemClock_Config+0x62>
    while(1) { ; }
 8000644:	e7fe      	b.n	8000644 <SystemClock_Config+0x60>
  }
}
 8000646:	b013      	add	sp, #76	@ 0x4c
 8000648:	f85d fb04 	ldr.w	pc, [sp], #4

0800064c <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 800064c:	b508      	push	{r3, lr}
  /* Enable I-Cache */
  SCB_EnableICache();
 800064e:	f7ff ff83 	bl	8000558 <SCB_EnableICache>

  /* Enable D-Cache */
  SCB_EnableDCache();
 8000652:	f7ff ff99 	bl	8000588 <SCB_EnableDCache>
}
 8000656:	bd08      	pop	{r3, pc}

08000658 <Clock_Inits>:
	initUart(&USB_UART, 115200, USART1);
	setbuf(stdout, NULL);
}

// Initializes clocks for various peripherals. Some might need to be added!
void Clock_Inits(void) {
 8000658:	b0a4      	sub	sp, #144	@ 0x90
	// Clock all GPIO ports and Timers.
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800065a:	4b9f      	ldr	r3, [pc, #636]	@ (80008d8 <Clock_Inits+0x280>)
 800065c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800065e:	f042 0201 	orr.w	r2, r2, #1
 8000662:	631a      	str	r2, [r3, #48]	@ 0x30
 8000664:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000666:	f002 0201 	and.w	r2, r2, #1
 800066a:	9201      	str	r2, [sp, #4]
 800066c:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800066e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000670:	f042 0202 	orr.w	r2, r2, #2
 8000674:	631a      	str	r2, [r3, #48]	@ 0x30
 8000676:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000678:	f002 0202 	and.w	r2, r2, #2
 800067c:	9202      	str	r2, [sp, #8]
 800067e:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000680:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000682:	f042 0204 	orr.w	r2, r2, #4
 8000686:	631a      	str	r2, [r3, #48]	@ 0x30
 8000688:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800068a:	f002 0204 	and.w	r2, r2, #4
 800068e:	9203      	str	r2, [sp, #12]
 8000690:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000692:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000694:	f042 0208 	orr.w	r2, r2, #8
 8000698:	631a      	str	r2, [r3, #48]	@ 0x30
 800069a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800069c:	f002 0208 	and.w	r2, r2, #8
 80006a0:	9204      	str	r2, [sp, #16]
 80006a2:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80006a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006a6:	f042 0210 	orr.w	r2, r2, #16
 80006aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80006ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006ae:	f002 0210 	and.w	r2, r2, #16
 80006b2:	9205      	str	r2, [sp, #20]
 80006b4:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80006b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006b8:	f042 0220 	orr.w	r2, r2, #32
 80006bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80006be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006c0:	f002 0220 	and.w	r2, r2, #32
 80006c4:	9206      	str	r2, [sp, #24]
 80006c6:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80006c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80006ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80006d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006d2:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80006d6:	9207      	str	r2, [sp, #28]
 80006d8:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80006da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80006e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80006e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006e4:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80006e8:	9208      	str	r2, [sp, #32]
 80006ea:	9a08      	ldr	r2, [sp, #32]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 80006ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80006f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80006f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006f6:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80006fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80006fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 80006fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000700:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000704:	631a      	str	r2, [r3, #48]	@ 0x30
 8000706:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000708:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800070c:	920a      	str	r2, [sp, #40]	@ 0x28
 800070e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
	__HAL_RCC_GPIOK_CLK_ENABLE();
 8000710:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000712:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000716:	631a      	str	r2, [r3, #48]	@ 0x30
 8000718:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800071a:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 800071e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8000720:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000722:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000724:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000728:	645a      	str	r2, [r3, #68]	@ 0x44
 800072a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800072c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000730:	920c      	str	r2, [sp, #48]	@ 0x30
 8000732:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
	__HAL_RCC_TIM1_CLK_ENABLE();
 8000734:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000736:	f042 0201 	orr.w	r2, r2, #1
 800073a:	645a      	str	r2, [r3, #68]	@ 0x44
 800073c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800073e:	f002 0201 	and.w	r2, r2, #1
 8000742:	920d      	str	r2, [sp, #52]	@ 0x34
 8000744:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
	__HAL_RCC_TIM2_CLK_ENABLE();
 8000746:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000748:	f042 0201 	orr.w	r2, r2, #1
 800074c:	641a      	str	r2, [r3, #64]	@ 0x40
 800074e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000750:	f002 0201 	and.w	r2, r2, #1
 8000754:	920e      	str	r2, [sp, #56]	@ 0x38
 8000756:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
	__HAL_RCC_TIM3_CLK_ENABLE();
 8000758:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800075a:	f042 0202 	orr.w	r2, r2, #2
 800075e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000760:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000762:	f002 0202 	and.w	r2, r2, #2
 8000766:	920f      	str	r2, [sp, #60]	@ 0x3c
 8000768:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
	__HAL_RCC_TIM4_CLK_ENABLE();
 800076a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800076c:	f042 0204 	orr.w	r2, r2, #4
 8000770:	641a      	str	r2, [r3, #64]	@ 0x40
 8000772:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000774:	f002 0204 	and.w	r2, r2, #4
 8000778:	9210      	str	r2, [sp, #64]	@ 0x40
 800077a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
	__HAL_RCC_TIM5_CLK_ENABLE();
 800077c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800077e:	f042 0208 	orr.w	r2, r2, #8
 8000782:	641a      	str	r2, [r3, #64]	@ 0x40
 8000784:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000786:	f002 0208 	and.w	r2, r2, #8
 800078a:	9211      	str	r2, [sp, #68]	@ 0x44
 800078c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
	__HAL_RCC_TIM6_CLK_ENABLE();
 800078e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000790:	f042 0210 	orr.w	r2, r2, #16
 8000794:	641a      	str	r2, [r3, #64]	@ 0x40
 8000796:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000798:	f002 0210 	and.w	r2, r2, #16
 800079c:	9212      	str	r2, [sp, #72]	@ 0x48
 800079e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
	__HAL_RCC_TIM7_CLK_ENABLE();
 80007a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007a2:	f042 0220 	orr.w	r2, r2, #32
 80007a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80007a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007aa:	f002 0220 	and.w	r2, r2, #32
 80007ae:	9213      	str	r2, [sp, #76]	@ 0x4c
 80007b0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
	__HAL_RCC_TIM8_CLK_ENABLE();
 80007b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007b4:	f042 0202 	orr.w	r2, r2, #2
 80007b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80007ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007bc:	f002 0202 	and.w	r2, r2, #2
 80007c0:	9214      	str	r2, [sp, #80]	@ 0x50
 80007c2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
	__HAL_RCC_TIM9_CLK_ENABLE();
 80007c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007c6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80007ca:	645a      	str	r2, [r3, #68]	@ 0x44
 80007cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007ce:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 80007d2:	9215      	str	r2, [sp, #84]	@ 0x54
 80007d4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
	__HAL_RCC_TIM10_CLK_ENABLE();
 80007d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007d8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80007dc:	645a      	str	r2, [r3, #68]	@ 0x44
 80007de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007e0:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 80007e4:	9216      	str	r2, [sp, #88]	@ 0x58
 80007e6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
	__HAL_RCC_TIM11_CLK_ENABLE();
 80007e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007ea:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80007ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80007f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007f2:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80007f6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80007f8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
	__HAL_RCC_TIM12_CLK_ENABLE();
 80007fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000800:	641a      	str	r2, [r3, #64]	@ 0x40
 8000802:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000804:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8000808:	9218      	str	r2, [sp, #96]	@ 0x60
 800080a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
	__HAL_RCC_TIM13_CLK_ENABLE();
 800080c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800080e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000812:	641a      	str	r2, [r3, #64]	@ 0x40
 8000814:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000816:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800081a:	9219      	str	r2, [sp, #100]	@ 0x64
 800081c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
	__HAL_RCC_TIM14_CLK_ENABLE();
 800081e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000820:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000824:	641a      	str	r2, [r3, #64]	@ 0x40
 8000826:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000828:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800082c:	921a      	str	r2, [sp, #104]	@ 0x68
 800082e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68

	// Enable SPI2 clock
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000830:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000832:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000836:	641a      	str	r2, [r3, #64]	@ 0x40
 8000838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800083a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800083e:	921b      	str	r2, [sp, #108]	@ 0x6c
 8000840:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c

	// ADC and DAC
	__HAL_RCC_DAC_CLK_ENABLE();
 8000842:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000844:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8000848:	641a      	str	r2, [r3, #64]	@ 0x40
 800084a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800084c:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8000850:	921c      	str	r2, [sp, #112]	@ 0x70
 8000852:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
	__HAL_RCC_ADC1_CLK_ENABLE();
 8000854:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000856:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800085a:	645a      	str	r2, [r3, #68]	@ 0x44
 800085c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800085e:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8000862:	921d      	str	r2, [sp, #116]	@ 0x74
 8000864:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
	__HAL_RCC_ADC2_CLK_ENABLE();
 8000866:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800086c:	645a      	str	r2, [r3, #68]	@ 0x44
 800086e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000870:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8000874:	921e      	str	r2, [sp, #120]	@ 0x78
 8000876:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
	__HAL_RCC_ADC3_CLK_ENABLE();
 8000878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800087a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800087e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000882:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 8000886:	921f      	str	r2, [sp, #124]	@ 0x7c
 8000888:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c

	// DMA Clocks
	__HAL_RCC_DMA1_CLK_ENABLE();
 800088a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800088c:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000890:	631a      	str	r2, [r3, #48]	@ 0x30
 8000892:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000894:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8000898:	9220      	str	r2, [sp, #128]	@ 0x80
 800089a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
	__HAL_RCC_DMA2_CLK_ENABLE();
 800089c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800089e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80008a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80008a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008a6:	f402 0280 	and.w	r2, r2, #4194304	@ 0x400000
 80008aa:	9221      	str	r2, [sp, #132]	@ 0x84
 80008ac:	9a21      	ldr	r2, [sp, #132]	@ 0x84

	// JPEG Clock
	__HAL_RCC_JPEG_CLK_ENABLE();
 80008ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008b0:	f042 0202 	orr.w	r2, r2, #2
 80008b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008b8:	f002 0202 	and.w	r2, r2, #2
 80008bc:	9222      	str	r2, [sp, #136]	@ 0x88
 80008be:	9a22      	ldr	r2, [sp, #136]	@ 0x88

	// DMA2D Clock
	__HAL_RCC_DMA2D_CLK_ENABLE();
 80008c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008c2:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80008c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80008ce:	9323      	str	r3, [sp, #140]	@ 0x8c
 80008d0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c

}
 80008d2:	b024      	add	sp, #144	@ 0x90
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40023800 	.word	0x40023800

080008dc <Sys_Init>:
void Sys_Init(void) {
 80008dc:	b508      	push	{r3, lr}
	CPU_CACHE_Enable();		// Enable CPU Caching
 80008de:	f7ff feb5 	bl	800064c <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 80008e2:	f000 fa47 	bl	8000d74 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 80008e6:	f7ff fe7d 	bl	80005e4 <SystemClock_Config>
	Clock_Inits();
 80008ea:	f7ff feb5 	bl	8000658 <Clock_Inits>
	initUart(&USB_UART, 115200, USART1);
 80008ee:	4a06      	ldr	r2, [pc, #24]	@ (8000908 <Sys_Init+0x2c>)
 80008f0:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80008f4:	4805      	ldr	r0, [pc, #20]	@ (800090c <Sys_Init+0x30>)
 80008f6:	f000 f9b7 	bl	8000c68 <initUart>
	setbuf(stdout, NULL);
 80008fa:	4b05      	ldr	r3, [pc, #20]	@ (8000910 <Sys_Init+0x34>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2100      	movs	r1, #0
 8000900:	6898      	ldr	r0, [r3, #8]
 8000902:	f002 f917 	bl	8002b34 <setbuf>
}
 8000906:	bd08      	pop	{r3, pc}
 8000908:	40011000 	.word	0x40011000
 800090c:	200000fc 	.word	0x200000fc
 8000910:	2000002c 	.word	0x2000002c

08000914 <SysTick_Handler>:

// This function is what makes everything work
// Don't touch it...
// (Increments the system clock)
void SysTick_Handler(void) {
 8000914:	b508      	push	{r3, lr}
  HAL_IncTick();
 8000916:	f000 fa43 	bl	8000da0 <HAL_IncTick>
}
 800091a:	bd08      	pop	{r3, pc}

0800091c <spi_flash_gpio_init>:
/** =============================================================
 *  Initialization Function
    ============================================================= */

void spi_flash_gpio_init()
{
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	b08a      	sub	sp, #40	@ 0x28
	// Initialize the MOSI and MISO pins
	GPIO_InitTypeDef spi_pins_init_struct = {0};
 8000920:	2400      	movs	r4, #0
 8000922:	9405      	str	r4, [sp, #20]
 8000924:	9406      	str	r4, [sp, #24]
 8000926:	9407      	str	r4, [sp, #28]
 8000928:	9408      	str	r4, [sp, #32]
 800092a:	9409      	str	r4, [sp, #36]	@ 0x24

	spi_pins_init_struct.Pin = MOSI_PIN | MISO_PIN;
 800092c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000930:	9305      	str	r3, [sp, #20]
	spi_pins_init_struct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	9306      	str	r3, [sp, #24]
	spi_pins_init_struct.Pull = GPIO_NOPULL;
	spi_pins_init_struct.Speed = GPIO_SPEED_HIGH;
 8000936:	2503      	movs	r5, #3
 8000938:	9508      	str	r5, [sp, #32]
	spi_pins_init_struct.Alternate = GPIO_AF5_SPI2;			// From Table 13 of stm32f769xx_Datasheet
 800093a:	2305      	movs	r3, #5
 800093c:	9309      	str	r3, [sp, #36]	@ 0x24
	HAL_GPIO_Init(MOSI_MISO_PORT, &spi_pins_init_struct);
 800093e:	a905      	add	r1, sp, #20
 8000940:	4814      	ldr	r0, [pc, #80]	@ (8000994 <spi_flash_gpio_init+0x78>)
 8000942:	f000 faa7 	bl	8000e94 <HAL_GPIO_Init>

	// Initialize the SCLK PIN
	spi_pins_init_struct.Pin = SCLK_PIN;
 8000946:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800094a:	9305      	str	r3, [sp, #20]

	HAL_GPIO_Init(SCLK_PORT, &spi_pins_init_struct);
 800094c:	a905      	add	r1, sp, #20
 800094e:	4812      	ldr	r0, [pc, #72]	@ (8000998 <spi_flash_gpio_init+0x7c>)
 8000950:	f000 faa0 	bl	8000e94 <HAL_GPIO_Init>

	// Initialize the NSS Pins as normal GPIO Pins

	GPIO_InitTypeDef nss_control_pin_init_struct = {0};
 8000954:	9400      	str	r4, [sp, #0]
 8000956:	9401      	str	r4, [sp, #4]
 8000958:	9402      	str	r4, [sp, #8]
 800095a:	9403      	str	r4, [sp, #12]
 800095c:	9404      	str	r4, [sp, #16]

	nss_control_pin_init_struct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	9301      	str	r3, [sp, #4]
	nss_control_pin_init_struct.Pull = GPIO_NOPULL;
	nss_control_pin_init_struct.Speed = GPIO_SPEED_HIGH;
 8000962:	9503      	str	r5, [sp, #12]

	for (uint8_t i = 0; i<MAX_NUMBER_OF_CARTRIDGES; ++i)
 8000964:	e011      	b.n	800098a <spi_flash_gpio_init+0x6e>
	{
		nss_control_pin_init_struct.Pin = cartridge_nss_pin_numbers[i];
 8000966:	4d0d      	ldr	r5, [pc, #52]	@ (800099c <spi_flash_gpio_init+0x80>)
 8000968:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
 800096c:	9300      	str	r3, [sp, #0]
		HAL_GPIO_Init(cartridge_nss_ports[i], &nss_control_pin_init_struct);
 800096e:	eb05 0684 	add.w	r6, r5, r4, lsl #2
 8000972:	4669      	mov	r1, sp
 8000974:	68b0      	ldr	r0, [r6, #8]
 8000976:	f000 fa8d 	bl	8000e94 <HAL_GPIO_Init>

		// MAKE SURE IT IS HIGH TO START
		HAL_GPIO_WritePin(cartridge_nss_ports[i], cartridge_nss_pin_numbers[i], GPIO_PIN_SET);
 800097a:	2201      	movs	r2, #1
 800097c:	f835 1014 	ldrh.w	r1, [r5, r4, lsl #1]
 8000980:	68b0      	ldr	r0, [r6, #8]
 8000982:	f000 fb89 	bl	8001098 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i<MAX_NUMBER_OF_CARTRIDGES; ++i)
 8000986:	3401      	adds	r4, #1
 8000988:	b2e4      	uxtb	r4, r4
 800098a:	2c02      	cmp	r4, #2
 800098c:	d9eb      	bls.n	8000966 <spi_flash_gpio_init+0x4a>
	}

}
 800098e:	b00a      	add	sp, #40	@ 0x28
 8000990:	bd70      	pop	{r4, r5, r6, pc}
 8000992:	bf00      	nop
 8000994:	40020400 	.word	0x40020400
 8000998:	40020000 	.word	0x40020000
 800099c:	20000000 	.word	0x20000000

080009a0 <spi_flash_interface_initialize_SPI>:

void spi_flash_interface_initialize_SPI()
{
 80009a0:	b508      	push	{r3, lr}
	spi_flash_gpio_init();
 80009a2:	f7ff ffbb 	bl	800091c <spi_flash_gpio_init>

	flash_spi_handle.Instance = SPI2;
 80009a6:	480c      	ldr	r0, [pc, #48]	@ (80009d8 <spi_flash_interface_initialize_SPI+0x38>)
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <spi_flash_interface_initialize_SPI+0x3c>)
 80009aa:	6003      	str	r3, [r0, #0]
	flash_spi_handle.Init.Mode = SPI_MODE_MASTER; // Set master mode
 80009ac:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80009b0:	6043      	str	r3, [r0, #4]
	flash_spi_handle.Init.TIMode = SPI_TIMODE_DISABLE; // Use Motorola mode, not TI mode
 80009b2:	2300      	movs	r3, #0
 80009b4:	6243      	str	r3, [r0, #36]	@ 0x24
	flash_spi_handle.Init.Direction = SPI_DIRECTION_2LINES; //Subject to change?
 80009b6:	6083      	str	r3, [r0, #8]
	flash_spi_handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009b8:	6203      	str	r3, [r0, #32]
	flash_spi_handle.Init.DataSize = SPI_DATASIZE_8BIT;
 80009ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80009be:	60c2      	str	r2, [r0, #12]
	flash_spi_handle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009c0:	6103      	str	r3, [r0, #16]
	flash_spi_handle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009c2:	6143      	str	r3, [r0, #20]
	flash_spi_handle.Init.NSS = SPI_NSS_SOFT;
 80009c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009c8:	6182      	str	r2, [r0, #24]
	flash_spi_handle.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009ca:	6343      	str	r3, [r0, #52]	@ 0x34
	flash_spi_handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80009cc:	2338      	movs	r3, #56	@ 0x38
 80009ce:	61c3      	str	r3, [r0, #28]

	HAL_SPI_Init(&flash_spi_handle);
 80009d0:	f001 f825 	bl	8001a1e <HAL_SPI_Init>
}
 80009d4:	bd08      	pop	{r3, pc}
 80009d6:	bf00      	nop
 80009d8:	20000098 	.word	0x20000098
 80009dc:	40003800 	.word	0x40003800

080009e0 <spi_flash_enable_write>:
	}
	printf("\r\n");
}

void spi_flash_enable_write()
{
 80009e0:	b510      	push	{r4, lr}
 80009e2:	b084      	sub	sp, #16
	uint8_t to_tx = 0x06;
 80009e4:	2306      	movs	r3, #6
 80009e6:	f88d 300f 	strb.w	r3, [sp, #15]

	uint8_t rx_buf;

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_RESET);
 80009ea:	4c0c      	ldr	r4, [pc, #48]	@ (8000a1c <spi_flash_enable_write+0x3c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	8821      	ldrh	r1, [r4, #0]
 80009f0:	68a0      	ldr	r0, [r4, #8]
 80009f2:	f000 fb51 	bl	8001098 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&flash_spi_handle, &to_tx, &rx_buf, 1, HAL_MAX_DELAY);
 80009f6:	f04f 33ff 	mov.w	r3, #4294967295
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	f10d 020e 	add.w	r2, sp, #14
 8000a02:	f10d 010f 	add.w	r1, sp, #15
 8000a06:	4806      	ldr	r0, [pc, #24]	@ (8000a20 <spi_flash_enable_write+0x40>)
 8000a08:	f001 f9b5 	bl	8001d76 <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_SET);
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	8821      	ldrh	r1, [r4, #0]
 8000a10:	68a0      	ldr	r0, [r4, #8]
 8000a12:	f000 fb41 	bl	8001098 <HAL_GPIO_WritePin>
}
 8000a16:	b004      	add	sp, #16
 8000a18:	bd10      	pop	{r4, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	20000098 	.word	0x20000098

08000a24 <spi_flash_erase_or_write_in_progess>:

bool spi_flash_erase_or_write_in_progess()
{
 8000a24:	b510      	push	{r4, lr}
 8000a26:	b084      	sub	sp, #16
	uint8_t to_tx[2] = {0x05, 0x00};
 8000a28:	2305      	movs	r3, #5
 8000a2a:	f8ad 300c 	strh.w	r3, [sp, #12]

	uint8_t rx_buf[2];

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_RESET);
 8000a2e:	4c0d      	ldr	r4, [pc, #52]	@ (8000a64 <spi_flash_erase_or_write_in_progess+0x40>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	8821      	ldrh	r1, [r4, #0]
 8000a34:	68a0      	ldr	r0, [r4, #8]
 8000a36:	f000 fb2f 	bl	8001098 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&flash_spi_handle, to_tx, rx_buf, 2, HAL_MAX_DELAY);
 8000a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	2302      	movs	r3, #2
 8000a42:	aa02      	add	r2, sp, #8
 8000a44:	a903      	add	r1, sp, #12
 8000a46:	4808      	ldr	r0, [pc, #32]	@ (8000a68 <spi_flash_erase_or_write_in_progess+0x44>)
 8000a48:	f001 f995 	bl	8001d76 <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	8821      	ldrh	r1, [r4, #0]
 8000a50:	68a0      	ldr	r0, [r4, #8]
 8000a52:	f000 fb21 	bl	8001098 <HAL_GPIO_WritePin>

	return (rx_buf[1] &0x01);
 8000a56:	f89d 0009 	ldrb.w	r0, [sp, #9]
}
 8000a5a:	f000 0001 	and.w	r0, r0, #1
 8000a5e:	b004      	add	sp, #16
 8000a60:	bd10      	pop	{r4, pc}
 8000a62:	bf00      	nop
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000098 	.word	0x20000098

08000a6c <spi_flash_write_page>:
	return rx_buf[1];
}

void spi_flash_write_page(uint8_t * const data, uint16_t const datalen,
		uint32_t const addr)
{
 8000a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	4606      	mov	r6, r0
 8000a72:	460f      	mov	r7, r1
 8000a74:	4614      	mov	r4, r2
	spi_flash_enable_write();
 8000a76:	f7ff ffb3 	bl	80009e0 <spi_flash_enable_write>

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_RESET);
 8000a7a:	4d15      	ldr	r5, [pc, #84]	@ (8000ad0 <spi_flash_write_page+0x64>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	8829      	ldrh	r1, [r5, #0]
 8000a80:	68a8      	ldr	r0, [r5, #8]
 8000a82:	f000 fb09 	bl	8001098 <HAL_GPIO_WritePin>

	uint8_t setup_sequence[4];
	setup_sequence[0] = 0x02; // The write instruction
 8000a86:	2302      	movs	r3, #2
 8000a88:	f88d 3004 	strb.w	r3, [sp, #4]
	setup_sequence[1] = (uint8_t) (addr >> 16);
 8000a8c:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8000a90:	f88d 3005 	strb.w	r3, [sp, #5]
	setup_sequence[2] = (uint8_t) (addr >> 8);
 8000a94:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8000a98:	f88d 3006 	strb.w	r3, [sp, #6]
	setup_sequence[3] = (uint8_t) (addr);
 8000a9c:	f88d 4007 	strb.w	r4, [sp, #7]

	HAL_SPI_Transmit(&flash_spi_handle, setup_sequence, 4, HAL_MAX_DELAY);
 8000aa0:	4c0c      	ldr	r4, [pc, #48]	@ (8000ad4 <spi_flash_write_page+0x68>)
 8000aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa6:	2204      	movs	r2, #4
 8000aa8:	eb0d 0102 	add.w	r1, sp, r2
 8000aac:	4620      	mov	r0, r4
 8000aae:	f001 f849 	bl	8001b44 <HAL_SPI_Transmit>

	HAL_SPI_Transmit(&flash_spi_handle, data, datalen, HAL_MAX_DELAY);
 8000ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab6:	463a      	mov	r2, r7
 8000ab8:	4631      	mov	r1, r6
 8000aba:	4620      	mov	r0, r4
 8000abc:	f001 f842 	bl	8001b44 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_SET);
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	8829      	ldrh	r1, [r5, #0]
 8000ac4:	68a8      	ldr	r0, [r5, #8]
 8000ac6:	f000 fae7 	bl	8001098 <HAL_GPIO_WritePin>

}
 8000aca:	b003      	add	sp, #12
 8000acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	20000098 	.word	0x20000098

08000ad8 <spi_flash_erase_sector>:

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_SET);
}

void spi_flash_erase_sector(uint32_t addr)
{
 8000ad8:	b530      	push	{r4, r5, lr}
 8000ada:	b083      	sub	sp, #12
 8000adc:	4604      	mov	r4, r0
	spi_flash_enable_write();
 8000ade:	f7ff ff7f 	bl	80009e0 <spi_flash_enable_write>

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_RESET);
 8000ae2:	4d11      	ldr	r5, [pc, #68]	@ (8000b28 <spi_flash_erase_sector+0x50>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	8829      	ldrh	r1, [r5, #0]
 8000ae8:	68a8      	ldr	r0, [r5, #8]
 8000aea:	f000 fad5 	bl	8001098 <HAL_GPIO_WritePin>

	uint8_t command_seq[4];
	command_seq[0] = 0x20;
 8000aee:	2320      	movs	r3, #32
 8000af0:	f88d 3004 	strb.w	r3, [sp, #4]
	command_seq[1] = (uint8_t) (addr >> 16);
 8000af4:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8000af8:	f88d 3005 	strb.w	r3, [sp, #5]
	command_seq[2] = (uint8_t) (addr >> 8);
 8000afc:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8000b00:	f88d 3006 	strb.w	r3, [sp, #6]
	command_seq[3] = (uint8_t) (addr);
 8000b04:	f88d 4007 	strb.w	r4, [sp, #7]

	HAL_SPI_Transmit(&flash_spi_handle, command_seq, 4, HAL_MAX_DELAY);
 8000b08:	f04f 33ff 	mov.w	r3, #4294967295
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	eb0d 0102 	add.w	r1, sp, r2
 8000b12:	4806      	ldr	r0, [pc, #24]	@ (8000b2c <spi_flash_erase_sector+0x54>)
 8000b14:	f001 f816 	bl	8001b44 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(cartridge_nss_ports[0], cartridge_nss_pin_numbers[0], GPIO_PIN_SET);
 8000b18:	2201      	movs	r2, #1
 8000b1a:	8829      	ldrh	r1, [r5, #0]
 8000b1c:	68a8      	ldr	r0, [r5, #8]
 8000b1e:	f000 fabb 	bl	8001098 <HAL_GPIO_WritePin>
}
 8000b22:	b003      	add	sp, #12
 8000b24:	bd30      	pop	{r4, r5, pc}
 8000b26:	bf00      	nop
 8000b28:	20000000 	.word	0x20000000
 8000b2c:	20000098 	.word	0x20000098

08000b30 <spi_flash_write_function>:

void spi_flash_write_function(uint32_t flash_addr, uint16_t num_bytes,
	uint8_t * func_ptr)
{
 8000b30:	b570      	push	{r4, r5, r6, lr}
 8000b32:	4606      	mov	r6, r0
 8000b34:	460c      	mov	r4, r1
 8000b36:	4615      	mov	r5, r2
	spi_flash_erase_sector(flash_addr);
 8000b38:	f7ff ffce 	bl	8000ad8 <spi_flash_erase_sector>

	while(spi_flash_erase_or_write_in_progess())
 8000b3c:	e002      	b.n	8000b44 <spi_flash_write_function+0x14>
	{
		printf("Waiting....\r\n");
 8000b3e:	4813      	ldr	r0, [pc, #76]	@ (8000b8c <spi_flash_write_function+0x5c>)
 8000b40:	f001 fff0 	bl	8002b24 <puts>
	while(spi_flash_erase_or_write_in_progess())
 8000b44:	f7ff ff6e 	bl	8000a24 <spi_flash_erase_or_write_in_progess>
 8000b48:	2800      	cmp	r0, #0
 8000b4a:	d1f8      	bne.n	8000b3e <spi_flash_write_function+0xe>
 8000b4c:	e00c      	b.n	8000b68 <spi_flash_write_function+0x38>

	// Less than or equal to 256 bytes and just go to the last one
	while (num_bytes > 256)
	{

		spi_flash_write_page(func_ptr, 256, flash_addr);
 8000b4e:	4632      	mov	r2, r6
 8000b50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b54:	4628      	mov	r0, r5
 8000b56:	f7ff ff89 	bl	8000a6c <spi_flash_write_page>
		flash_addr += 256;
 8000b5a:	f506 7680 	add.w	r6, r6, #256	@ 0x100
		func_ptr +=256;
 8000b5e:	f505 7580 	add.w	r5, r5, #256	@ 0x100
		num_bytes -= 256;
 8000b62:	f5a4 7480 	sub.w	r4, r4, #256	@ 0x100
 8000b66:	b2a4      	uxth	r4, r4
	while (num_bytes > 256)
 8000b68:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 8000b6c:	d8ef      	bhi.n	8000b4e <spi_flash_write_function+0x1e>
	}


	spi_flash_write_page(func_ptr, num_bytes, flash_addr);
 8000b6e:	4632      	mov	r2, r6
 8000b70:	4621      	mov	r1, r4
 8000b72:	4628      	mov	r0, r5
 8000b74:	f7ff ff7a 	bl	8000a6c <spi_flash_write_page>

	while(spi_flash_erase_or_write_in_progess())
 8000b78:	e002      	b.n	8000b80 <spi_flash_write_function+0x50>
	{
		printf("Waiting2....\r\n");
 8000b7a:	4805      	ldr	r0, [pc, #20]	@ (8000b90 <spi_flash_write_function+0x60>)
 8000b7c:	f001 ffd2 	bl	8002b24 <puts>
	while(spi_flash_erase_or_write_in_progess())
 8000b80:	f7ff ff50 	bl	8000a24 <spi_flash_erase_or_write_in_progess>
 8000b84:	2800      	cmp	r0, #0
 8000b86:	d1f8      	bne.n	8000b7a <spi_flash_write_function+0x4a>
	}
}
 8000b88:	bd70      	pop	{r4, r5, r6, pc}
 8000b8a:	bf00      	nop
 8000b8c:	08003434 	.word	0x08003434
 8000b90:	08003444 	.word	0x08003444

08000b94 <HAL_UART_MspInit>:
UART_HandleTypeDef USB_UART;

// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8000b94:	b530      	push	{r4, r5, lr}
 8000b96:	b08b      	sub	sp, #44	@ 0x2c
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 8000b98:	6803      	ldr	r3, [r0, #0]
 8000b9a:	4a2e      	ldr	r2, [pc, #184]	@ (8000c54 <HAL_UART_MspInit+0xc0>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d004      	beq.n	8000baa <HAL_UART_MspInit+0x16>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config

		// Enable UART Clocking
		__USART1_CLK_ENABLE();

	} else if (huart->Instance == USART6) {
 8000ba0:	4a2d      	ldr	r2, [pc, #180]	@ (8000c58 <HAL_UART_MspInit+0xc4>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d02c      	beq.n	8000c00 <HAL_UART_MspInit+0x6c>

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 8000ba6:	b00b      	add	sp, #44	@ 0x2c
 8000ba8:	bd30      	pop	{r4, r5, pc}
		__GPIOA_CLK_ENABLE();
 8000baa:	4c2c      	ldr	r4, [pc, #176]	@ (8000c5c <HAL_UART_MspInit+0xc8>)
 8000bac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000bae:	f043 0301 	orr.w	r3, r3, #1
 8000bb2:	6323      	str	r3, [r4, #48]	@ 0x30
 8000bb4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	9301      	str	r3, [sp, #4]
 8000bbc:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 8000bbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bc2:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8000bcc:	2303      	movs	r3, #3
 8000bce:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bd0:	2307      	movs	r3, #7
 8000bd2:	9309      	str	r3, [sp, #36]	@ 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 8000bd4:	4d22      	ldr	r5, [pc, #136]	@ (8000c60 <HAL_UART_MspInit+0xcc>)
 8000bd6:	a905      	add	r1, sp, #20
 8000bd8:	4628      	mov	r0, r5
 8000bda:	f000 f95b 	bl	8000e94 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000be2:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 8000be4:	a905      	add	r1, sp, #20
 8000be6:	4628      	mov	r0, r5
 8000be8:	f000 f954 	bl	8000e94 <HAL_GPIO_Init>
		__USART1_CLK_ENABLE();
 8000bec:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000bee:	f043 0310 	orr.w	r3, r3, #16
 8000bf2:	6463      	str	r3, [r4, #68]	@ 0x44
 8000bf4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000bf6:	f003 0310 	and.w	r3, r3, #16
 8000bfa:	9302      	str	r3, [sp, #8]
 8000bfc:	9b02      	ldr	r3, [sp, #8]
 8000bfe:	e7d2      	b.n	8000ba6 <HAL_UART_MspInit+0x12>
		__GPIOC_CLK_ENABLE();
 8000c00:	4c16      	ldr	r4, [pc, #88]	@ (8000c5c <HAL_UART_MspInit+0xc8>)
 8000c02:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000c04:	f043 0304 	orr.w	r3, r3, #4
 8000c08:	6323      	str	r3, [r4, #48]	@ 0x30
 8000c0a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	9303      	str	r3, [sp, #12]
 8000c12:	9b03      	ldr	r3, [sp, #12]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 8000c14:	2340      	movs	r3, #64	@ 0x40
 8000c16:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8000c20:	2303      	movs	r3, #3
 8000c22:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000c24:	2308      	movs	r3, #8
 8000c26:	9309      	str	r3, [sp, #36]	@ 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 8000c28:	4d0e      	ldr	r5, [pc, #56]	@ (8000c64 <HAL_UART_MspInit+0xd0>)
 8000c2a:	a905      	add	r1, sp, #20
 8000c2c:	4628      	mov	r0, r5
 8000c2e:	f000 f931 	bl	8000e94 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c32:	2380      	movs	r3, #128	@ 0x80
 8000c34:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 8000c36:	a905      	add	r1, sp, #20
 8000c38:	4628      	mov	r0, r5
 8000c3a:	f000 f92b 	bl	8000e94 <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 8000c3e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000c40:	f043 0320 	orr.w	r3, r3, #32
 8000c44:	6463      	str	r3, [r4, #68]	@ 0x44
 8000c46:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000c48:	f003 0320 	and.w	r3, r3, #32
 8000c4c:	9304      	str	r3, [sp, #16]
 8000c4e:	9b04      	ldr	r3, [sp, #16]
}
 8000c50:	e7a9      	b.n	8000ba6 <HAL_UART_MspInit+0x12>
 8000c52:	bf00      	nop
 8000c54:	40011000 	.word	0x40011000
 8000c58:	40011400 	.word	0x40011400
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40020000 	.word	0x40020000
 8000c64:	40020800 	.word	0x40020800

08000c68 <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 8000c68:	b508      	push	{r3, lr}
	Uhand->Instance        = Tgt;
 8000c6a:	6002      	str	r2, [r0, #0]

	Uhand->Init.BaudRate   = Baud;
 8000c6c:	6041      	str	r1, [r0, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 8000c6e:	2200      	movs	r2, #0
 8000c70:	6082      	str	r2, [r0, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 8000c72:	60c2      	str	r2, [r0, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 8000c74:	6102      	str	r2, [r0, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 8000c76:	210c      	movs	r1, #12
 8000c78:	6141      	str	r1, [r0, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000c7a:	6182      	str	r2, [r0, #24]

	HAL_UART_Init(Uhand);
 8000c7c:	f001 fe08 	bl	8002890 <HAL_UART_Init>
}
 8000c80:	bd08      	pop	{r3, pc}
	...

08000c84 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 8000c84:	b510      	push	{r4, lr}
 8000c86:	4614      	mov	r4, r2
	HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
 8000c88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c8c:	b292      	uxth	r2, r2
 8000c8e:	4802      	ldr	r0, [pc, #8]	@ (8000c98 <_write+0x14>)
 8000c90:	f001 fcdf 	bl	8002652 <HAL_UART_Transmit>
	return len;
}
 8000c94:	4620      	mov	r0, r4
 8000c96:	bd10      	pop	{r4, pc}
 8000c98:	200000fc 	.word	0x200000fc

08000c9c <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 8000c9c:	b508      	push	{r3, lr}
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	700a      	strb	r2, [r1, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	4802      	ldr	r0, [pc, #8]	@ (8000cb4 <_read+0x18>)
 8000caa:	f001 fd30 	bl	800270e <HAL_UART_Receive>
	return len;
}
 8000cae:	2001      	movs	r0, #1
 8000cb0:	bd08      	pop	{r3, pc}
 8000cb2:	bf00      	nop
 8000cb4:	200000fc 	.word	0x200000fc

08000cb8 <_close>:
	}
  return i; // The way this is set up, it will always report the wrong size
}

// These functions need to be defined for compiler version gcc-arm version 11.3
__attribute__((weak)) void _close(void){}
 8000cb8:	4770      	bx	lr

08000cba <_lseek>:
__attribute__((weak)) void _lseek(void){}
 8000cba:	4770      	bx	lr

08000cbc <_fstat>:
__attribute__((weak)) void _fstat(void){}
 8000cbc:	4770      	bx	lr

08000cbe <_isatty>:
__attribute__((weak)) void _getpid(void){}
__attribute__((weak)) void _ispid(void){}
__attribute__((weak)) void _kill(void){}
__attribute__((weak)) void _isatty(void){}
 8000cbe:	4770      	bx	lr

08000cc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cc0:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cc2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 8000cc4:	480d      	ldr	r0, [pc, #52]	@ (8000cfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000cc6:	490e      	ldr	r1, [pc, #56]	@ (8000d00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cc8:	4a0e      	ldr	r2, [pc, #56]	@ (8000d04 <LoopForever+0xe>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ccc:	e002      	b.n	8000cd4 <LoopCopyDataInit>

08000cce <CopyDataInit>:

CopyDataInit:


  ldr r4, [r2, r3]
 8000cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd2:	3304      	adds	r3, #4

08000cd4 <LoopCopyDataInit>:

LoopCopyDataInit:


  adds r4, r0, r3
 8000cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd6:	428c      	cmp	r4, r1



  bcc CopyDataInit
 8000cd8:	d3f9      	bcc.n	8000cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cda:	4a0b      	ldr	r2, [pc, #44]	@ (8000d08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cdc:	4c0b      	ldr	r4, [pc, #44]	@ (8000d0c <LoopForever+0x16>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce0:	e001      	b.n	8000ce6 <LoopFillZerobss>

08000ce2 <FillZerobss>:

FillZerobss:

  str  r3, [r2]
 8000ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce4:	3204      	adds	r2, #4

08000ce6 <LoopFillZerobss>:

LoopFillZerobss:

  cmp r2, r4
 8000ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce8:	d3fb      	bcc.n	8000ce2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000cea:	f000 f813 	bl	8000d14 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000cee:	f002 f903 	bl	8002ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cf2:	f7ff fc19 	bl	8000528 <main>

08000cf6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cf6:	e7fe      	b.n	8000cf6 <LoopForever>
  ldr   r0, =_estack
 8000cf8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d00:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000d04:	08003464 	.word	0x08003464
  ldr r2, =_sbss
 8000d08:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000d0c:	200002d8 	.word	0x200002d8

08000d10 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d10:	e7fe      	b.n	8000d10 <ADC_IRQHandler>
	...

08000d14 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d14:	4a03      	ldr	r2, [pc, #12]	@ (8000d24 <SystemInit+0x10>)
 8000d16:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000d1a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d1e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000d28:	4770      	bx	lr
	...

08000d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d2c:	b510      	push	{r4, lr}
 8000d2e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d30:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <HAL_InitTick+0x40>)
 8000d32:	781a      	ldrb	r2, [r3, #0]
 8000d34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d38:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <HAL_InitTick+0x44>)
 8000d3e:	6810      	ldr	r0, [r2, #0]
 8000d40:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d44:	f000 f892 	bl	8000e6c <HAL_SYSTICK_Config>
 8000d48:	b968      	cbnz	r0, 8000d66 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d4a:	2c0f      	cmp	r4, #15
 8000d4c:	d901      	bls.n	8000d52 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000d4e:	2001      	movs	r0, #1
 8000d50:	e00a      	b.n	8000d68 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d52:	2200      	movs	r2, #0
 8000d54:	4621      	mov	r1, r4
 8000d56:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5a:	f000 f877 	bl	8000e4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d5e:	4b03      	ldr	r3, [pc, #12]	@ (8000d6c <HAL_InitTick+0x40>)
 8000d60:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000d62:	2000      	movs	r0, #0
 8000d64:	e000      	b.n	8000d68 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000d66:	2001      	movs	r0, #1
}
 8000d68:	bd10      	pop	{r4, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000018 	.word	0x20000018
 8000d70:	20000014 	.word	0x20000014

08000d74 <HAL_Init>:
{
 8000d74:	b508      	push	{r3, lr}
  __HAL_FLASH_ART_ENABLE();
 8000d76:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <HAL_Init+0x28>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d7e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000d86:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d88:	2003      	movs	r0, #3
 8000d8a:	f000 f84d 	bl	8000e28 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d8e:	200f      	movs	r0, #15
 8000d90:	f7ff ffcc 	bl	8000d2c <HAL_InitTick>
  HAL_MspInit();
 8000d94:	f7ff ffc8 	bl	8000d28 <HAL_MspInit>
}
 8000d98:	2000      	movs	r0, #0
 8000d9a:	bd08      	pop	{r3, pc}
 8000d9c:	40023c00 	.word	0x40023c00

08000da0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000da0:	4a03      	ldr	r2, [pc, #12]	@ (8000db0 <HAL_IncTick+0x10>)
 8000da2:	6811      	ldr	r1, [r2, #0]
 8000da4:	4b03      	ldr	r3, [pc, #12]	@ (8000db4 <HAL_IncTick+0x14>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	440b      	add	r3, r1
 8000daa:	6013      	str	r3, [r2, #0]
}
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	20000184 	.word	0x20000184
 8000db4:	20000018 	.word	0x20000018

08000db8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000db8:	4b01      	ldr	r3, [pc, #4]	@ (8000dc0 <HAL_GetTick+0x8>)
 8000dba:	6818      	ldr	r0, [r3, #0]
}
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000184 	.word	0x20000184

08000dc4 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8000dc4:	2800      	cmp	r0, #0
 8000dc6:	db04      	blt.n	8000dd2 <__NVIC_SetPriority+0xe>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc8:	0109      	lsls	r1, r1, #4
 8000dca:	b2c9      	uxtb	r1, r1
 8000dcc:	4b04      	ldr	r3, [pc, #16]	@ (8000de0 <__NVIC_SetPriority+0x1c>)
 8000dce:	5419      	strb	r1, [r3, r0]
 8000dd0:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd2:	f000 000f 	and.w	r0, r0, #15
 8000dd6:	0109      	lsls	r1, r1, #4
 8000dd8:	b2c9      	uxtb	r1, r1
 8000dda:	4b02      	ldr	r3, [pc, #8]	@ (8000de4 <__NVIC_SetPriority+0x20>)
 8000ddc:	5419      	strb	r1, [r3, r0]
}
 8000dde:	4770      	bx	lr
 8000de0:	e000e400 	.word	0xe000e400
 8000de4:	e000ed14 	.word	0xe000ed14

08000de8 <NVIC_EncodePriority>:
{
 8000de8:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dea:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dee:	f1c0 0c07 	rsb	ip, r0, #7
 8000df2:	f1bc 0f04 	cmp.w	ip, #4
 8000df6:	bf28      	it	cs
 8000df8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfc:	1d03      	adds	r3, r0, #4
 8000dfe:	2b06      	cmp	r3, #6
 8000e00:	d90f      	bls.n	8000e22 <NVIC_EncodePriority+0x3a>
 8000e02:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	f04f 3eff 	mov.w	lr, #4294967295
 8000e08:	fa0e f00c 	lsl.w	r0, lr, ip
 8000e0c:	ea21 0100 	bic.w	r1, r1, r0
 8000e10:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e12:	fa0e fe03 	lsl.w	lr, lr, r3
 8000e16:	ea22 020e 	bic.w	r2, r2, lr
}
 8000e1a:	ea41 0002 	orr.w	r0, r1, r2
 8000e1e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e22:	2300      	movs	r3, #0
 8000e24:	e7ee      	b.n	8000e04 <NVIC_EncodePriority+0x1c>
	...

08000e28 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e28:	4906      	ldr	r1, [pc, #24]	@ (8000e44 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000e2a:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000e30:	041b      	lsls	r3, r3, #16
 8000e32:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e34:	0200      	lsls	r0, r0, #8
 8000e36:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e3a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000e3c:	4a02      	ldr	r2, [pc, #8]	@ (8000e48 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000e3e:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000e40:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000e42:	4770      	bx	lr
 8000e44:	e000ed00 	.word	0xe000ed00
 8000e48:	05fa0000 	.word	0x05fa0000

08000e4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e4c:	b510      	push	{r4, lr}
 8000e4e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e50:	4b05      	ldr	r3, [pc, #20]	@ (8000e68 <HAL_NVIC_SetPriority+0x1c>)
 8000e52:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e54:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000e58:	f7ff ffc6 	bl	8000de8 <NVIC_EncodePriority>
 8000e5c:	4601      	mov	r1, r0
 8000e5e:	4620      	mov	r0, r4
 8000e60:	f7ff ffb0 	bl	8000dc4 <__NVIC_SetPriority>
}
 8000e64:	bd10      	pop	{r4, pc}
 8000e66:	bf00      	nop
 8000e68:	e000ed00 	.word	0xe000ed00

08000e6c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e6c:	3801      	subs	r0, #1
 8000e6e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000e72:	d20b      	bcs.n	8000e8c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e74:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000e78:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7a:	4a05      	ldr	r2, [pc, #20]	@ (8000e90 <HAL_SYSTICK_Config+0x24>)
 8000e7c:	21f0      	movs	r1, #240	@ 0xf0
 8000e7e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e82:	2000      	movs	r0, #0
 8000e84:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e86:	2207      	movs	r2, #7
 8000e88:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e8a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e8c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e8e:	4770      	bx	lr
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000e94:	2300      	movs	r3, #0
 8000e96:	2b0f      	cmp	r3, #15
 8000e98:	f200 80f4 	bhi.w	8001084 <HAL_GPIO_Init+0x1f0>
{
 8000e9c:	b570      	push	{r4, r5, r6, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	e066      	b.n	8000f70 <HAL_GPIO_Init+0xdc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ea2:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000ea4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000ea8:	2403      	movs	r4, #3
 8000eaa:	fa04 f40e 	lsl.w	r4, r4, lr
 8000eae:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8000eb2:	68cc      	ldr	r4, [r1, #12]
 8000eb4:	fa04 f40e 	lsl.w	r4, r4, lr
 8000eb8:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000eba:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ebc:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ebe:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ec2:	684a      	ldr	r2, [r1, #4]
 8000ec4:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000ec8:	409a      	lsls	r2, r3
 8000eca:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000ecc:	6042      	str	r2, [r0, #4]
 8000ece:	e05d      	b.n	8000f8c <HAL_GPIO_Init+0xf8>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000ed0:	08dc      	lsrs	r4, r3, #3
 8000ed2:	3408      	adds	r4, #8
 8000ed4:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000ed8:	f003 0507 	and.w	r5, r3, #7
 8000edc:	00ad      	lsls	r5, r5, #2
 8000ede:	f04f 0e0f 	mov.w	lr, #15
 8000ee2:	fa0e fe05 	lsl.w	lr, lr, r5
 8000ee6:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000eea:	690a      	ldr	r2, [r1, #16]
 8000eec:	40aa      	lsls	r2, r5
 8000eee:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3] = temp;
 8000ef2:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000ef6:	e05d      	b.n	8000fb4 <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000ef8:	2209      	movs	r2, #9
 8000efa:	e000      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 8000efc:	2200      	movs	r2, #0
 8000efe:	fa02 f20e 	lsl.w	r2, r2, lr
 8000f02:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f04:	3402      	adds	r4, #2
 8000f06:	4d60      	ldr	r5, [pc, #384]	@ (8001088 <HAL_GPIO_Init+0x1f4>)
 8000f08:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f0c:	4a5f      	ldr	r2, [pc, #380]	@ (800108c <HAL_GPIO_Init+0x1f8>)
 8000f0e:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000f10:	ea6f 020c 	mvn.w	r2, ip
 8000f14:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f18:	684e      	ldr	r6, [r1, #4]
 8000f1a:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000f1e:	d001      	beq.n	8000f24 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000f20:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000f24:	4c59      	ldr	r4, [pc, #356]	@ (800108c <HAL_GPIO_Init+0x1f8>)
 8000f26:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000f28:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000f2a:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f2e:	684e      	ldr	r6, [r1, #4]
 8000f30:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000f34:	d001      	beq.n	8000f3a <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000f36:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000f3a:	4c54      	ldr	r4, [pc, #336]	@ (800108c <HAL_GPIO_Init+0x1f8>)
 8000f3c:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000f3e:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000f40:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f44:	684e      	ldr	r6, [r1, #4]
 8000f46:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000f4a:	d001      	beq.n	8000f50 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000f4c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000f50:	4c4e      	ldr	r4, [pc, #312]	@ (800108c <HAL_GPIO_Init+0x1f8>)
 8000f52:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f54:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000f56:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f58:	684d      	ldr	r5, [r1, #4]
 8000f5a:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000f5e:	d001      	beq.n	8000f64 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000f60:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000f64:	4c49      	ldr	r4, [pc, #292]	@ (800108c <HAL_GPIO_Init+0x1f8>)
 8000f66:	6022      	str	r2, [r4, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000f68:	3301      	adds	r3, #1
 8000f6a:	2b0f      	cmp	r3, #15
 8000f6c:	f200 8088 	bhi.w	8001080 <HAL_GPIO_Init+0x1ec>
    ioposition = ((uint32_t)0x01) << position;
 8000f70:	2201      	movs	r2, #1
 8000f72:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f74:	680c      	ldr	r4, [r1, #0]
 8000f76:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000f7a:	ea32 0404 	bics.w	r4, r2, r4
 8000f7e:	d1f3      	bne.n	8000f68 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f80:	684c      	ldr	r4, [r1, #4]
 8000f82:	f004 0403 	and.w	r4, r4, #3
 8000f86:	3c01      	subs	r4, #1
 8000f88:	2c01      	cmp	r4, #1
 8000f8a:	d98a      	bls.n	8000ea2 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f8c:	684a      	ldr	r2, [r1, #4]
 8000f8e:	f002 0203 	and.w	r2, r2, #3
 8000f92:	2a03      	cmp	r2, #3
 8000f94:	d009      	beq.n	8000faa <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 8000f96:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000f98:	005d      	lsls	r5, r3, #1
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	40aa      	lsls	r2, r5
 8000f9e:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000fa2:	688a      	ldr	r2, [r1, #8]
 8000fa4:	40aa      	lsls	r2, r5
 8000fa6:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000fa8:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000faa:	684a      	ldr	r2, [r1, #4]
 8000fac:	f002 0203 	and.w	r2, r2, #3
 8000fb0:	2a02      	cmp	r2, #2
 8000fb2:	d08d      	beq.n	8000ed0 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000fb4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000fb6:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f20e 	lsl.w	r2, r2, lr
 8000fc0:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000fc4:	684a      	ldr	r2, [r1, #4]
 8000fc6:	f002 0203 	and.w	r2, r2, #3
 8000fca:	fa02 f20e 	lsl.w	r2, r2, lr
 8000fce:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000fd0:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fd2:	684a      	ldr	r2, [r1, #4]
 8000fd4:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000fd8:	d0c6      	beq.n	8000f68 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fda:	4a2d      	ldr	r2, [pc, #180]	@ (8001090 <HAL_GPIO_Init+0x1fc>)
 8000fdc:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000fde:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000fe2:	6454      	str	r4, [r2, #68]	@ 0x44
 8000fe4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000fe6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000fea:	9201      	str	r2, [sp, #4]
 8000fec:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000fee:	089c      	lsrs	r4, r3, #2
 8000ff0:	1ca5      	adds	r5, r4, #2
 8000ff2:	4a25      	ldr	r2, [pc, #148]	@ (8001088 <HAL_GPIO_Init+0x1f4>)
 8000ff4:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000ff8:	f003 0e03 	and.w	lr, r3, #3
 8000ffc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001000:	220f      	movs	r2, #15
 8001002:	fa02 f20e 	lsl.w	r2, r2, lr
 8001006:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800100a:	4a22      	ldr	r2, [pc, #136]	@ (8001094 <HAL_GPIO_Init+0x200>)
 800100c:	4290      	cmp	r0, r2
 800100e:	f43f af75 	beq.w	8000efc <HAL_GPIO_Init+0x68>
 8001012:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001016:	4290      	cmp	r0, r2
 8001018:	d022      	beq.n	8001060 <HAL_GPIO_Init+0x1cc>
 800101a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800101e:	4290      	cmp	r0, r2
 8001020:	d020      	beq.n	8001064 <HAL_GPIO_Init+0x1d0>
 8001022:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001026:	4290      	cmp	r0, r2
 8001028:	d01e      	beq.n	8001068 <HAL_GPIO_Init+0x1d4>
 800102a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800102e:	4290      	cmp	r0, r2
 8001030:	d01c      	beq.n	800106c <HAL_GPIO_Init+0x1d8>
 8001032:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001036:	4290      	cmp	r0, r2
 8001038:	d01a      	beq.n	8001070 <HAL_GPIO_Init+0x1dc>
 800103a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800103e:	4290      	cmp	r0, r2
 8001040:	d018      	beq.n	8001074 <HAL_GPIO_Init+0x1e0>
 8001042:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001046:	4290      	cmp	r0, r2
 8001048:	d016      	beq.n	8001078 <HAL_GPIO_Init+0x1e4>
 800104a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800104e:	4290      	cmp	r0, r2
 8001050:	d014      	beq.n	800107c <HAL_GPIO_Init+0x1e8>
 8001052:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001056:	4290      	cmp	r0, r2
 8001058:	f43f af4e 	beq.w	8000ef8 <HAL_GPIO_Init+0x64>
 800105c:	220a      	movs	r2, #10
 800105e:	e74e      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 8001060:	2201      	movs	r2, #1
 8001062:	e74c      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 8001064:	2202      	movs	r2, #2
 8001066:	e74a      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 8001068:	2203      	movs	r2, #3
 800106a:	e748      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 800106c:	2204      	movs	r2, #4
 800106e:	e746      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 8001070:	2205      	movs	r2, #5
 8001072:	e744      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 8001074:	2206      	movs	r2, #6
 8001076:	e742      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 8001078:	2207      	movs	r2, #7
 800107a:	e740      	b.n	8000efe <HAL_GPIO_Init+0x6a>
 800107c:	2208      	movs	r2, #8
 800107e:	e73e      	b.n	8000efe <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001080:	b002      	add	sp, #8
 8001082:	bd70      	pop	{r4, r5, r6, pc}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	40013800 	.word	0x40013800
 800108c:	40013c00 	.word	0x40013c00
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000

08001098 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001098:	b10a      	cbz	r2, 800109e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800109a:	6181      	str	r1, [r0, #24]
 800109c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800109e:	0409      	lsls	r1, r1, #16
 80010a0:	6181      	str	r1, [r0, #24]
  }
}
 80010a2:	4770      	bx	lr

080010a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80010a4:	b510      	push	{r4, lr}
 80010a6:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <HAL_PWREx_EnableOverDrive+0x74>)
 80010aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010ac:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80010b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b8:	9301      	str	r3, [sp, #4]
 80010ba:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80010bc:	4a17      	ldr	r2, [pc, #92]	@ (800111c <HAL_PWREx_EnableOverDrive+0x78>)
 80010be:	6813      	ldr	r3, [r2, #0]
 80010c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010c4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010c6:	f7ff fe77 	bl	8000db8 <HAL_GetTick>
 80010ca:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80010cc:	4b13      	ldr	r3, [pc, #76]	@ (800111c <HAL_PWREx_EnableOverDrive+0x78>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80010d4:	d108      	bne.n	80010e8 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80010d6:	f7ff fe6f 	bl	8000db8 <HAL_GetTick>
 80010da:	1b00      	subs	r0, r0, r4
 80010dc:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80010e0:	d9f4      	bls.n	80010cc <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 80010e2:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 80010e4:	b002      	add	sp, #8
 80010e6:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80010e8:	4a0c      	ldr	r2, [pc, #48]	@ (800111c <HAL_PWREx_EnableOverDrive+0x78>)
 80010ea:	6813      	ldr	r3, [r2, #0]
 80010ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f0:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80010f2:	f7ff fe61 	bl	8000db8 <HAL_GetTick>
 80010f6:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80010f8:	4b08      	ldr	r3, [pc, #32]	@ (800111c <HAL_PWREx_EnableOverDrive+0x78>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001100:	d107      	bne.n	8001112 <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001102:	f7ff fe59 	bl	8000db8 <HAL_GetTick>
 8001106:	1b00      	subs	r0, r0, r4
 8001108:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800110c:	d9f4      	bls.n	80010f8 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 800110e:	2003      	movs	r0, #3
 8001110:	e7e8      	b.n	80010e4 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8001112:	2000      	movs	r0, #0
 8001114:	e7e6      	b.n	80010e4 <HAL_PWREx_EnableOverDrive+0x40>
 8001116:	bf00      	nop
 8001118:	40023800 	.word	0x40023800
 800111c:	40007000 	.word	0x40007000

08001120 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001120:	2800      	cmp	r0, #0
 8001122:	f000 8206 	beq.w	8001532 <HAL_RCC_OscConfig+0x412>
{
 8001126:	b570      	push	{r4, r5, r6, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800112c:	6803      	ldr	r3, [r0, #0]
 800112e:	f013 0f01 	tst.w	r3, #1
 8001132:	d029      	beq.n	8001188 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001134:	4b95      	ldr	r3, [pc, #596]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f003 030c 	and.w	r3, r3, #12
 800113c:	2b04      	cmp	r3, #4
 800113e:	d01a      	beq.n	8001176 <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001140:	4b92      	ldr	r3, [pc, #584]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f003 030c 	and.w	r3, r3, #12
 8001148:	2b08      	cmp	r3, #8
 800114a:	d00f      	beq.n	800116c <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800114c:	6863      	ldr	r3, [r4, #4]
 800114e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001152:	d040      	beq.n	80011d6 <HAL_RCC_OscConfig+0xb6>
 8001154:	2b00      	cmp	r3, #0
 8001156:	d154      	bne.n	8001202 <HAL_RCC_OscConfig+0xe2>
 8001158:	4b8c      	ldr	r3, [pc, #560]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	e039      	b.n	80011e0 <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800116c:	4b87      	ldr	r3, [pc, #540]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001174:	d0ea      	beq.n	800114c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001176:	4b85      	ldr	r3, [pc, #532]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800117e:	d003      	beq.n	8001188 <HAL_RCC_OscConfig+0x68>
 8001180:	6863      	ldr	r3, [r4, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	f000 81d7 	beq.w	8001536 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001188:	6823      	ldr	r3, [r4, #0]
 800118a:	f013 0f02 	tst.w	r3, #2
 800118e:	d074      	beq.n	800127a <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001190:	4b7e      	ldr	r3, [pc, #504]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f013 0f0c 	tst.w	r3, #12
 8001198:	d05e      	beq.n	8001258 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800119a:	4b7c      	ldr	r3, [pc, #496]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d053      	beq.n	800124e <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011a6:	68e3      	ldr	r3, [r4, #12]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	f000 8089 	beq.w	80012c0 <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011ae:	4a77      	ldr	r2, [pc, #476]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80011b0:	6813      	ldr	r3, [r2, #0]
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b8:	f7ff fdfe 	bl	8000db8 <HAL_GetTick>
 80011bc:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011be:	4b73      	ldr	r3, [pc, #460]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f013 0f02 	tst.w	r3, #2
 80011c6:	d172      	bne.n	80012ae <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011c8:	f7ff fdf6 	bl	8000db8 <HAL_GetTick>
 80011cc:	1b40      	subs	r0, r0, r5
 80011ce:	2802      	cmp	r0, #2
 80011d0:	d9f5      	bls.n	80011be <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 80011d2:	2003      	movs	r0, #3
 80011d4:	e1b4      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d6:	4a6d      	ldr	r2, [pc, #436]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80011d8:	6813      	ldr	r3, [r2, #0]
 80011da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011de:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011e0:	6863      	ldr	r3, [r4, #4]
 80011e2:	b32b      	cbz	r3, 8001230 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 80011e4:	f7ff fde8 	bl	8000db8 <HAL_GetTick>
 80011e8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ea:	4b68      	ldr	r3, [pc, #416]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80011f2:	d1c9      	bne.n	8001188 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f4:	f7ff fde0 	bl	8000db8 <HAL_GetTick>
 80011f8:	1b40      	subs	r0, r0, r5
 80011fa:	2864      	cmp	r0, #100	@ 0x64
 80011fc:	d9f5      	bls.n	80011ea <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 80011fe:	2003      	movs	r0, #3
 8001200:	e19e      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001202:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001206:	d009      	beq.n	800121c <HAL_RCC_OscConfig+0xfc>
 8001208:	4b60      	ldr	r3, [pc, #384]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	e7e1      	b.n	80011e0 <HAL_RCC_OscConfig+0xc0>
 800121c:	4b5b      	ldr	r3, [pc, #364]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	e7d7      	b.n	80011e0 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8001230:	f7ff fdc2 	bl	8000db8 <HAL_GetTick>
 8001234:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001236:	4b55      	ldr	r3, [pc, #340]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800123e:	d0a3      	beq.n	8001188 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001240:	f7ff fdba 	bl	8000db8 <HAL_GetTick>
 8001244:	1b40      	subs	r0, r0, r5
 8001246:	2864      	cmp	r0, #100	@ 0x64
 8001248:	d9f5      	bls.n	8001236 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 800124a:	2003      	movs	r0, #3
 800124c:	e178      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800124e:	4b4f      	ldr	r3, [pc, #316]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001256:	d1a6      	bne.n	80011a6 <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001258:	4b4c      	ldr	r3, [pc, #304]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f013 0f02 	tst.w	r3, #2
 8001260:	d003      	beq.n	800126a <HAL_RCC_OscConfig+0x14a>
 8001262:	68e3      	ldr	r3, [r4, #12]
 8001264:	2b01      	cmp	r3, #1
 8001266:	f040 8168 	bne.w	800153a <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126a:	4a48      	ldr	r2, [pc, #288]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800126c:	6813      	ldr	r3, [r2, #0]
 800126e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001272:	6921      	ldr	r1, [r4, #16]
 8001274:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001278:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	f013 0f08 	tst.w	r3, #8
 8001280:	d046      	beq.n	8001310 <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001282:	6963      	ldr	r3, [r4, #20]
 8001284:	b383      	cbz	r3, 80012e8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001286:	4a41      	ldr	r2, [pc, #260]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001288:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001290:	f7ff fd92 	bl	8000db8 <HAL_GetTick>
 8001294:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001296:	4b3d      	ldr	r3, [pc, #244]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800129a:	f013 0f02 	tst.w	r3, #2
 800129e:	d137      	bne.n	8001310 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a0:	f7ff fd8a 	bl	8000db8 <HAL_GetTick>
 80012a4:	1b40      	subs	r0, r0, r5
 80012a6:	2802      	cmp	r0, #2
 80012a8:	d9f5      	bls.n	8001296 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 80012aa:	2003      	movs	r0, #3
 80012ac:	e148      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ae:	4a37      	ldr	r2, [pc, #220]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80012b0:	6813      	ldr	r3, [r2, #0]
 80012b2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80012b6:	6921      	ldr	r1, [r4, #16]
 80012b8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80012bc:	6013      	str	r3, [r2, #0]
 80012be:	e7dc      	b.n	800127a <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 80012c0:	4a32      	ldr	r2, [pc, #200]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80012c2:	6813      	ldr	r3, [r2, #0]
 80012c4:	f023 0301 	bic.w	r3, r3, #1
 80012c8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80012ca:	f7ff fd75 	bl	8000db8 <HAL_GetTick>
 80012ce:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012d0:	4b2e      	ldr	r3, [pc, #184]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f013 0f02 	tst.w	r3, #2
 80012d8:	d0cf      	beq.n	800127a <HAL_RCC_OscConfig+0x15a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012da:	f7ff fd6d 	bl	8000db8 <HAL_GetTick>
 80012de:	1b40      	subs	r0, r0, r5
 80012e0:	2802      	cmp	r0, #2
 80012e2:	d9f5      	bls.n	80012d0 <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 80012e4:	2003      	movs	r0, #3
 80012e6:	e12b      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012e8:	4a28      	ldr	r2, [pc, #160]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80012ea:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 80012ec:	f023 0301 	bic.w	r3, r3, #1
 80012f0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f2:	f7ff fd61 	bl	8000db8 <HAL_GetTick>
 80012f6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012f8:	4b24      	ldr	r3, [pc, #144]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 80012fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012fc:	f013 0f02 	tst.w	r3, #2
 8001300:	d006      	beq.n	8001310 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001302:	f7ff fd59 	bl	8000db8 <HAL_GetTick>
 8001306:	1b40      	subs	r0, r0, r5
 8001308:	2802      	cmp	r0, #2
 800130a:	d9f5      	bls.n	80012f8 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 800130c:	2003      	movs	r0, #3
 800130e:	e117      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001310:	6823      	ldr	r3, [r4, #0]
 8001312:	f013 0f04 	tst.w	r3, #4
 8001316:	d07d      	beq.n	8001414 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001318:	4b1c      	ldr	r3, [pc, #112]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800131a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001320:	d11e      	bne.n	8001360 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001322:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 8001324:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001326:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800132a:	641a      	str	r2, [r3, #64]	@ 0x40
 800132c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001332:	9301      	str	r3, [sp, #4]
 8001334:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001336:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001338:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <HAL_RCC_OscConfig+0x270>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001340:	d010      	beq.n	8001364 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001342:	68a3      	ldr	r3, [r4, #8]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d025      	beq.n	8001394 <HAL_RCC_OscConfig+0x274>
 8001348:	2b00      	cmp	r3, #0
 800134a:	d13b      	bne.n	80013c4 <HAL_RCC_OscConfig+0x2a4>
 800134c:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <HAL_RCC_OscConfig+0x26c>)
 800134e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001350:	f022 0201 	bic.w	r2, r2, #1
 8001354:	671a      	str	r2, [r3, #112]	@ 0x70
 8001356:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001358:	f022 0204 	bic.w	r2, r2, #4
 800135c:	671a      	str	r2, [r3, #112]	@ 0x70
 800135e:	e01e      	b.n	800139e <HAL_RCC_OscConfig+0x27e>
  FlagStatus pwrclkchanged = RESET;
 8001360:	2500      	movs	r5, #0
 8001362:	e7e9      	b.n	8001338 <HAL_RCC_OscConfig+0x218>
      PWR->CR1 |= PWR_CR1_DBP;
 8001364:	4a0a      	ldr	r2, [pc, #40]	@ (8001390 <HAL_RCC_OscConfig+0x270>)
 8001366:	6813      	ldr	r3, [r2, #0]
 8001368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800136c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800136e:	f7ff fd23 	bl	8000db8 <HAL_GetTick>
 8001372:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_RCC_OscConfig+0x270>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800137c:	d1e1      	bne.n	8001342 <HAL_RCC_OscConfig+0x222>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800137e:	f7ff fd1b 	bl	8000db8 <HAL_GetTick>
 8001382:	1b80      	subs	r0, r0, r6
 8001384:	2864      	cmp	r0, #100	@ 0x64
 8001386:	d9f5      	bls.n	8001374 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 8001388:	2003      	movs	r0, #3
 800138a:	e0d9      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 800138c:	40023800 	.word	0x40023800
 8001390:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001394:	4a72      	ldr	r2, [pc, #456]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 8001396:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800139e:	68a3      	ldr	r3, [r4, #8]
 80013a0:	b333      	cbz	r3, 80013f0 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a2:	f7ff fd09 	bl	8000db8 <HAL_GetTick>
 80013a6:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a8:	4b6d      	ldr	r3, [pc, #436]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 80013aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013ac:	f013 0f02 	tst.w	r3, #2
 80013b0:	d12f      	bne.n	8001412 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013b2:	f7ff fd01 	bl	8000db8 <HAL_GetTick>
 80013b6:	1b80      	subs	r0, r0, r6
 80013b8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80013bc:	4298      	cmp	r0, r3
 80013be:	d9f3      	bls.n	80013a8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80013c0:	2003      	movs	r0, #3
 80013c2:	e0bd      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013c4:	2b05      	cmp	r3, #5
 80013c6:	d009      	beq.n	80013dc <HAL_RCC_OscConfig+0x2bc>
 80013c8:	4b65      	ldr	r3, [pc, #404]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 80013ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80013cc:	f022 0201 	bic.w	r2, r2, #1
 80013d0:	671a      	str	r2, [r3, #112]	@ 0x70
 80013d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80013d4:	f022 0204 	bic.w	r2, r2, #4
 80013d8:	671a      	str	r2, [r3, #112]	@ 0x70
 80013da:	e7e0      	b.n	800139e <HAL_RCC_OscConfig+0x27e>
 80013dc:	4b60      	ldr	r3, [pc, #384]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 80013de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80013e0:	f042 0204 	orr.w	r2, r2, #4
 80013e4:	671a      	str	r2, [r3, #112]	@ 0x70
 80013e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80013e8:	f042 0201 	orr.w	r2, r2, #1
 80013ec:	671a      	str	r2, [r3, #112]	@ 0x70
 80013ee:	e7d6      	b.n	800139e <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f0:	f7ff fce2 	bl	8000db8 <HAL_GetTick>
 80013f4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f6:	4b5a      	ldr	r3, [pc, #360]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 80013f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013fa:	f013 0f02 	tst.w	r3, #2
 80013fe:	d008      	beq.n	8001412 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001400:	f7ff fcda 	bl	8000db8 <HAL_GetTick>
 8001404:	1b80      	subs	r0, r0, r6
 8001406:	f241 3388 	movw	r3, #5000	@ 0x1388
 800140a:	4298      	cmp	r0, r3
 800140c:	d9f3      	bls.n	80013f6 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 800140e:	2003      	movs	r0, #3
 8001410:	e096      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001412:	b9fd      	cbnz	r5, 8001454 <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001414:	69a3      	ldr	r3, [r4, #24]
 8001416:	2b00      	cmp	r3, #0
 8001418:	f000 8091 	beq.w	800153e <HAL_RCC_OscConfig+0x41e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800141c:	4a50      	ldr	r2, [pc, #320]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 800141e:	6892      	ldr	r2, [r2, #8]
 8001420:	f002 020c 	and.w	r2, r2, #12
 8001424:	2a08      	cmp	r2, #8
 8001426:	d059      	beq.n	80014dc <HAL_RCC_OscConfig+0x3bc>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001428:	2b02      	cmp	r3, #2
 800142a:	d019      	beq.n	8001460 <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800142c:	4a4c      	ldr	r2, [pc, #304]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 800142e:	6813      	ldr	r3, [r2, #0]
 8001430:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001434:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001436:	f7ff fcbf 	bl	8000db8 <HAL_GetTick>
 800143a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800143c:	4b48      	ldr	r3, [pc, #288]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001444:	d048      	beq.n	80014d8 <HAL_RCC_OscConfig+0x3b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001446:	f7ff fcb7 	bl	8000db8 <HAL_GetTick>
 800144a:	1b00      	subs	r0, r0, r4
 800144c:	2802      	cmp	r0, #2
 800144e:	d9f5      	bls.n	800143c <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8001450:	2003      	movs	r0, #3
 8001452:	e075      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001454:	4a42      	ldr	r2, [pc, #264]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 8001456:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800145c:	6413      	str	r3, [r2, #64]	@ 0x40
 800145e:	e7d9      	b.n	8001414 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8001460:	4a3f      	ldr	r2, [pc, #252]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 8001462:	6813      	ldr	r3, [r2, #0]
 8001464:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001468:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800146a:	f7ff fca5 	bl	8000db8 <HAL_GetTick>
 800146e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001478:	d006      	beq.n	8001488 <HAL_RCC_OscConfig+0x368>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800147a:	f7ff fc9d 	bl	8000db8 <HAL_GetTick>
 800147e:	1b40      	subs	r0, r0, r5
 8001480:	2802      	cmp	r0, #2
 8001482:	d9f5      	bls.n	8001470 <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8001484:	2003      	movs	r0, #3
 8001486:	e05b      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001488:	69e3      	ldr	r3, [r4, #28]
 800148a:	6a22      	ldr	r2, [r4, #32]
 800148c:	4313      	orrs	r3, r2
 800148e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001490:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001494:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001496:	0852      	lsrs	r2, r2, #1
 8001498:	3a01      	subs	r2, #1
 800149a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800149e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80014a0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80014a4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80014a6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80014aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 80014ac:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80014ae:	6813      	ldr	r3, [r2, #0]
 80014b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014b4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80014b6:	f7ff fc7f 	bl	8000db8 <HAL_GetTick>
 80014ba:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014bc:	4b28      	ldr	r3, [pc, #160]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80014c4:	d106      	bne.n	80014d4 <HAL_RCC_OscConfig+0x3b4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014c6:	f7ff fc77 	bl	8000db8 <HAL_GetTick>
 80014ca:	1b00      	subs	r0, r0, r4
 80014cc:	2802      	cmp	r0, #2
 80014ce:	d9f5      	bls.n	80014bc <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 80014d0:	2003      	movs	r0, #3
 80014d2:	e035      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80014d4:	2000      	movs	r0, #0
 80014d6:	e033      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 80014d8:	2000      	movs	r0, #0
 80014da:	e031      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
      pll_config = RCC->PLLCFGR;
 80014dc:	4a20      	ldr	r2, [pc, #128]	@ (8001560 <HAL_RCC_OscConfig+0x440>)
 80014de:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d02f      	beq.n	8001544 <HAL_RCC_OscConfig+0x424>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80014e8:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014ea:	428b      	cmp	r3, r1
 80014ec:	d12c      	bne.n	8001548 <HAL_RCC_OscConfig+0x428>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80014ee:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
 80014f2:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014f4:	428b      	cmp	r3, r1
 80014f6:	d129      	bne.n	800154c <HAL_RCC_OscConfig+0x42c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014f8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80014fa:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80014fe:	4013      	ands	r3, r2
 8001500:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8001504:	d124      	bne.n	8001550 <HAL_RCC_OscConfig+0x430>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001506:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 800150a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800150c:	085b      	lsrs	r3, r3, #1
 800150e:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001510:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8001514:	d11e      	bne.n	8001554 <HAL_RCC_OscConfig+0x434>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001516:	f002 6370 	and.w	r3, r2, #251658240	@ 0xf000000
 800151a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800151c:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8001520:	d11a      	bne.n	8001558 <HAL_RCC_OscConfig+0x438>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001522:	f002 42e0 	and.w	r2, r2, #1879048192	@ 0x70000000
 8001526:	6b23      	ldr	r3, [r4, #48]	@ 0x30
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001528:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 800152c:	d116      	bne.n	800155c <HAL_RCC_OscConfig+0x43c>
  return HAL_OK;
 800152e:	2000      	movs	r0, #0
 8001530:	e006      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
    return HAL_ERROR;
 8001532:	2001      	movs	r0, #1
}
 8001534:	4770      	bx	lr
        return HAL_ERROR;
 8001536:	2001      	movs	r0, #1
 8001538:	e002      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
        return HAL_ERROR;
 800153a:	2001      	movs	r0, #1
 800153c:	e000      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 800153e:	2000      	movs	r0, #0
}
 8001540:	b002      	add	sp, #8
 8001542:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001544:	2001      	movs	r0, #1
 8001546:	e7fb      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 8001548:	2001      	movs	r0, #1
 800154a:	e7f9      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 800154c:	2001      	movs	r0, #1
 800154e:	e7f7      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 8001550:	2001      	movs	r0, #1
 8001552:	e7f5      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 8001554:	2001      	movs	r0, #1
 8001556:	e7f3      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 8001558:	2001      	movs	r0, #1
 800155a:	e7f1      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 800155c:	2001      	movs	r0, #1
 800155e:	e7ef      	b.n	8001540 <HAL_RCC_OscConfig+0x420>
 8001560:	40023800 	.word	0x40023800

08001564 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001564:	b508      	push	{r3, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001566:	4b26      	ldr	r3, [pc, #152]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 030c 	and.w	r3, r3, #12
 800156e:	2b04      	cmp	r3, #4
 8001570:	d041      	beq.n	80015f6 <HAL_RCC_GetSysClockFreq+0x92>
 8001572:	2b08      	cmp	r3, #8
 8001574:	d141      	bne.n	80015fa <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001576:	4b22      	ldr	r3, [pc, #136]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001584:	d012      	beq.n	80015ac <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001586:	4b1e      	ldr	r3, [pc, #120]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001588:	6859      	ldr	r1, [r3, #4]
 800158a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800158e:	481d      	ldr	r0, [pc, #116]	@ (8001604 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001590:	2300      	movs	r3, #0
 8001592:	fba1 0100 	umull	r0, r1, r1, r0
 8001596:	f7fe fe4f 	bl	8000238 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800159a:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x9c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80015a2:	3301      	adds	r3, #1
 80015a4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80015a6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80015aa:	e027      	b.n	80015fc <HAL_RCC_GetSysClockFreq+0x98>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ac:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x9c>)
 80015ae:	6858      	ldr	r0, [r3, #4]
 80015b0:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80015b4:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80015b8:	ebbc 0c00 	subs.w	ip, ip, r0
 80015bc:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80015c0:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80015c4:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80015c8:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80015cc:	ebb1 010c 	subs.w	r1, r1, ip
 80015d0:	eb63 030e 	sbc.w	r3, r3, lr
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015da:	00c9      	lsls	r1, r1, #3
 80015dc:	eb11 0c00 	adds.w	ip, r1, r0
 80015e0:	f143 0300 	adc.w	r3, r3, #0
 80015e4:	0299      	lsls	r1, r3, #10
 80015e6:	2300      	movs	r3, #0
 80015e8:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80015ec:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80015f0:	f7fe fe22 	bl	8000238 <__aeabi_uldivmod>
 80015f4:	e7d1      	b.n	800159a <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 80015f6:	4803      	ldr	r0, [pc, #12]	@ (8001604 <HAL_RCC_GetSysClockFreq+0xa0>)
 80015f8:	e000      	b.n	80015fc <HAL_RCC_GetSysClockFreq+0x98>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015fa:	4803      	ldr	r0, [pc, #12]	@ (8001608 <HAL_RCC_GetSysClockFreq+0xa4>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80015fc:	bd08      	pop	{r3, pc}
 80015fe:	bf00      	nop
 8001600:	40023800 	.word	0x40023800
 8001604:	017d7840 	.word	0x017d7840
 8001608:	00f42400 	.word	0x00f42400

0800160c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800160c:	2800      	cmp	r0, #0
 800160e:	f000 80a0 	beq.w	8001752 <HAL_RCC_ClockConfig+0x146>
{
 8001612:	b570      	push	{r4, r5, r6, lr}
 8001614:	460d      	mov	r5, r1
 8001616:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001618:	4b52      	ldr	r3, [pc, #328]	@ (8001764 <HAL_RCC_ClockConfig+0x158>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 030f 	and.w	r3, r3, #15
 8001620:	428b      	cmp	r3, r1
 8001622:	d20b      	bcs.n	800163c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001624:	4a4f      	ldr	r2, [pc, #316]	@ (8001764 <HAL_RCC_ClockConfig+0x158>)
 8001626:	6813      	ldr	r3, [r2, #0]
 8001628:	f023 030f 	bic.w	r3, r3, #15
 800162c:	430b      	orrs	r3, r1
 800162e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001630:	6813      	ldr	r3, [r2, #0]
 8001632:	f003 030f 	and.w	r3, r3, #15
 8001636:	428b      	cmp	r3, r1
 8001638:	f040 808d 	bne.w	8001756 <HAL_RCC_ClockConfig+0x14a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800163c:	6823      	ldr	r3, [r4, #0]
 800163e:	f013 0f02 	tst.w	r3, #2
 8001642:	d017      	beq.n	8001674 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001644:	f013 0f04 	tst.w	r3, #4
 8001648:	d004      	beq.n	8001654 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800164a:	4a47      	ldr	r2, [pc, #284]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 800164c:	6893      	ldr	r3, [r2, #8]
 800164e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001652:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001654:	6823      	ldr	r3, [r4, #0]
 8001656:	f013 0f08 	tst.w	r3, #8
 800165a:	d004      	beq.n	8001666 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800165c:	4a42      	ldr	r2, [pc, #264]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 800165e:	6893      	ldr	r3, [r2, #8]
 8001660:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001664:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001666:	4a40      	ldr	r2, [pc, #256]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 8001668:	6893      	ldr	r3, [r2, #8]
 800166a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800166e:	68a1      	ldr	r1, [r4, #8]
 8001670:	430b      	orrs	r3, r1
 8001672:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001674:	6823      	ldr	r3, [r4, #0]
 8001676:	f013 0f01 	tst.w	r3, #1
 800167a:	d031      	beq.n	80016e0 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800167c:	6863      	ldr	r3, [r4, #4]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d020      	beq.n	80016c4 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001682:	2b02      	cmp	r3, #2
 8001684:	d025      	beq.n	80016d2 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001686:	4a38      	ldr	r2, [pc, #224]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 8001688:	6812      	ldr	r2, [r2, #0]
 800168a:	f012 0f02 	tst.w	r2, #2
 800168e:	d064      	beq.n	800175a <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001690:	4935      	ldr	r1, [pc, #212]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 8001692:	688a      	ldr	r2, [r1, #8]
 8001694:	f022 0203 	bic.w	r2, r2, #3
 8001698:	4313      	orrs	r3, r2
 800169a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800169c:	f7ff fb8c 	bl	8000db8 <HAL_GetTick>
 80016a0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016a2:	4b31      	ldr	r3, [pc, #196]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	6862      	ldr	r2, [r4, #4]
 80016ac:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80016b0:	d016      	beq.n	80016e0 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b2:	f7ff fb81 	bl	8000db8 <HAL_GetTick>
 80016b6:	1b80      	subs	r0, r0, r6
 80016b8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80016bc:	4298      	cmp	r0, r3
 80016be:	d9f0      	bls.n	80016a2 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 80016c0:	2003      	movs	r0, #3
 80016c2:	e045      	b.n	8001750 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016c4:	4a28      	ldr	r2, [pc, #160]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80016cc:	d1e0      	bne.n	8001690 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80016ce:	2001      	movs	r0, #1
 80016d0:	e03e      	b.n	8001750 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d2:	4a25      	ldr	r2, [pc, #148]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 80016d4:	6812      	ldr	r2, [r2, #0]
 80016d6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80016da:	d1d9      	bne.n	8001690 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80016dc:	2001      	movs	r0, #1
 80016de:	e037      	b.n	8001750 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016e0:	4b20      	ldr	r3, [pc, #128]	@ (8001764 <HAL_RCC_ClockConfig+0x158>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 030f 	and.w	r3, r3, #15
 80016e8:	42ab      	cmp	r3, r5
 80016ea:	d90a      	bls.n	8001702 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001764 <HAL_RCC_ClockConfig+0x158>)
 80016ee:	6813      	ldr	r3, [r2, #0]
 80016f0:	f023 030f 	bic.w	r3, r3, #15
 80016f4:	432b      	orrs	r3, r5
 80016f6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016f8:	6813      	ldr	r3, [r2, #0]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	42ab      	cmp	r3, r5
 8001700:	d12d      	bne.n	800175e <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	f013 0f04 	tst.w	r3, #4
 8001708:	d006      	beq.n	8001718 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800170a:	4a17      	ldr	r2, [pc, #92]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 800170c:	6893      	ldr	r3, [r2, #8]
 800170e:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001712:	68e1      	ldr	r1, [r4, #12]
 8001714:	430b      	orrs	r3, r1
 8001716:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001718:	6823      	ldr	r3, [r4, #0]
 800171a:	f013 0f08 	tst.w	r3, #8
 800171e:	d007      	beq.n	8001730 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001720:	4a11      	ldr	r2, [pc, #68]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 8001722:	6893      	ldr	r3, [r2, #8]
 8001724:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001728:	6921      	ldr	r1, [r4, #16]
 800172a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800172e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001730:	f7ff ff18 	bl	8001564 <HAL_RCC_GetSysClockFreq>
 8001734:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <HAL_RCC_ClockConfig+0x15c>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800173c:	4a0b      	ldr	r2, [pc, #44]	@ (800176c <HAL_RCC_ClockConfig+0x160>)
 800173e:	5cd3      	ldrb	r3, [r2, r3]
 8001740:	40d8      	lsrs	r0, r3
 8001742:	4b0b      	ldr	r3, [pc, #44]	@ (8001770 <HAL_RCC_ClockConfig+0x164>)
 8001744:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001746:	4b0b      	ldr	r3, [pc, #44]	@ (8001774 <HAL_RCC_ClockConfig+0x168>)
 8001748:	6818      	ldr	r0, [r3, #0]
 800174a:	f7ff faef 	bl	8000d2c <HAL_InitTick>
  return HAL_OK;
 800174e:	2000      	movs	r0, #0
}
 8001750:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001752:	2001      	movs	r0, #1
}
 8001754:	4770      	bx	lr
      return HAL_ERROR;
 8001756:	2001      	movs	r0, #1
 8001758:	e7fa      	b.n	8001750 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 800175a:	2001      	movs	r0, #1
 800175c:	e7f8      	b.n	8001750 <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
 800175e:	2001      	movs	r0, #1
 8001760:	e7f6      	b.n	8001750 <HAL_RCC_ClockConfig+0x144>
 8001762:	bf00      	nop
 8001764:	40023c00 	.word	0x40023c00
 8001768:	40023800 	.word	0x40023800
 800176c:	080033fc 	.word	0x080033fc
 8001770:	20000014 	.word	0x20000014
 8001774:	2000001c 	.word	0x2000001c

08001778 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001778:	4b01      	ldr	r3, [pc, #4]	@ (8001780 <HAL_RCC_GetHCLKFreq+0x8>)
 800177a:	6818      	ldr	r0, [r3, #0]
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	20000014 	.word	0x20000014

08001784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001784:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001786:	f7ff fff7 	bl	8001778 <HAL_RCC_GetHCLKFreq>
 800178a:	4b04      	ldr	r3, [pc, #16]	@ (800179c <HAL_RCC_GetPCLK1Freq+0x18>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001792:	4a03      	ldr	r2, [pc, #12]	@ (80017a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001794:	5cd3      	ldrb	r3, [r2, r3]
}
 8001796:	40d8      	lsrs	r0, r3
 8001798:	bd08      	pop	{r3, pc}
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800
 80017a0:	0800340c 	.word	0x0800340c

080017a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017a4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017a6:	f7ff ffe7 	bl	8001778 <HAL_RCC_GetHCLKFreq>
 80017aa:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <HAL_RCC_GetPCLK2Freq+0x18>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80017b2:	4a03      	ldr	r2, [pc, #12]	@ (80017c0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80017b4:	5cd3      	ldrb	r3, [r2, r3]
}
 80017b6:	40d8      	lsrs	r0, r3
 80017b8:	bd08      	pop	{r3, pc}
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	0800340c 	.word	0x0800340c

080017c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80017c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	4605      	mov	r5, r0
 80017cc:	4688      	mov	r8, r1
 80017ce:	4617      	mov	r7, r2
 80017d0:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80017d2:	f7ff faf1 	bl	8000db8 <HAL_GetTick>
 80017d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80017d8:	1a1b      	subs	r3, r3, r0
 80017da:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 80017de:	f7ff faeb 	bl	8000db8 <HAL_GetTick>
 80017e2:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80017e4:	4b28      	ldr	r3, [pc, #160]	@ (8001888 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80017ec:	fb09 f303 	mul.w	r3, r9, r3
 80017f0:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80017f2:	682b      	ldr	r3, [r5, #0]
 80017f4:	689c      	ldr	r4, [r3, #8]
 80017f6:	ea38 0404 	bics.w	r4, r8, r4
 80017fa:	bf0c      	ite	eq
 80017fc:	2301      	moveq	r3, #1
 80017fe:	2300      	movne	r3, #0
 8001800:	42bb      	cmp	r3, r7
 8001802:	d03d      	beq.n	8001880 <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001804:	f1b6 3fff 	cmp.w	r6, #4294967295
 8001808:	d0f3      	beq.n	80017f2 <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800180a:	f7ff fad5 	bl	8000db8 <HAL_GetTick>
 800180e:	eba0 000a 	sub.w	r0, r0, sl
 8001812:	4548      	cmp	r0, r9
 8001814:	d207      	bcs.n	8001826 <SPI_WaitFlagStateUntilTimeout+0x62>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001816:	9a01      	ldr	r2, [sp, #4]
 8001818:	b102      	cbz	r2, 800181c <SPI_WaitFlagStateUntilTimeout+0x58>
 800181a:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 800181c:	9b01      	ldr	r3, [sp, #4]
 800181e:	3b01      	subs	r3, #1
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	4691      	mov	r9, r2
 8001824:	e7e5      	b.n	80017f2 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001826:	682a      	ldr	r2, [r5, #0]
 8001828:	6853      	ldr	r3, [r2, #4]
 800182a:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800182e:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001830:	686b      	ldr	r3, [r5, #4]
 8001832:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001836:	d00b      	beq.n	8001850 <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001838:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800183a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800183e:	d014      	beq.n	800186a <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 8001840:	2301      	movs	r3, #1
 8001842:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8001846:	2300      	movs	r3, #0
 8001848:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800184c:	2003      	movs	r0, #3
 800184e:	e018      	b.n	8001882 <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001850:	68ab      	ldr	r3, [r5, #8]
 8001852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001856:	bf18      	it	ne
 8001858:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 800185c:	d1ec      	bne.n	8001838 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 800185e:	682a      	ldr	r2, [r5, #0]
 8001860:	6813      	ldr	r3, [r2, #0]
 8001862:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001866:	6013      	str	r3, [r2, #0]
 8001868:	e7e6      	b.n	8001838 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 800186a:	682a      	ldr	r2, [r5, #0]
 800186c:	6813      	ldr	r3, [r2, #0]
 800186e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001872:	6013      	str	r3, [r2, #0]
 8001874:	682a      	ldr	r2, [r5, #0]
 8001876:	6813      	ldr	r3, [r2, #0]
 8001878:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	e7df      	b.n	8001840 <SPI_WaitFlagStateUntilTimeout+0x7c>
    }
  }

  return HAL_OK;
 8001880:	2000      	movs	r0, #0
}
 8001882:	b002      	add	sp, #8
 8001884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001888:	20000014 	.word	0x20000014

0800188c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800188c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	4606      	mov	r6, r0
 8001894:	460d      	mov	r5, r1
 8001896:	4614      	mov	r4, r2
 8001898:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80018a0:	f7ff fa8a 	bl	8000db8 <HAL_GetTick>
 80018a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80018a6:	1a1b      	subs	r3, r3, r0
 80018a8:	eb03 0907 	add.w	r9, r3, r7
  tmp_tickstart = HAL_GetTick();
 80018ac:	f7ff fa84 	bl	8000db8 <HAL_GetTick>
 80018b0:	4682      	mov	sl, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80018b2:	f8d6 8000 	ldr.w	r8, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80018b6:	4b30      	ldr	r3, [pc, #192]	@ (8001978 <SPI_WaitFifoStateUntilTimeout+0xec>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80018be:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80018c2:	0d1b      	lsrs	r3, r3, #20
 80018c4:	fb09 f303 	mul.w	r3, r9, r3
 80018c8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80018ca:	e002      	b.n	80018d2 <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 80018cc:	f1b7 3fff 	cmp.w	r7, #4294967295
 80018d0:	d112      	bne.n	80018f8 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 80018d2:	6833      	ldr	r3, [r6, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	ea03 0c05 	and.w	ip, r3, r5
 80018da:	45a4      	cmp	ip, r4
 80018dc:	d047      	beq.n	800196e <SPI_WaitFifoStateUntilTimeout+0xe2>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80018de:	f5b5 6fc0 	cmp.w	r5, #1536	@ 0x600
 80018e2:	bf08      	it	eq
 80018e4:	2c00      	cmpeq	r4, #0
 80018e6:	d1f1      	bne.n	80018cc <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 80018e8:	f898 300c 	ldrb.w	r3, [r8, #12]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80018f2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80018f6:	e7e9      	b.n	80018cc <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80018f8:	f7ff fa5e 	bl	8000db8 <HAL_GetTick>
 80018fc:	eba0 000a 	sub.w	r0, r0, sl
 8001900:	4548      	cmp	r0, r9
 8001902:	d207      	bcs.n	8001914 <SPI_WaitFifoStateUntilTimeout+0x88>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001904:	9a01      	ldr	r2, [sp, #4]
 8001906:	b102      	cbz	r2, 800190a <SPI_WaitFifoStateUntilTimeout+0x7e>
 8001908:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 800190a:	9b01      	ldr	r3, [sp, #4]
 800190c:	3b01      	subs	r3, #1
 800190e:	9301      	str	r3, [sp, #4]
 8001910:	4691      	mov	r9, r2
 8001912:	e7de      	b.n	80018d2 <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001914:	6832      	ldr	r2, [r6, #0]
 8001916:	6853      	ldr	r3, [r2, #4]
 8001918:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800191c:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800191e:	6873      	ldr	r3, [r6, #4]
 8001920:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001924:	d00b      	beq.n	800193e <SPI_WaitFifoStateUntilTimeout+0xb2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001926:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8001928:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800192c:	d014      	beq.n	8001958 <SPI_WaitFifoStateUntilTimeout+0xcc>
        hspi->State = HAL_SPI_STATE_READY;
 800192e:	2301      	movs	r3, #1
 8001930:	f886 305d 	strb.w	r3, [r6, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8001934:	2300      	movs	r3, #0
 8001936:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800193a:	2003      	movs	r0, #3
 800193c:	e018      	b.n	8001970 <SPI_WaitFifoStateUntilTimeout+0xe4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800193e:	68b3      	ldr	r3, [r6, #8]
 8001940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001944:	bf18      	it	ne
 8001946:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 800194a:	d1ec      	bne.n	8001926 <SPI_WaitFifoStateUntilTimeout+0x9a>
          __HAL_SPI_DISABLE(hspi);
 800194c:	6832      	ldr	r2, [r6, #0]
 800194e:	6813      	ldr	r3, [r2, #0]
 8001950:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	e7e6      	b.n	8001926 <SPI_WaitFifoStateUntilTimeout+0x9a>
          SPI_RESET_CRC(hspi);
 8001958:	6832      	ldr	r2, [r6, #0]
 800195a:	6813      	ldr	r3, [r2, #0]
 800195c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	6832      	ldr	r2, [r6, #0]
 8001964:	6813      	ldr	r3, [r2, #0]
 8001966:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	e7df      	b.n	800192e <SPI_WaitFifoStateUntilTimeout+0xa2>
    }
  }

  return HAL_OK;
 800196e:	2000      	movs	r0, #0
}
 8001970:	b002      	add	sp, #8
 8001972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001976:	bf00      	nop
 8001978:	20000014 	.word	0x20000014

0800197c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800197c:	b570      	push	{r4, r5, r6, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	4604      	mov	r4, r0
 8001982:	460d      	mov	r5, r1
 8001984:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001986:	9200      	str	r2, [sp, #0]
 8001988:	460b      	mov	r3, r1
 800198a:	2200      	movs	r2, #0
 800198c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001990:	f7ff ff7c 	bl	800188c <SPI_WaitFifoStateUntilTimeout>
 8001994:	bb18      	cbnz	r0, 80019de <SPI_EndRxTxTransaction+0x62>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001996:	4b1f      	ldr	r3, [pc, #124]	@ (8001a14 <SPI_EndRxTxTransaction+0x98>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a1f      	ldr	r2, [pc, #124]	@ (8001a18 <SPI_EndRxTxTransaction+0x9c>)
 800199c:	fba2 2303 	umull	r2, r3, r2, r3
 80019a0:	0d5b      	lsrs	r3, r3, #21
 80019a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019a6:	fb02 f303 	mul.w	r3, r2, r3
 80019aa:	9303      	str	r3, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80019ac:	6863      	ldr	r3, [r4, #4]
 80019ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80019b2:	d01a      	beq.n	80019ea <SPI_EndRxTxTransaction+0x6e>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80019b4:	9b03      	ldr	r3, [sp, #12]
 80019b6:	b13b      	cbz	r3, 80019c8 <SPI_EndRxTxTransaction+0x4c>
      {
        break;
      }
      count--;
 80019b8:	9b03      	ldr	r3, [sp, #12]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80019be:	6823      	ldr	r3, [r4, #0]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80019c6:	d1f5      	bne.n	80019b4 <SPI_EndRxTxTransaction+0x38>
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80019c8:	9600      	str	r6, [sp, #0]
 80019ca:	462b      	mov	r3, r5
 80019cc:	2200      	movs	r2, #0
 80019ce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80019d2:	4620      	mov	r0, r4
 80019d4:	f7ff ff5a 	bl	800188c <SPI_WaitFifoStateUntilTimeout>
 80019d8:	b9b0      	cbnz	r0, 8001a08 <SPI_EndRxTxTransaction+0x8c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80019da:	b004      	add	sp, #16
 80019dc:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019de:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80019e0:	f043 0320 	orr.w	r3, r3, #32
 80019e4:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80019e6:	2003      	movs	r0, #3
 80019e8:	e7f7      	b.n	80019da <SPI_EndRxTxTransaction+0x5e>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80019ea:	9600      	str	r6, [sp, #0]
 80019ec:	462b      	mov	r3, r5
 80019ee:	2200      	movs	r2, #0
 80019f0:	2180      	movs	r1, #128	@ 0x80
 80019f2:	4620      	mov	r0, r4
 80019f4:	f7ff fee6 	bl	80017c4 <SPI_WaitFlagStateUntilTimeout>
 80019f8:	2800      	cmp	r0, #0
 80019fa:	d0e5      	beq.n	80019c8 <SPI_EndRxTxTransaction+0x4c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019fc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80019fe:	f043 0320 	orr.w	r3, r3, #32
 8001a02:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 8001a04:	2003      	movs	r0, #3
 8001a06:	e7e8      	b.n	80019da <SPI_EndRxTxTransaction+0x5e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a08:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001a0a:	f043 0320 	orr.w	r3, r3, #32
 8001a0e:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001a10:	2003      	movs	r0, #3
 8001a12:	e7e2      	b.n	80019da <SPI_EndRxTxTransaction+0x5e>
 8001a14:	20000014 	.word	0x20000014
 8001a18:	165e9f81 	.word	0x165e9f81

08001a1c <HAL_SPI_MspInit>:
}
 8001a1c:	4770      	bx	lr

08001a1e <HAL_SPI_Init>:
  if (hspi == NULL)
 8001a1e:	2800      	cmp	r0, #0
 8001a20:	f000 808e 	beq.w	8001b40 <HAL_SPI_Init+0x122>
{
 8001a24:	b510      	push	{r4, lr}
 8001a26:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001a28:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8001a2a:	b933      	cbnz	r3, 8001a3a <HAL_SPI_Init+0x1c>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a2c:	6843      	ldr	r3, [r0, #4]
 8001a2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001a32:	d005      	beq.n	8001a40 <HAL_SPI_Init+0x22>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61c3      	str	r3, [r0, #28]
 8001a38:	e002      	b.n	8001a40 <HAL_SPI_Init+0x22>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a3e:	6143      	str	r3, [r0, #20]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a40:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d05a      	beq.n	8001afe <HAL_SPI_Init+0xe0>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8001a4e:	6822      	ldr	r2, [r4, #0]
 8001a50:	6813      	ldr	r3, [r2, #0]
 8001a52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a56:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a58:	68e3      	ldr	r3, [r4, #12]
 8001a5a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001a5e:	d954      	bls.n	8001b0a <HAL_SPI_Init+0xec>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a60:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001a62:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8001a66:	bf18      	it	ne
 8001a68:	f5b3 6fe0 	cmpne.w	r3, #1792	@ 0x700
 8001a6c:	d001      	beq.n	8001a72 <HAL_SPI_Init+0x54>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001a72:	6863      	ldr	r3, [r4, #4]
 8001a74:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8001a78:	68a1      	ldr	r1, [r4, #8]
 8001a7a:	f401 4104 	and.w	r1, r1, #33792	@ 0x8400
 8001a7e:	430b      	orrs	r3, r1
 8001a80:	6921      	ldr	r1, [r4, #16]
 8001a82:	f001 0102 	and.w	r1, r1, #2
 8001a86:	430b      	orrs	r3, r1
 8001a88:	6961      	ldr	r1, [r4, #20]
 8001a8a:	f001 0101 	and.w	r1, r1, #1
 8001a8e:	430b      	orrs	r3, r1
 8001a90:	69a1      	ldr	r1, [r4, #24]
 8001a92:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8001a96:	430b      	orrs	r3, r1
 8001a98:	69e1      	ldr	r1, [r4, #28]
 8001a9a:	f001 0138 	and.w	r1, r1, #56	@ 0x38
 8001a9e:	430b      	orrs	r3, r1
 8001aa0:	6a21      	ldr	r1, [r4, #32]
 8001aa2:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8001aa6:	430b      	orrs	r3, r1
 8001aa8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001aaa:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 8001aae:	6820      	ldr	r0, [r4, #0]
 8001ab0:	430b      	orrs	r3, r1
 8001ab2:	6003      	str	r3, [r0, #0]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001ab4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001aba:	d029      	beq.n	8001b10 <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001abc:	8b63      	ldrh	r3, [r4, #26]
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001ac4:	f001 0110 	and.w	r1, r1, #16
 8001ac8:	430b      	orrs	r3, r1
 8001aca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001acc:	f001 0108 	and.w	r1, r1, #8
 8001ad0:	430b      	orrs	r3, r1
 8001ad2:	68e1      	ldr	r1, [r4, #12]
 8001ad4:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
 8001ad8:	430b      	orrs	r3, r1
 8001ada:	6821      	ldr	r1, [r4, #0]
 8001adc:	431a      	orrs	r2, r3
 8001ade:	604a      	str	r2, [r1, #4]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001ae0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001ae2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ae6:	d027      	beq.n	8001b38 <HAL_SPI_Init+0x11a>
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ae8:	6822      	ldr	r2, [r4, #0]
 8001aea:	69d3      	ldr	r3, [r2, #28]
 8001aec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001af0:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001af2:	2000      	movs	r0, #0
 8001af4:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8001afc:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001afe:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8001b02:	4620      	mov	r0, r4
 8001b04:	f7ff ff8a 	bl	8001a1c <HAL_SPI_MspInit>
 8001b08:	e79e      	b.n	8001a48 <HAL_SPI_Init+0x2a>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001b0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b0e:	e7a8      	b.n	8001a62 <HAL_SPI_Init+0x44>
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001b10:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001b12:	b92b      	cbnz	r3, 8001b20 <HAL_SPI_Init+0x102>
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b14:	68e3      	ldr	r3, [r4, #12]
 8001b16:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001b1a:	d90a      	bls.n	8001b32 <HAL_SPI_Init+0x114>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	6323      	str	r3, [r4, #48]	@ 0x30
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8001b20:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d1ca      	bne.n	8001abc <HAL_SPI_Init+0x9e>
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8001b26:	6821      	ldr	r1, [r4, #0]
 8001b28:	680b      	ldr	r3, [r1, #0]
 8001b2a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b2e:	600b      	str	r3, [r1, #0]
 8001b30:	e7c4      	b.n	8001abc <HAL_SPI_Init+0x9e>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001b32:	2301      	movs	r3, #1
 8001b34:	6323      	str	r3, [r4, #48]	@ 0x30
 8001b36:	e7f3      	b.n	8001b20 <HAL_SPI_Init+0x102>
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8001b3c:	611a      	str	r2, [r3, #16]
 8001b3e:	e7d3      	b.n	8001ae8 <HAL_SPI_Init+0xca>
    return HAL_ERROR;
 8001b40:	2001      	movs	r0, #1
}
 8001b42:	4770      	bx	lr

08001b44 <HAL_SPI_Transmit>:
{
 8001b44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8001b4c:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	f000 810e 	beq.w	8001d72 <HAL_SPI_Transmit+0x22e>
 8001b56:	4604      	mov	r4, r0
 8001b58:	4689      	mov	r9, r1
 8001b5a:	4690      	mov	r8, r2
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8001b62:	f7ff f929 	bl	8000db8 <HAL_GetTick>
 8001b66:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001b68:	f894 605d 	ldrb.w	r6, [r4, #93]	@ 0x5d
 8001b6c:	b2f6      	uxtb	r6, r6
 8001b6e:	2e01      	cmp	r6, #1
 8001b70:	f040 80ec 	bne.w	8001d4c <HAL_SPI_Transmit+0x208>
  if ((pData == NULL) || (Size == 0U))
 8001b74:	f1b8 0f00 	cmp.w	r8, #0
 8001b78:	bf18      	it	ne
 8001b7a:	f1b9 0f00 	cmpne.w	r9, #0
 8001b7e:	f000 80e6 	beq.w	8001d4e <HAL_SPI_Transmit+0x20a>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001b82:	2303      	movs	r3, #3
 8001b84:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001b8c:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001b90:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001b94:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001b98:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001b9a:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8001b9e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8001ba2:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001ba4:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ba6:	68a3      	ldr	r3, [r4, #8]
 8001ba8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bac:	d022      	beq.n	8001bf4 <HAL_SPI_Transmit+0xb0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001bae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bb4:	d029      	beq.n	8001c0a <HAL_SPI_Transmit+0xc6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001bbe:	d103      	bne.n	8001bc8 <HAL_SPI_Transmit+0x84>
    __HAL_SPI_ENABLE(hspi);
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bc6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001bc8:	68e3      	ldr	r3, [r4, #12]
 8001bca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001bce:	d94d      	bls.n	8001c6c <HAL_SPI_Transmit+0x128>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001bd0:	6863      	ldr	r3, [r4, #4]
 8001bd2:	b113      	cbz	r3, 8001bda <HAL_SPI_Transmit+0x96>
 8001bd4:	f1b8 0f01 	cmp.w	r8, #1
 8001bd8:	d12e      	bne.n	8001c38 <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001bda:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001bdc:	6823      	ldr	r3, [r4, #0]
 8001bde:	8812      	ldrh	r2, [r2, #0]
 8001be0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001be2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001be4:	3302      	adds	r3, #2
 8001be6:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8001be8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	3b01      	subs	r3, #1
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001bf2:	e021      	b.n	8001c38 <HAL_SPI_Transmit+0xf4>
    __HAL_SPI_DISABLE(hspi);
 8001bf4:	6822      	ldr	r2, [r4, #0]
 8001bf6:	6813      	ldr	r3, [r2, #0]
 8001bf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001bfc:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8001bfe:	6822      	ldr	r2, [r4, #0]
 8001c00:	6813      	ldr	r3, [r2, #0]
 8001c02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	e7d1      	b.n	8001bae <HAL_SPI_Transmit+0x6a>
    SPI_RESET_CRC(hspi);
 8001c0a:	6822      	ldr	r2, [r4, #0]
 8001c0c:	6813      	ldr	r3, [r2, #0]
 8001c0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001c12:	6013      	str	r3, [r2, #0]
 8001c14:	6822      	ldr	r2, [r4, #0]
 8001c16:	6813      	ldr	r3, [r2, #0]
 8001c18:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	e7ca      	b.n	8001bb6 <HAL_SPI_Transmit+0x72>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c20:	f7ff f8ca 	bl	8000db8 <HAL_GetTick>
 8001c24:	1bc0      	subs	r0, r0, r7
 8001c26:	42a8      	cmp	r0, r5
 8001c28:	d303      	bcc.n	8001c32 <HAL_SPI_Transmit+0xee>
 8001c2a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001c2e:	f040 8098 	bne.w	8001d62 <HAL_SPI_Transmit+0x21e>
 8001c32:	2d00      	cmp	r5, #0
 8001c34:	f000 8097 	beq.w	8001d66 <HAL_SPI_Transmit+0x222>
    while (hspi->TxXferCount > 0U)
 8001c38:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d066      	beq.n	8001d0e <HAL_SPI_Transmit+0x1ca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c40:	6823      	ldr	r3, [r4, #0]
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	f012 0f02 	tst.w	r2, #2
 8001c48:	d0ea      	beq.n	8001c20 <HAL_SPI_Transmit+0xdc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c4a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001c4c:	8812      	ldrh	r2, [r2, #0]
 8001c4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c50:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001c52:	3302      	adds	r3, #2
 8001c54:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8001c56:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8001c5a:	fa1f fc8c 	uxth.w	ip, ip
 8001c5e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8001c62:	fa1f fc8c 	uxth.w	ip, ip
 8001c66:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8001c6a:	e7e5      	b.n	8001c38 <HAL_SPI_Transmit+0xf4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c6c:	6863      	ldr	r3, [r4, #4]
 8001c6e:	b113      	cbz	r3, 8001c76 <HAL_SPI_Transmit+0x132>
 8001c70:	f1b8 0f01 	cmp.w	r8, #1
 8001c74:	d133      	bne.n	8001cde <HAL_SPI_Transmit+0x19a>
      if (hspi->TxXferCount > 1U)
 8001c76:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d90c      	bls.n	8001c98 <HAL_SPI_Transmit+0x154>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c7e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001c80:	6823      	ldr	r3, [r4, #0]
 8001c82:	8812      	ldrh	r2, [r2, #0]
 8001c84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c86:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001c88:	3302      	adds	r3, #2
 8001c8a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001c8c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	3b02      	subs	r3, #2
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001c96:	e022      	b.n	8001cde <HAL_SPI_Transmit+0x19a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001c98:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	7812      	ldrb	r2, [r2, #0]
 8001c9e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8001ca0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8001ca6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	3b01      	subs	r3, #1
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001cb0:	e015      	b.n	8001cde <HAL_SPI_Transmit+0x19a>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001cb2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8001cb8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001cba:	3301      	adds	r3, #1
 8001cbc:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8001cbe:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001cc8:	e009      	b.n	8001cde <HAL_SPI_Transmit+0x19a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cca:	f7ff f875 	bl	8000db8 <HAL_GetTick>
 8001cce:	1bc0      	subs	r0, r0, r7
 8001cd0:	42a8      	cmp	r0, r5
 8001cd2:	d302      	bcc.n	8001cda <HAL_SPI_Transmit+0x196>
 8001cd4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001cd8:	d147      	bne.n	8001d6a <HAL_SPI_Transmit+0x226>
 8001cda:	2d00      	cmp	r5, #0
 8001cdc:	d047      	beq.n	8001d6e <HAL_SPI_Transmit+0x22a>
    while (hspi->TxXferCount > 0U)
 8001cde:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	b1a3      	cbz	r3, 8001d0e <HAL_SPI_Transmit+0x1ca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ce4:	6822      	ldr	r2, [r4, #0]
 8001ce6:	6893      	ldr	r3, [r2, #8]
 8001ce8:	f013 0f02 	tst.w	r3, #2
 8001cec:	d0ed      	beq.n	8001cca <HAL_SPI_Transmit+0x186>
        if (hspi->TxXferCount > 1U)
 8001cee:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d9dd      	bls.n	8001cb2 <HAL_SPI_Transmit+0x16e>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cf6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cfc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001cfe:	3302      	adds	r3, #2
 8001d00:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001d02:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	3b02      	subs	r3, #2
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001d0c:	e7e7      	b.n	8001cde <HAL_SPI_Transmit+0x19a>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d0e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d14:	d014      	beq.n	8001d40 <HAL_SPI_Transmit+0x1fc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d16:	463a      	mov	r2, r7
 8001d18:	4629      	mov	r1, r5
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	f7ff fe2e 	bl	800197c <SPI_EndRxTxTransaction>
 8001d20:	b108      	cbz	r0, 8001d26 <HAL_SPI_Transmit+0x1e2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001d22:	2320      	movs	r3, #32
 8001d24:	6623      	str	r3, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d26:	68a3      	ldr	r3, [r4, #8]
 8001d28:	b933      	cbnz	r3, 8001d38 <HAL_SPI_Transmit+0x1f4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d2a:	9301      	str	r3, [sp, #4]
 8001d2c:	6823      	ldr	r3, [r4, #0]
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	9201      	str	r2, [sp, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d38:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001d3a:	b943      	cbnz	r3, 8001d4e <HAL_SPI_Transmit+0x20a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001d3c:	2600      	movs	r6, #0
 8001d3e:	e006      	b.n	8001d4e <HAL_SPI_Transmit+0x20a>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8001d40:	6822      	ldr	r2, [r4, #0]
 8001d42:	6813      	ldr	r3, [r2, #0]
 8001d44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	e7e4      	b.n	8001d16 <HAL_SPI_Transmit+0x1d2>
    errorcode = HAL_BUSY;
 8001d4c:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8001d54:	2300      	movs	r3, #0
 8001d56:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8001d5a:	4630      	mov	r0, r6
 8001d5c:	b003      	add	sp, #12
 8001d5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 8001d62:	2603      	movs	r6, #3
 8001d64:	e7f3      	b.n	8001d4e <HAL_SPI_Transmit+0x20a>
 8001d66:	2603      	movs	r6, #3
 8001d68:	e7f1      	b.n	8001d4e <HAL_SPI_Transmit+0x20a>
          errorcode = HAL_TIMEOUT;
 8001d6a:	2603      	movs	r6, #3
 8001d6c:	e7ef      	b.n	8001d4e <HAL_SPI_Transmit+0x20a>
 8001d6e:	2603      	movs	r6, #3
 8001d70:	e7ed      	b.n	8001d4e <HAL_SPI_Transmit+0x20a>
  __HAL_LOCK(hspi);
 8001d72:	2602      	movs	r6, #2
 8001d74:	e7f1      	b.n	8001d5a <HAL_SPI_Transmit+0x216>

08001d76 <HAL_SPI_TransmitReceive>:
{
 8001d76:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	461f      	mov	r7, r3
 8001d7e:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
  __IO uint32_t tmpreg = 0U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	9303      	str	r3, [sp, #12]
  __IO uint8_t  tmpreg8 = 0;
 8001d84:	f88d 300b 	strb.w	r3, [sp, #11]
  __HAL_LOCK(hspi);
 8001d88:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	f000 81f7 	beq.w	8002180 <HAL_SPI_TransmitReceive+0x40a>
 8001d92:	4604      	mov	r4, r0
 8001d94:	468a      	mov	sl, r1
 8001d96:	4693      	mov	fp, r2
 8001d98:	2301      	movs	r3, #1
 8001d9a:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8001d9e:	f7ff f80b 	bl	8000db8 <HAL_GetTick>
 8001da2:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8001da4:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8001da8:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8001daa:	6861      	ldr	r1, [r4, #4]
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8001dac:	6822      	ldr	r2, [r4, #0]
 8001dae:	f8d2 8000 	ldr.w	r8, [r2]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8001db2:	f8d2 9004 	ldr.w	r9, [r2, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d00a      	beq.n	8001dd0 <HAL_SPI_TransmitReceive+0x5a>
 8001dba:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 8001dbe:	f040 81c6 	bne.w	800214e <HAL_SPI_TransmitReceive+0x3d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001dc2:	68a1      	ldr	r1, [r4, #8]
 8001dc4:	2900      	cmp	r1, #0
 8001dc6:	f040 81cd 	bne.w	8002164 <HAL_SPI_TransmitReceive+0x3ee>
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	f040 81cc 	bne.w	8002168 <HAL_SPI_TransmitReceive+0x3f2>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001dd0:	f1bb 0f00 	cmp.w	fp, #0
 8001dd4:	bf18      	it	ne
 8001dd6:	f1ba 0f00 	cmpne.w	sl, #0
 8001dda:	f000 81c7 	beq.w	800216c <HAL_SPI_TransmitReceive+0x3f6>
 8001dde:	2f00      	cmp	r7, #0
 8001de0:	f000 81c6 	beq.w	8002170 <HAL_SPI_TransmitReceive+0x3fa>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001de4:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b04      	cmp	r3, #4
 8001dec:	d002      	beq.n	8001df4 <HAL_SPI_TransmitReceive+0x7e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001dee:	2305      	movs	r3, #5
 8001df0:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001df8:	f8c4 b040 	str.w	fp, [r4, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8001dfc:	f8a4 7046 	strh.w	r7, [r4, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8001e00:	f8a4 7044 	strh.w	r7, [r4, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001e04:	f8c4 a038 	str.w	sl, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8001e08:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8001e0a:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->RxISR       = NULL;
 8001e0c:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8001e0e:	6523      	str	r3, [r4, #80]	@ 0x50
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001e10:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001e12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e16:	d029      	beq.n	8001e6c <HAL_SPI_TransmitReceive+0xf6>
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8001e18:	68e3      	ldr	r3, [r4, #12]
 8001e1a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001e1e:	d801      	bhi.n	8001e24 <HAL_SPI_TransmitReceive+0xae>
 8001e20:	2f01      	cmp	r7, #1
 8001e22:	d92d      	bls.n	8001e80 <HAL_SPI_TransmitReceive+0x10a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e24:	6822      	ldr	r2, [r4, #0]
 8001e26:	6853      	ldr	r3, [r2, #4]
 8001e28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e2c:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e2e:	6823      	ldr	r3, [r4, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001e36:	d103      	bne.n	8001e40 <HAL_SPI_TransmitReceive+0xca>
    __HAL_SPI_ENABLE(hspi);
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e3e:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e40:	68e3      	ldr	r3, [r4, #12]
 8001e42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001e46:	d97d      	bls.n	8001f44 <HAL_SPI_TransmitReceive+0x1ce>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e48:	6863      	ldr	r3, [r4, #4]
 8001e4a:	b10b      	cbz	r3, 8001e50 <HAL_SPI_TransmitReceive+0xda>
 8001e4c:	2f01      	cmp	r7, #1
 8001e4e:	d10b      	bne.n	8001e68 <HAL_SPI_TransmitReceive+0xf2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e50:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001e52:	6823      	ldr	r3, [r4, #0]
 8001e54:	8812      	ldrh	r2, [r2, #0]
 8001e56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e58:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001e5a:	3302      	adds	r3, #2
 8001e5c:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8001e5e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	3b01      	subs	r3, #1
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8001e68:	2701      	movs	r7, #1
 8001e6a:	e042      	b.n	8001ef2 <HAL_SPI_TransmitReceive+0x17c>
    SPI_RESET_CRC(hspi);
 8001e6c:	6813      	ldr	r3, [r2, #0]
 8001e6e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	6822      	ldr	r2, [r4, #0]
 8001e76:	6813      	ldr	r3, [r2, #0]
 8001e78:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	e7cb      	b.n	8001e18 <HAL_SPI_TransmitReceive+0xa2>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e80:	6822      	ldr	r2, [r4, #0]
 8001e82:	6853      	ldr	r3, [r2, #4]
 8001e84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e88:	6053      	str	r3, [r2, #4]
 8001e8a:	e7d0      	b.n	8001e2e <HAL_SPI_TransmitReceive+0xb8>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8001e8c:	f018 0f04 	tst.w	r8, #4
 8001e90:	d107      	bne.n	8001ea2 <HAL_SPI_TransmitReceive+0x12c>
 8001e92:	f019 0f08 	tst.w	r9, #8
 8001e96:	d004      	beq.n	8001ea2 <HAL_SPI_TransmitReceive+0x12c>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8001e98:	6822      	ldr	r2, [r4, #0]
 8001e9a:	6813      	ldr	r3, [r2, #0]
 8001e9c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ea0:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8001ea2:	6822      	ldr	r2, [r4, #0]
 8001ea4:	6813      	ldr	r3, [r2, #0]
 8001ea6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eaa:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 8001eac:	2700      	movs	r7, #0
 8001eae:	e000      	b.n	8001eb2 <HAL_SPI_TransmitReceive+0x13c>
 8001eb0:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	f012 0f01 	tst.w	r2, #1
 8001eba:	d011      	beq.n	8001ee0 <HAL_SPI_TransmitReceive+0x16a>
 8001ebc:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 8001ec0:	b292      	uxth	r2, r2
 8001ec2:	b16a      	cbz	r2, 8001ee0 <HAL_SPI_TransmitReceive+0x16a>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ec4:	68da      	ldr	r2, [r3, #12]
 8001ec6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ec8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001eca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ecc:	3302      	adds	r3, #2
 8001ece:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8001ed0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8001ede:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001ee0:	f7fe ff6a 	bl	8000db8 <HAL_GetTick>
 8001ee4:	1b80      	subs	r0, r0, r6
 8001ee6:	42a8      	cmp	r0, r5
 8001ee8:	d303      	bcc.n	8001ef2 <HAL_SPI_TransmitReceive+0x17c>
 8001eea:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001eee:	f040 8141 	bne.w	8002174 <HAL_SPI_TransmitReceive+0x3fe>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ef2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	b92b      	cbnz	r3, 8001f04 <HAL_SPI_TransmitReceive+0x18e>
 8001ef8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f000 80d1 	beq.w	80020a6 <HAL_SPI_TransmitReceive+0x330>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f04:	6823      	ldr	r3, [r4, #0]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	f012 0f02 	tst.w	r2, #2
 8001f0c:	d0d1      	beq.n	8001eb2 <HAL_SPI_TransmitReceive+0x13c>
 8001f0e:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8001f10:	b292      	uxth	r2, r2
 8001f12:	2a00      	cmp	r2, #0
 8001f14:	d0cd      	beq.n	8001eb2 <HAL_SPI_TransmitReceive+0x13c>
 8001f16:	2f00      	cmp	r7, #0
 8001f18:	d0cb      	beq.n	8001eb2 <HAL_SPI_TransmitReceive+0x13c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f1a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001f1c:	8812      	ldrh	r2, [r2, #0]
 8001f1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f20:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001f22:	3302      	adds	r3, #2
 8001f24:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8001f26:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8001f30:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1bb      	bne.n	8001eb0 <HAL_SPI_TransmitReceive+0x13a>
 8001f38:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001f3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f3e:	d0a5      	beq.n	8001e8c <HAL_SPI_TransmitReceive+0x116>
        txallowed = 0U;
 8001f40:	2700      	movs	r7, #0
 8001f42:	e7b6      	b.n	8001eb2 <HAL_SPI_TransmitReceive+0x13c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f44:	6863      	ldr	r3, [r4, #4]
 8001f46:	b10b      	cbz	r3, 8001f4c <HAL_SPI_TransmitReceive+0x1d6>
 8001f48:	2f01      	cmp	r7, #1
 8001f4a:	d10f      	bne.n	8001f6c <HAL_SPI_TransmitReceive+0x1f6>
      if (hspi->TxXferCount > 1U)
 8001f4c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d90d      	bls.n	8001f70 <HAL_SPI_TransmitReceive+0x1fa>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f54:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001f56:	6823      	ldr	r3, [r4, #0]
 8001f58:	8812      	ldrh	r2, [r2, #0]
 8001f5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f5c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001f5e:	3302      	adds	r3, #2
 8001f60:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001f62:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	3b02      	subs	r3, #2
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8001f6c:	2701      	movs	r7, #1
 8001f6e:	e065      	b.n	800203c <HAL_SPI_TransmitReceive+0x2c6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001f70:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	7812      	ldrb	r2, [r2, #0]
 8001f76:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8001f78:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8001f7e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	3b01      	subs	r3, #1
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001f88:	e7f0      	b.n	8001f6c <HAL_SPI_TransmitReceive+0x1f6>
        if (hspi->TxXferCount > 1U)
 8001f8a:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8001f8c:	b292      	uxth	r2, r2
 8001f8e:	2a01      	cmp	r2, #1
 8001f90:	d913      	bls.n	8001fba <HAL_SPI_TransmitReceive+0x244>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f92:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001f94:	8812      	ldrh	r2, [r2, #0]
 8001f96:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f98:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001f9e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	3b02      	subs	r3, #2
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8001fa8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	bb1b      	cbnz	r3, 8001ff6 <HAL_SPI_TransmitReceive+0x280>
 8001fae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001fb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001fb4:	d00d      	beq.n	8001fd2 <HAL_SPI_TransmitReceive+0x25c>
        txallowed = 0U;
 8001fb6:	2700      	movs	r7, #0
 8001fb8:	e052      	b.n	8002060 <HAL_SPI_TransmitReceive+0x2ea>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001fba:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001fbc:	7812      	ldrb	r2, [r2, #0]
 8001fbe:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 8001fc0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8001fc6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001fd0:	e7ea      	b.n	8001fa8 <HAL_SPI_TransmitReceive+0x232>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8001fd2:	f018 0f04 	tst.w	r8, #4
 8001fd6:	d107      	bne.n	8001fe8 <HAL_SPI_TransmitReceive+0x272>
 8001fd8:	f019 0f08 	tst.w	r9, #8
 8001fdc:	d004      	beq.n	8001fe8 <HAL_SPI_TransmitReceive+0x272>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8001fde:	6822      	ldr	r2, [r4, #0]
 8001fe0:	6813      	ldr	r3, [r2, #0]
 8001fe2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fe6:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8001fe8:	6822      	ldr	r2, [r4, #0]
 8001fea:	6813      	ldr	r3, [r2, #0]
 8001fec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ff0:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 8001ff2:	2700      	movs	r7, #0
 8001ff4:	e034      	b.n	8002060 <HAL_SPI_TransmitReceive+0x2ea>
 8001ff6:	2700      	movs	r7, #0
 8001ff8:	e032      	b.n	8002060 <HAL_SPI_TransmitReceive+0x2ea>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001ffa:	6822      	ldr	r2, [r4, #0]
 8001ffc:	6853      	ldr	r3, [r2, #4]
 8001ffe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002002:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8002004:	2701      	movs	r7, #1
 8002006:	e00d      	b.n	8002024 <HAL_SPI_TransmitReceive+0x2ae>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002008:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800200a:	7b1b      	ldrb	r3, [r3, #12]
 800200c:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 800200e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002010:	3301      	adds	r3, #1
 8002012:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8002014:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8002018:	b29b      	uxth	r3, r3
 800201a:	3b01      	subs	r3, #1
 800201c:	b29b      	uxth	r3, r3
 800201e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8002022:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002024:	f7fe fec8 	bl	8000db8 <HAL_GetTick>
 8002028:	1b80      	subs	r0, r0, r6
 800202a:	42a8      	cmp	r0, r5
 800202c:	d303      	bcc.n	8002036 <HAL_SPI_TransmitReceive+0x2c0>
 800202e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002032:	f040 80a1 	bne.w	8002178 <HAL_SPI_TransmitReceive+0x402>
 8002036:	2d00      	cmp	r5, #0
 8002038:	f000 80a0 	beq.w	800217c <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800203c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800203e:	b29b      	uxth	r3, r3
 8002040:	b923      	cbnz	r3, 800204c <HAL_SPI_TransmitReceive+0x2d6>
 8002042:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8002046:	b29b      	uxth	r3, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	d02c      	beq.n	80020a6 <HAL_SPI_TransmitReceive+0x330>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800204c:	6823      	ldr	r3, [r4, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	f012 0f02 	tst.w	r2, #2
 8002054:	d004      	beq.n	8002060 <HAL_SPI_TransmitReceive+0x2ea>
 8002056:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8002058:	b292      	uxth	r2, r2
 800205a:	b10a      	cbz	r2, 8002060 <HAL_SPI_TransmitReceive+0x2ea>
 800205c:	2f00      	cmp	r7, #0
 800205e:	d194      	bne.n	8001f8a <HAL_SPI_TransmitReceive+0x214>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002060:	6823      	ldr	r3, [r4, #0]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	f012 0f01 	tst.w	r2, #1
 8002068:	d0dc      	beq.n	8002024 <HAL_SPI_TransmitReceive+0x2ae>
 800206a:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 800206e:	b292      	uxth	r2, r2
 8002070:	2a00      	cmp	r2, #0
 8002072:	d0d7      	beq.n	8002024 <HAL_SPI_TransmitReceive+0x2ae>
        if (hspi->RxXferCount > 1U)
 8002074:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 8002078:	b292      	uxth	r2, r2
 800207a:	2a01      	cmp	r2, #1
 800207c:	d9c4      	bls.n	8002008 <HAL_SPI_TransmitReceive+0x292>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800207e:	68da      	ldr	r2, [r3, #12]
 8002080:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002082:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002084:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002086:	3302      	adds	r3, #2
 8002088:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800208a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800208e:	b29b      	uxth	r3, r3
 8002090:	3b02      	subs	r3, #2
 8002092:	b29b      	uxth	r3, r3
 8002094:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8002098:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800209c:	b29b      	uxth	r3, r3
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d9ab      	bls.n	8001ffa <HAL_SPI_TransmitReceive+0x284>
        txallowed = 1U;
 80020a2:	2701      	movs	r7, #1
 80020a4:	e7be      	b.n	8002024 <HAL_SPI_TransmitReceive+0x2ae>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020a6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80020a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020ac:	d017      	beq.n	80020de <HAL_SPI_TransmitReceive+0x368>
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	f012 0f10 	tst.w	r2, #16
 80020b6:	d048      	beq.n	800214a <HAL_SPI_TransmitReceive+0x3d4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80020b8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80020ba:	f042 0202 	orr.w	r2, r2, #2
 80020be:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80020c0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80020c4:	609a      	str	r2, [r3, #8]
    errorcode = HAL_ERROR;
 80020c6:	2701      	movs	r7, #1
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020c8:	4632      	mov	r2, r6
 80020ca:	4629      	mov	r1, r5
 80020cc:	4620      	mov	r0, r4
 80020ce:	f7ff fc55 	bl	800197c <SPI_EndRxTxTransaction>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	d03c      	beq.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80020d6:	2320      	movs	r3, #32
 80020d8:	6623      	str	r3, [r4, #96]	@ 0x60
    errorcode = HAL_ERROR;
 80020da:	2701      	movs	r7, #1
 80020dc:	e038      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80020de:	9600      	str	r6, [sp, #0]
 80020e0:	462b      	mov	r3, r5
 80020e2:	2201      	movs	r2, #1
 80020e4:	4611      	mov	r1, r2
 80020e6:	4620      	mov	r0, r4
 80020e8:	f7ff fb6c 	bl	80017c4 <SPI_WaitFlagStateUntilTimeout>
 80020ec:	b9e0      	cbnz	r0, 8002128 <HAL_SPI_TransmitReceive+0x3b2>
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80020ee:	68e3      	ldr	r3, [r4, #12]
 80020f0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80020f4:	d01e      	beq.n	8002134 <HAL_SPI_TransmitReceive+0x3be>
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80020f6:	6827      	ldr	r7, [r4, #0]
      tmpreg8 = *ptmpreg8;
 80020f8:	7b3b      	ldrb	r3, [r7, #12]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	f88d 300b 	strb.w	r3, [sp, #11]
      UNUSED(tmpreg8);
 8002100:	f89d 300b 	ldrb.w	r3, [sp, #11]
      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8002104:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002106:	2b02      	cmp	r3, #2
 8002108:	d1d1      	bne.n	80020ae <HAL_SPI_TransmitReceive+0x338>
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800210a:	9600      	str	r6, [sp, #0]
 800210c:	462b      	mov	r3, r5
 800210e:	2201      	movs	r2, #1
 8002110:	4611      	mov	r1, r2
 8002112:	4620      	mov	r0, r4
 8002114:	f7ff fb56 	bl	80017c4 <SPI_WaitFlagStateUntilTimeout>
 8002118:	b988      	cbnz	r0, 800213e <HAL_SPI_TransmitReceive+0x3c8>
        tmpreg8 = *ptmpreg8;
 800211a:	7b3b      	ldrb	r3, [r7, #12]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	f88d 300b 	strb.w	r3, [sp, #11]
        UNUSED(tmpreg8);
 8002122:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8002126:	e7c2      	b.n	80020ae <HAL_SPI_TransmitReceive+0x338>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002128:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800212a:	f043 0302 	orr.w	r3, r3, #2
 800212e:	6623      	str	r3, [r4, #96]	@ 0x60
      errorcode = HAL_TIMEOUT;
 8002130:	2703      	movs	r7, #3
      goto error;
 8002132:	e00d      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
      tmpreg = READ_REG(hspi->Instance->DR);
 8002134:	6823      	ldr	r3, [r4, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	9303      	str	r3, [sp, #12]
      UNUSED(tmpreg);
 800213a:	9b03      	ldr	r3, [sp, #12]
 800213c:	e7b7      	b.n	80020ae <HAL_SPI_TransmitReceive+0x338>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800213e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002140:	f043 0302 	orr.w	r3, r3, #2
 8002144:	6623      	str	r3, [r4, #96]	@ 0x60
          errorcode = HAL_TIMEOUT;
 8002146:	2703      	movs	r7, #3
          goto error;
 8002148:	e002      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800214a:	2700      	movs	r7, #0
 800214c:	e7bc      	b.n	80020c8 <HAL_SPI_TransmitReceive+0x352>
    errorcode = HAL_BUSY;
 800214e:	2702      	movs	r7, #2
  hspi->State = HAL_SPI_STATE_READY;
 8002150:	2301      	movs	r3, #1
 8002152:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8002156:	2300      	movs	r3, #0
 8002158:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 800215c:	4638      	mov	r0, r7
 800215e:	b005      	add	sp, #20
 8002160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    errorcode = HAL_BUSY;
 8002164:	2702      	movs	r7, #2
 8002166:	e7f3      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
 8002168:	2702      	movs	r7, #2
 800216a:	e7f1      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
    errorcode = HAL_ERROR;
 800216c:	2701      	movs	r7, #1
 800216e:	e7ef      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
 8002170:	2701      	movs	r7, #1
 8002172:	e7ed      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
        errorcode = HAL_TIMEOUT;
 8002174:	2703      	movs	r7, #3
 8002176:	e7eb      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
        errorcode = HAL_TIMEOUT;
 8002178:	2703      	movs	r7, #3
 800217a:	e7e9      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
 800217c:	2703      	movs	r7, #3
 800217e:	e7e7      	b.n	8002150 <HAL_SPI_TransmitReceive+0x3da>
  __HAL_LOCK(hspi);
 8002180:	2702      	movs	r7, #2
 8002182:	e7eb      	b.n	800215c <HAL_SPI_TransmitReceive+0x3e6>

08002184 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002184:	b510      	push	{r4, lr}
 8002186:	4604      	mov	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002188:	6883      	ldr	r3, [r0, #8]
 800218a:	6902      	ldr	r2, [r0, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	6942      	ldr	r2, [r0, #20]
 8002190:	4313      	orrs	r3, r2
 8002192:	69c2      	ldr	r2, [r0, #28]
 8002194:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002196:	6801      	ldr	r1, [r0, #0]
 8002198:	6808      	ldr	r0, [r1, #0]
 800219a:	4a93      	ldr	r2, [pc, #588]	@ (80023e8 <UART_SetConfig+0x264>)
 800219c:	4002      	ands	r2, r0
 800219e:	431a      	orrs	r2, r3
 80021a0:	600a      	str	r2, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021a2:	6822      	ldr	r2, [r4, #0]
 80021a4:	6853      	ldr	r3, [r2, #4]
 80021a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021aa:	68e1      	ldr	r1, [r4, #12]
 80021ac:	430b      	orrs	r3, r1
 80021ae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80021b0:	69a2      	ldr	r2, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 80021b2:	6a23      	ldr	r3, [r4, #32]
 80021b4:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80021b6:	6821      	ldr	r1, [r4, #0]
 80021b8:	688b      	ldr	r3, [r1, #8]
 80021ba:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80021be:	4313      	orrs	r3, r2
 80021c0:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021c2:	6823      	ldr	r3, [r4, #0]
 80021c4:	4a89      	ldr	r2, [pc, #548]	@ (80023ec <UART_SetConfig+0x268>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d019      	beq.n	80021fe <UART_SetConfig+0x7a>
 80021ca:	4a89      	ldr	r2, [pc, #548]	@ (80023f0 <UART_SetConfig+0x26c>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d029      	beq.n	8002224 <UART_SetConfig+0xa0>
 80021d0:	4a88      	ldr	r2, [pc, #544]	@ (80023f4 <UART_SetConfig+0x270>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d03e      	beq.n	8002254 <UART_SetConfig+0xd0>
 80021d6:	4a88      	ldr	r2, [pc, #544]	@ (80023f8 <UART_SetConfig+0x274>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d062      	beq.n	80022a2 <UART_SetConfig+0x11e>
 80021dc:	4a87      	ldr	r2, [pc, #540]	@ (80023fc <UART_SetConfig+0x278>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d071      	beq.n	80022c6 <UART_SetConfig+0x142>
 80021e2:	4a87      	ldr	r2, [pc, #540]	@ (8002400 <UART_SetConfig+0x27c>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	f000 8083 	beq.w	80022f0 <UART_SetConfig+0x16c>
 80021ea:	4a86      	ldr	r2, [pc, #536]	@ (8002404 <UART_SetConfig+0x280>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	f000 8094 	beq.w	800231a <UART_SetConfig+0x196>
 80021f2:	4a85      	ldr	r2, [pc, #532]	@ (8002408 <UART_SetConfig+0x284>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	f000 80a5 	beq.w	8002344 <UART_SetConfig+0x1c0>
 80021fa:	2310      	movs	r3, #16
 80021fc:	e03a      	b.n	8002274 <UART_SetConfig+0xf0>
 80021fe:	4b83      	ldr	r3, [pc, #524]	@ (800240c <UART_SetConfig+0x288>)
 8002200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002204:	f003 0303 	and.w	r3, r3, #3
 8002208:	2b03      	cmp	r3, #3
 800220a:	d809      	bhi.n	8002220 <UART_SetConfig+0x9c>
 800220c:	e8df f003 	tbb	[pc, r3]
 8002210:	06ae0402 	.word	0x06ae0402
 8002214:	2301      	movs	r3, #1
 8002216:	e02d      	b.n	8002274 <UART_SetConfig+0xf0>
 8002218:	2304      	movs	r3, #4
 800221a:	e02b      	b.n	8002274 <UART_SetConfig+0xf0>
 800221c:	2308      	movs	r3, #8
 800221e:	e029      	b.n	8002274 <UART_SetConfig+0xf0>
 8002220:	2310      	movs	r3, #16
 8002222:	e027      	b.n	8002274 <UART_SetConfig+0xf0>
 8002224:	4b79      	ldr	r3, [pc, #484]	@ (800240c <UART_SetConfig+0x288>)
 8002226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800222a:	f003 030c 	and.w	r3, r3, #12
 800222e:	2b0c      	cmp	r3, #12
 8002230:	d80e      	bhi.n	8002250 <UART_SetConfig+0xcc>
 8002232:	e8df f003 	tbb	[pc, r3]
 8002236:	0d07      	.short	0x0d07
 8002238:	0d090d0d 	.word	0x0d090d0d
 800223c:	0d9d0d0d 	.word	0x0d9d0d0d
 8002240:	0d0d      	.short	0x0d0d
 8002242:	0b          	.byte	0x0b
 8002243:	00          	.byte	0x00
 8002244:	2300      	movs	r3, #0
 8002246:	e015      	b.n	8002274 <UART_SetConfig+0xf0>
 8002248:	2304      	movs	r3, #4
 800224a:	e013      	b.n	8002274 <UART_SetConfig+0xf0>
 800224c:	2308      	movs	r3, #8
 800224e:	e011      	b.n	8002274 <UART_SetConfig+0xf0>
 8002250:	2310      	movs	r3, #16
 8002252:	e00f      	b.n	8002274 <UART_SetConfig+0xf0>
 8002254:	4b6d      	ldr	r3, [pc, #436]	@ (800240c <UART_SetConfig+0x288>)
 8002256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800225a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800225e:	2b20      	cmp	r3, #32
 8002260:	f000 8088 	beq.w	8002374 <UART_SetConfig+0x1f0>
 8002264:	d819      	bhi.n	800229a <UART_SetConfig+0x116>
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 8086 	beq.w	8002378 <UART_SetConfig+0x1f4>
 800226c:	2b10      	cmp	r3, #16
 800226e:	f040 8085 	bne.w	800237c <UART_SetConfig+0x1f8>
 8002272:	2304      	movs	r3, #4

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002274:	69e0      	ldr	r0, [r4, #28]
 8002276:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800227a:	f000 80ab 	beq.w	80023d4 <UART_SetConfig+0x250>
      }
    }
  }
  else
  {
    switch (clocksource)
 800227e:	2b08      	cmp	r3, #8
 8002280:	f200 810c 	bhi.w	800249c <UART_SetConfig+0x318>
 8002284:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002288:	00fb00e8 	.word	0x00fb00e8
 800228c:	010a00e6 	.word	0x010a00e6
 8002290:	010a00fe 	.word	0x010a00fe
 8002294:	010a010a 	.word	0x010a010a
 8002298:	0101      	.short	0x0101
  UART_GETCLOCKSOURCE(huart, clocksource);
 800229a:	2b30      	cmp	r3, #48	@ 0x30
 800229c:	d170      	bne.n	8002380 <UART_SetConfig+0x1fc>
 800229e:	2308      	movs	r3, #8
 80022a0:	e7e8      	b.n	8002274 <UART_SetConfig+0xf0>
 80022a2:	4b5a      	ldr	r3, [pc, #360]	@ (800240c <UART_SetConfig+0x288>)
 80022a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022a8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80022ac:	2b80      	cmp	r3, #128	@ 0x80
 80022ae:	d069      	beq.n	8002384 <UART_SetConfig+0x200>
 80022b0:	d805      	bhi.n	80022be <UART_SetConfig+0x13a>
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d068      	beq.n	8002388 <UART_SetConfig+0x204>
 80022b6:	2b40      	cmp	r3, #64	@ 0x40
 80022b8:	d168      	bne.n	800238c <UART_SetConfig+0x208>
 80022ba:	2304      	movs	r3, #4
 80022bc:	e7da      	b.n	8002274 <UART_SetConfig+0xf0>
 80022be:	2bc0      	cmp	r3, #192	@ 0xc0
 80022c0:	d166      	bne.n	8002390 <UART_SetConfig+0x20c>
 80022c2:	2308      	movs	r3, #8
 80022c4:	e7d6      	b.n	8002274 <UART_SetConfig+0xf0>
 80022c6:	4b51      	ldr	r3, [pc, #324]	@ (800240c <UART_SetConfig+0x288>)
 80022c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022d4:	d05e      	beq.n	8002394 <UART_SetConfig+0x210>
 80022d6:	d806      	bhi.n	80022e6 <UART_SetConfig+0x162>
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d05d      	beq.n	8002398 <UART_SetConfig+0x214>
 80022dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022e0:	d15c      	bne.n	800239c <UART_SetConfig+0x218>
 80022e2:	2304      	movs	r3, #4
 80022e4:	e7c6      	b.n	8002274 <UART_SetConfig+0xf0>
 80022e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80022ea:	d159      	bne.n	80023a0 <UART_SetConfig+0x21c>
 80022ec:	2308      	movs	r3, #8
 80022ee:	e7c1      	b.n	8002274 <UART_SetConfig+0xf0>
 80022f0:	4b46      	ldr	r3, [pc, #280]	@ (800240c <UART_SetConfig+0x288>)
 80022f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80022fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80022fe:	d051      	beq.n	80023a4 <UART_SetConfig+0x220>
 8002300:	d806      	bhi.n	8002310 <UART_SetConfig+0x18c>
 8002302:	2b00      	cmp	r3, #0
 8002304:	d050      	beq.n	80023a8 <UART_SetConfig+0x224>
 8002306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230a:	d14f      	bne.n	80023ac <UART_SetConfig+0x228>
 800230c:	2304      	movs	r3, #4
 800230e:	e7b1      	b.n	8002274 <UART_SetConfig+0xf0>
 8002310:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002314:	d14c      	bne.n	80023b0 <UART_SetConfig+0x22c>
 8002316:	2308      	movs	r3, #8
 8002318:	e7ac      	b.n	8002274 <UART_SetConfig+0xf0>
 800231a:	4b3c      	ldr	r3, [pc, #240]	@ (800240c <UART_SetConfig+0x288>)
 800231c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002320:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002324:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002328:	d044      	beq.n	80023b4 <UART_SetConfig+0x230>
 800232a:	d806      	bhi.n	800233a <UART_SetConfig+0x1b6>
 800232c:	2b00      	cmp	r3, #0
 800232e:	d043      	beq.n	80023b8 <UART_SetConfig+0x234>
 8002330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002334:	d142      	bne.n	80023bc <UART_SetConfig+0x238>
 8002336:	2304      	movs	r3, #4
 8002338:	e79c      	b.n	8002274 <UART_SetConfig+0xf0>
 800233a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800233e:	d13f      	bne.n	80023c0 <UART_SetConfig+0x23c>
 8002340:	2308      	movs	r3, #8
 8002342:	e797      	b.n	8002274 <UART_SetConfig+0xf0>
 8002344:	4b31      	ldr	r3, [pc, #196]	@ (800240c <UART_SetConfig+0x288>)
 8002346:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800234a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800234e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002352:	d037      	beq.n	80023c4 <UART_SetConfig+0x240>
 8002354:	d805      	bhi.n	8002362 <UART_SetConfig+0x1de>
 8002356:	b3bb      	cbz	r3, 80023c8 <UART_SetConfig+0x244>
 8002358:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800235c:	d136      	bne.n	80023cc <UART_SetConfig+0x248>
 800235e:	2304      	movs	r3, #4
 8002360:	e788      	b.n	8002274 <UART_SetConfig+0xf0>
 8002362:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002366:	d133      	bne.n	80023d0 <UART_SetConfig+0x24c>
 8002368:	2308      	movs	r3, #8
 800236a:	e783      	b.n	8002274 <UART_SetConfig+0xf0>
 800236c:	2302      	movs	r3, #2
 800236e:	e781      	b.n	8002274 <UART_SetConfig+0xf0>
 8002370:	2302      	movs	r3, #2
 8002372:	e77f      	b.n	8002274 <UART_SetConfig+0xf0>
 8002374:	2302      	movs	r3, #2
 8002376:	e77d      	b.n	8002274 <UART_SetConfig+0xf0>
 8002378:	2300      	movs	r3, #0
 800237a:	e77b      	b.n	8002274 <UART_SetConfig+0xf0>
 800237c:	2310      	movs	r3, #16
 800237e:	e779      	b.n	8002274 <UART_SetConfig+0xf0>
 8002380:	2310      	movs	r3, #16
 8002382:	e777      	b.n	8002274 <UART_SetConfig+0xf0>
 8002384:	2302      	movs	r3, #2
 8002386:	e775      	b.n	8002274 <UART_SetConfig+0xf0>
 8002388:	2300      	movs	r3, #0
 800238a:	e773      	b.n	8002274 <UART_SetConfig+0xf0>
 800238c:	2310      	movs	r3, #16
 800238e:	e771      	b.n	8002274 <UART_SetConfig+0xf0>
 8002390:	2310      	movs	r3, #16
 8002392:	e76f      	b.n	8002274 <UART_SetConfig+0xf0>
 8002394:	2302      	movs	r3, #2
 8002396:	e76d      	b.n	8002274 <UART_SetConfig+0xf0>
 8002398:	2300      	movs	r3, #0
 800239a:	e76b      	b.n	8002274 <UART_SetConfig+0xf0>
 800239c:	2310      	movs	r3, #16
 800239e:	e769      	b.n	8002274 <UART_SetConfig+0xf0>
 80023a0:	2310      	movs	r3, #16
 80023a2:	e767      	b.n	8002274 <UART_SetConfig+0xf0>
 80023a4:	2302      	movs	r3, #2
 80023a6:	e765      	b.n	8002274 <UART_SetConfig+0xf0>
 80023a8:	2301      	movs	r3, #1
 80023aa:	e763      	b.n	8002274 <UART_SetConfig+0xf0>
 80023ac:	2310      	movs	r3, #16
 80023ae:	e761      	b.n	8002274 <UART_SetConfig+0xf0>
 80023b0:	2310      	movs	r3, #16
 80023b2:	e75f      	b.n	8002274 <UART_SetConfig+0xf0>
 80023b4:	2302      	movs	r3, #2
 80023b6:	e75d      	b.n	8002274 <UART_SetConfig+0xf0>
 80023b8:	2300      	movs	r3, #0
 80023ba:	e75b      	b.n	8002274 <UART_SetConfig+0xf0>
 80023bc:	2310      	movs	r3, #16
 80023be:	e759      	b.n	8002274 <UART_SetConfig+0xf0>
 80023c0:	2310      	movs	r3, #16
 80023c2:	e757      	b.n	8002274 <UART_SetConfig+0xf0>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e755      	b.n	8002274 <UART_SetConfig+0xf0>
 80023c8:	2300      	movs	r3, #0
 80023ca:	e753      	b.n	8002274 <UART_SetConfig+0xf0>
 80023cc:	2310      	movs	r3, #16
 80023ce:	e751      	b.n	8002274 <UART_SetConfig+0xf0>
 80023d0:	2310      	movs	r3, #16
 80023d2:	e74f      	b.n	8002274 <UART_SetConfig+0xf0>
    switch (clocksource)
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d85b      	bhi.n	8002490 <UART_SetConfig+0x30c>
 80023d8:	e8df f003 	tbb	[pc, r3]
 80023dc:	5a3a341a 	.word	0x5a3a341a
 80023e0:	5a5a5a37 	.word	0x5a5a5a37
 80023e4:	1e          	.byte	0x1e
 80023e5:	00          	.byte	0x00
 80023e6:	bf00      	nop
 80023e8:	efff69f3 	.word	0xefff69f3
 80023ec:	40011000 	.word	0x40011000
 80023f0:	40004400 	.word	0x40004400
 80023f4:	40004800 	.word	0x40004800
 80023f8:	40004c00 	.word	0x40004c00
 80023fc:	40005000 	.word	0x40005000
 8002400:	40011400 	.word	0x40011400
 8002404:	40007800 	.word	0x40007800
 8002408:	40007c00 	.word	0x40007c00
 800240c:	40023800 	.word	0x40023800
        pclk = HAL_RCC_GetPCLK1Freq();
 8002410:	f7ff f9b8 	bl	8001784 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002414:	2800      	cmp	r0, #0
 8002416:	d03d      	beq.n	8002494 <UART_SetConfig+0x310>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002418:	6862      	ldr	r2, [r4, #4]
 800241a:	0853      	lsrs	r3, r2, #1
 800241c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002420:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002424:	f1a3 0110 	sub.w	r1, r3, #16
 8002428:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800242c:	4291      	cmp	r1, r2
 800242e:	d833      	bhi.n	8002498 <UART_SetConfig+0x314>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002430:	b29a      	uxth	r2, r3
 8002432:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002436:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800243a:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 800243c:	6822      	ldr	r2, [r4, #0]
 800243e:	60d3      	str	r3, [r2, #12]
 8002440:	2000      	movs	r0, #0
 8002442:	e030      	b.n	80024a6 <UART_SetConfig+0x322>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002444:	f7ff f9ae 	bl	80017a4 <HAL_RCC_GetPCLK2Freq>
        break;
 8002448:	e7e4      	b.n	8002414 <UART_SetConfig+0x290>
        pclk = HAL_RCC_GetSysClockFreq();
 800244a:	f7ff f88b 	bl	8001564 <HAL_RCC_GetSysClockFreq>
        break;
 800244e:	e7e1      	b.n	8002414 <UART_SetConfig+0x290>
        pclk = (uint32_t) HSI_VALUE;
 8002450:	4817      	ldr	r0, [pc, #92]	@ (80024b0 <UART_SetConfig+0x32c>)
 8002452:	e7e1      	b.n	8002418 <UART_SetConfig+0x294>
    switch (clocksource)
 8002454:	4816      	ldr	r0, [pc, #88]	@ (80024b0 <UART_SetConfig+0x32c>)
 8002456:	e002      	b.n	800245e <UART_SetConfig+0x2da>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002458:	f7ff f994 	bl	8001784 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 800245c:	b300      	cbz	r0, 80024a0 <UART_SetConfig+0x31c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800245e:	6863      	ldr	r3, [r4, #4]
 8002460:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002464:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002468:	f1a0 0210 	sub.w	r2, r0, #16
 800246c:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8002470:	429a      	cmp	r2, r3
 8002472:	d817      	bhi.n	80024a4 <UART_SetConfig+0x320>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002474:	6823      	ldr	r3, [r4, #0]
 8002476:	b280      	uxth	r0, r0
 8002478:	60d8      	str	r0, [r3, #12]
 800247a:	2000      	movs	r0, #0
 800247c:	e013      	b.n	80024a6 <UART_SetConfig+0x322>
        pclk = HAL_RCC_GetPCLK2Freq();
 800247e:	f7ff f991 	bl	80017a4 <HAL_RCC_GetPCLK2Freq>
        break;
 8002482:	e7eb      	b.n	800245c <UART_SetConfig+0x2d8>
        pclk = HAL_RCC_GetSysClockFreq();
 8002484:	f7ff f86e 	bl	8001564 <HAL_RCC_GetSysClockFreq>
        break;
 8002488:	e7e8      	b.n	800245c <UART_SetConfig+0x2d8>
        pclk = (uint32_t) LSE_VALUE;
 800248a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800248e:	e7e6      	b.n	800245e <UART_SetConfig+0x2da>
    switch (clocksource)
 8002490:	2001      	movs	r0, #1
 8002492:	e008      	b.n	80024a6 <UART_SetConfig+0x322>
 8002494:	2000      	movs	r0, #0
 8002496:	e006      	b.n	80024a6 <UART_SetConfig+0x322>
        ret = HAL_ERROR;
 8002498:	2001      	movs	r0, #1
 800249a:	e004      	b.n	80024a6 <UART_SetConfig+0x322>
    switch (clocksource)
 800249c:	2001      	movs	r0, #1
 800249e:	e002      	b.n	80024a6 <UART_SetConfig+0x322>
 80024a0:	2000      	movs	r0, #0
 80024a2:	e000      	b.n	80024a6 <UART_SetConfig+0x322>
      }
      else
      {
        ret = HAL_ERROR;
 80024a4:	2001      	movs	r0, #1
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80024aa:	66e3      	str	r3, [r4, #108]	@ 0x6c

  return ret;
}
 80024ac:	bd10      	pop	{r4, pc}
 80024ae:	bf00      	nop
 80024b0:	00f42400 	.word	0x00f42400

080024b4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80024b4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80024b6:	f013 0f01 	tst.w	r3, #1
 80024ba:	d006      	beq.n	80024ca <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80024bc:	6802      	ldr	r2, [r0, #0]
 80024be:	6853      	ldr	r3, [r2, #4]
 80024c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80024c4:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80024c6:	430b      	orrs	r3, r1
 80024c8:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80024ca:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80024cc:	f013 0f02 	tst.w	r3, #2
 80024d0:	d006      	beq.n	80024e0 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80024d2:	6802      	ldr	r2, [r0, #0]
 80024d4:	6853      	ldr	r3, [r2, #4]
 80024d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024da:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80024dc:	430b      	orrs	r3, r1
 80024de:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80024e0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80024e2:	f013 0f04 	tst.w	r3, #4
 80024e6:	d006      	beq.n	80024f6 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80024e8:	6802      	ldr	r2, [r0, #0]
 80024ea:	6853      	ldr	r3, [r2, #4]
 80024ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024f0:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80024f2:	430b      	orrs	r3, r1
 80024f4:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024f6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80024f8:	f013 0f08 	tst.w	r3, #8
 80024fc:	d006      	beq.n	800250c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80024fe:	6802      	ldr	r2, [r0, #0]
 8002500:	6853      	ldr	r3, [r2, #4]
 8002502:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002506:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002508:	430b      	orrs	r3, r1
 800250a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800250c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800250e:	f013 0f10 	tst.w	r3, #16
 8002512:	d006      	beq.n	8002522 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002514:	6802      	ldr	r2, [r0, #0]
 8002516:	6893      	ldr	r3, [r2, #8]
 8002518:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800251c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800251e:	430b      	orrs	r3, r1
 8002520:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002522:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002524:	f013 0f20 	tst.w	r3, #32
 8002528:	d006      	beq.n	8002538 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800252a:	6802      	ldr	r2, [r0, #0]
 800252c:	6893      	ldr	r3, [r2, #8]
 800252e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002532:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8002534:	430b      	orrs	r3, r1
 8002536:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002538:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800253a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800253e:	d00a      	beq.n	8002556 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002540:	6802      	ldr	r2, [r0, #0]
 8002542:	6853      	ldr	r3, [r2, #4]
 8002544:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002548:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800254a:	430b      	orrs	r3, r1
 800254c:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800254e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8002550:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002554:	d00b      	beq.n	800256e <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002556:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002558:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800255c:	d006      	beq.n	800256c <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800255e:	6802      	ldr	r2, [r0, #0]
 8002560:	6853      	ldr	r3, [r2, #4]
 8002562:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002566:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002568:	430b      	orrs	r3, r1
 800256a:	6053      	str	r3, [r2, #4]
  }
}
 800256c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800256e:	6802      	ldr	r2, [r0, #0]
 8002570:	6853      	ldr	r3, [r2, #4]
 8002572:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002576:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8002578:	430b      	orrs	r3, r1
 800257a:	6053      	str	r3, [r2, #4]
 800257c:	e7eb      	b.n	8002556 <UART_AdvFeatureConfig+0xa2>

0800257e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800257e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002582:	4605      	mov	r5, r0
 8002584:	460f      	mov	r7, r1
 8002586:	4616      	mov	r6, r2
 8002588:	4699      	mov	r9, r3
 800258a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800258e:	682b      	ldr	r3, [r5, #0]
 8002590:	69dc      	ldr	r4, [r3, #28]
 8002592:	ea37 0404 	bics.w	r4, r7, r4
 8002596:	bf0c      	ite	eq
 8002598:	2401      	moveq	r4, #1
 800259a:	2400      	movne	r4, #0
 800259c:	42b4      	cmp	r4, r6
 800259e:	d155      	bne.n	800264c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025a0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80025a4:	d0f3      	beq.n	800258e <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a6:	f7fe fc07 	bl	8000db8 <HAL_GetTick>
 80025aa:	eba0 0009 	sub.w	r0, r0, r9
 80025ae:	4540      	cmp	r0, r8
 80025b0:	d82e      	bhi.n	8002610 <UART_WaitOnFlagUntilTimeout+0x92>
 80025b2:	f1b8 0f00 	cmp.w	r8, #0
 80025b6:	d02b      	beq.n	8002610 <UART_WaitOnFlagUntilTimeout+0x92>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80025b8:	682b      	ldr	r3, [r5, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	f012 0f04 	tst.w	r2, #4
 80025c0:	d0e5      	beq.n	800258e <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80025c2:	69da      	ldr	r2, [r3, #28]
 80025c4:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80025c8:	d0e1      	beq.n	800258e <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80025ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80025ce:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025d0:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025d2:	e852 3f00 	ldrex	r3, [r2]
 80025d6:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025da:	e842 3100 	strex	r1, r3, [r2]
 80025de:	2900      	cmp	r1, #0
 80025e0:	d1f6      	bne.n	80025d0 <UART_WaitOnFlagUntilTimeout+0x52>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025e2:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e4:	f102 0308 	add.w	r3, r2, #8
 80025e8:	e853 3f00 	ldrex	r3, [r3]
 80025ec:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025f0:	3208      	adds	r2, #8
 80025f2:	e842 3100 	strex	r1, r3, [r2]
 80025f6:	2900      	cmp	r1, #0
 80025f8:	d1f3      	bne.n	80025e2 <UART_WaitOnFlagUntilTimeout+0x64>

          huart->gState = HAL_UART_STATE_READY;
 80025fa:	2320      	movs	r3, #32
 80025fc:	67eb      	str	r3, [r5, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80025fe:	f8c5 3080 	str.w	r3, [r5, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002602:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002606:	2300      	movs	r3, #0
 8002608:	f885 3078 	strb.w	r3, [r5, #120]	@ 0x78

          return HAL_TIMEOUT;
 800260c:	2003      	movs	r0, #3
 800260e:	e01e      	b.n	800264e <UART_WaitOnFlagUntilTimeout+0xd0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002610:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002612:	e852 3f00 	ldrex	r3, [r2]
 8002616:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800261a:	e842 3100 	strex	r1, r3, [r2]
 800261e:	2900      	cmp	r1, #0
 8002620:	d1f6      	bne.n	8002610 <UART_WaitOnFlagUntilTimeout+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002622:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002624:	f102 0308 	add.w	r3, r2, #8
 8002628:	e853 3f00 	ldrex	r3, [r3]
 800262c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002630:	3208      	adds	r2, #8
 8002632:	e842 3100 	strex	r1, r3, [r2]
 8002636:	2900      	cmp	r1, #0
 8002638:	d1f3      	bne.n	8002622 <UART_WaitOnFlagUntilTimeout+0xa4>
        huart->gState = HAL_UART_STATE_READY;
 800263a:	2320      	movs	r3, #32
 800263c:	67eb      	str	r3, [r5, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800263e:	f8c5 3080 	str.w	r3, [r5, #128]	@ 0x80
        __HAL_UNLOCK(huart);
 8002642:	2300      	movs	r3, #0
 8002644:	f885 3078 	strb.w	r3, [r5, #120]	@ 0x78
        return HAL_TIMEOUT;
 8002648:	2003      	movs	r0, #3
 800264a:	e000      	b.n	800264e <UART_WaitOnFlagUntilTimeout+0xd0>
        }
      }
    }
  }
  return HAL_OK;
 800264c:	2000      	movs	r0, #0
}
 800264e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002652 <HAL_UART_Transmit>:
{
 8002652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800265a:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800265c:	2b20      	cmp	r3, #32
 800265e:	d14e      	bne.n	80026fe <HAL_UART_Transmit+0xac>
 8002660:	4604      	mov	r4, r0
 8002662:	460d      	mov	r5, r1
 8002664:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002666:	2a00      	cmp	r2, #0
 8002668:	bf18      	it	ne
 800266a:	2900      	cmpne	r1, #0
 800266c:	d101      	bne.n	8002672 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 800266e:	2001      	movs	r0, #1
 8002670:	e046      	b.n	8002700 <HAL_UART_Transmit+0xae>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002672:	2300      	movs	r3, #0
 8002674:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002678:	2321      	movs	r3, #33	@ 0x21
 800267a:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 800267c:	f7fe fb9c 	bl	8000db8 <HAL_GetTick>
 8002680:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8002682:	f8a4 8050 	strh.w	r8, [r4, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002686:	f8a4 8052 	strh.w	r8, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800268a:	68a3      	ldr	r3, [r4, #8]
 800268c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002690:	d002      	beq.n	8002698 <HAL_UART_Transmit+0x46>
      pdata16bits = NULL;
 8002692:	f04f 0800 	mov.w	r8, #0
 8002696:	e011      	b.n	80026bc <HAL_UART_Transmit+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002698:	6923      	ldr	r3, [r4, #16]
 800269a:	b313      	cbz	r3, 80026e2 <HAL_UART_Transmit+0x90>
      pdata16bits = NULL;
 800269c:	f04f 0800 	mov.w	r8, #0
 80026a0:	e00c      	b.n	80026bc <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026a2:	f838 3b02 	ldrh.w	r3, [r8], #2
 80026a6:	6822      	ldr	r2, [r4, #0]
 80026a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ac:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80026ae:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80026b2:	b292      	uxth	r2, r2
 80026b4:	3a01      	subs	r2, #1
 80026b6:	b292      	uxth	r2, r2
 80026b8:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80026bc:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	b18b      	cbz	r3, 80026e8 <HAL_UART_Transmit+0x96>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026c4:	9600      	str	r6, [sp, #0]
 80026c6:	463b      	mov	r3, r7
 80026c8:	2200      	movs	r2, #0
 80026ca:	2180      	movs	r1, #128	@ 0x80
 80026cc:	4620      	mov	r0, r4
 80026ce:	f7ff ff56 	bl	800257e <UART_WaitOnFlagUntilTimeout>
 80026d2:	b9c0      	cbnz	r0, 8002706 <HAL_UART_Transmit+0xb4>
      if (pdata8bits == NULL)
 80026d4:	2d00      	cmp	r5, #0
 80026d6:	d0e4      	beq.n	80026a2 <HAL_UART_Transmit+0x50>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80026d8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80026dc:	6823      	ldr	r3, [r4, #0]
 80026de:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80026e0:	e7e5      	b.n	80026ae <HAL_UART_Transmit+0x5c>
      pdata16bits = (const uint16_t *) pData;
 80026e2:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80026e4:	2500      	movs	r5, #0
 80026e6:	e7e9      	b.n	80026bc <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026e8:	9600      	str	r6, [sp, #0]
 80026ea:	463b      	mov	r3, r7
 80026ec:	2200      	movs	r2, #0
 80026ee:	2140      	movs	r1, #64	@ 0x40
 80026f0:	4620      	mov	r0, r4
 80026f2:	f7ff ff44 	bl	800257e <UART_WaitOnFlagUntilTimeout>
 80026f6:	b940      	cbnz	r0, 800270a <HAL_UART_Transmit+0xb8>
    huart->gState = HAL_UART_STATE_READY;
 80026f8:	2320      	movs	r3, #32
 80026fa:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 80026fc:	e000      	b.n	8002700 <HAL_UART_Transmit+0xae>
    return HAL_BUSY;
 80026fe:	2002      	movs	r0, #2
}
 8002700:	b002      	add	sp, #8
 8002702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
 8002706:	2003      	movs	r0, #3
 8002708:	e7fa      	b.n	8002700 <HAL_UART_Transmit+0xae>
      return HAL_TIMEOUT;
 800270a:	2003      	movs	r0, #3
 800270c:	e7f8      	b.n	8002700 <HAL_UART_Transmit+0xae>

0800270e <HAL_UART_Receive>:
{
 800270e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002712:	b083      	sub	sp, #12
 8002714:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8002716:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800271a:	2b20      	cmp	r3, #32
 800271c:	d178      	bne.n	8002810 <HAL_UART_Receive+0x102>
 800271e:	4604      	mov	r4, r0
 8002720:	460d      	mov	r5, r1
 8002722:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002724:	2a00      	cmp	r2, #0
 8002726:	bf18      	it	ne
 8002728:	2900      	cmpne	r1, #0
 800272a:	d101      	bne.n	8002730 <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 800272c:	2001      	movs	r0, #1
 800272e:	e070      	b.n	8002812 <HAL_UART_Receive+0x104>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002730:	2300      	movs	r3, #0
 8002732:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002736:	2222      	movs	r2, #34	@ 0x22
 8002738:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800273c:	6603      	str	r3, [r0, #96]	@ 0x60
    tickstart = HAL_GetTick();
 800273e:	f7fe fb3b 	bl	8000db8 <HAL_GetTick>
 8002742:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 8002744:	f8a4 8058 	strh.w	r8, [r4, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002748:	f8a4 805a 	strh.w	r8, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 800274c:	68a3      	ldr	r3, [r4, #8]
 800274e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002752:	d006      	beq.n	8002762 <HAL_UART_Receive+0x54>
 8002754:	b9a3      	cbnz	r3, 8002780 <HAL_UART_Receive+0x72>
 8002756:	6922      	ldr	r2, [r4, #16]
 8002758:	b972      	cbnz	r2, 8002778 <HAL_UART_Receive+0x6a>
 800275a:	22ff      	movs	r2, #255	@ 0xff
 800275c:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 8002760:	e014      	b.n	800278c <HAL_UART_Receive+0x7e>
 8002762:	6922      	ldr	r2, [r4, #16]
 8002764:	b922      	cbnz	r2, 8002770 <HAL_UART_Receive+0x62>
 8002766:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800276a:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 800276e:	e00d      	b.n	800278c <HAL_UART_Receive+0x7e>
 8002770:	22ff      	movs	r2, #255	@ 0xff
 8002772:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 8002776:	e009      	b.n	800278c <HAL_UART_Receive+0x7e>
 8002778:	227f      	movs	r2, #127	@ 0x7f
 800277a:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 800277e:	e005      	b.n	800278c <HAL_UART_Receive+0x7e>
 8002780:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002784:	d00a      	beq.n	800279c <HAL_UART_Receive+0x8e>
 8002786:	2200      	movs	r2, #0
 8002788:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
    uhMask = huart->Mask;
 800278c:	f8b4 805c 	ldrh.w	r8, [r4, #92]	@ 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002790:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002794:	d00c      	beq.n	80027b0 <HAL_UART_Receive+0xa2>
      pdata16bits = NULL;
 8002796:	f04f 0900 	mov.w	r9, #0
 800279a:	e01f      	b.n	80027dc <HAL_UART_Receive+0xce>
    UART_MASK_COMPUTATION(huart);
 800279c:	6922      	ldr	r2, [r4, #16]
 800279e:	b91a      	cbnz	r2, 80027a8 <HAL_UART_Receive+0x9a>
 80027a0:	227f      	movs	r2, #127	@ 0x7f
 80027a2:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 80027a6:	e7f1      	b.n	800278c <HAL_UART_Receive+0x7e>
 80027a8:	223f      	movs	r2, #63	@ 0x3f
 80027aa:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 80027ae:	e7ed      	b.n	800278c <HAL_UART_Receive+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027b0:	6923      	ldr	r3, [r4, #16]
 80027b2:	b113      	cbz	r3, 80027ba <HAL_UART_Receive+0xac>
      pdata16bits = NULL;
 80027b4:	f04f 0900 	mov.w	r9, #0
 80027b8:	e010      	b.n	80027dc <HAL_UART_Receive+0xce>
      pdata16bits = (uint16_t *) pData;
 80027ba:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 80027bc:	2500      	movs	r5, #0
 80027be:	e00d      	b.n	80027dc <HAL_UART_Receive+0xce>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80027c0:	6823      	ldr	r3, [r4, #0]
 80027c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027c4:	fa5f f388 	uxtb.w	r3, r8
 80027c8:	4013      	ands	r3, r2
 80027ca:	f805 3b01 	strb.w	r3, [r5], #1
      huart->RxXferCount--;
 80027ce:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 80027d2:	b292      	uxth	r2, r2
 80027d4:	3a01      	subs	r2, #1
 80027d6:	b292      	uxth	r2, r2
 80027d8:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80027dc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	b183      	cbz	r3, 8002806 <HAL_UART_Receive+0xf8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80027e4:	9600      	str	r6, [sp, #0]
 80027e6:	463b      	mov	r3, r7
 80027e8:	2200      	movs	r2, #0
 80027ea:	2120      	movs	r1, #32
 80027ec:	4620      	mov	r0, r4
 80027ee:	f7ff fec6 	bl	800257e <UART_WaitOnFlagUntilTimeout>
 80027f2:	b988      	cbnz	r0, 8002818 <HAL_UART_Receive+0x10a>
      if (pdata8bits == NULL)
 80027f4:	2d00      	cmp	r5, #0
 80027f6:	d1e3      	bne.n	80027c0 <HAL_UART_Receive+0xb2>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80027f8:	6823      	ldr	r3, [r4, #0]
 80027fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fc:	ea08 0303 	and.w	r3, r8, r3
 8002800:	f829 3b02 	strh.w	r3, [r9], #2
        pdata16bits++;
 8002804:	e7e3      	b.n	80027ce <HAL_UART_Receive+0xc0>
    huart->RxState = HAL_UART_STATE_READY;
 8002806:	2320      	movs	r3, #32
 8002808:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    return HAL_OK;
 800280c:	2000      	movs	r0, #0
 800280e:	e000      	b.n	8002812 <HAL_UART_Receive+0x104>
    return HAL_BUSY;
 8002810:	2002      	movs	r0, #2
}
 8002812:	b003      	add	sp, #12
 8002814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8002818:	2003      	movs	r0, #3
 800281a:	e7fa      	b.n	8002812 <HAL_UART_Receive+0x104>

0800281c <UART_CheckIdleState>:
{
 800281c:	b530      	push	{r4, r5, lr}
 800281e:	b083      	sub	sp, #12
 8002820:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002822:	2300      	movs	r3, #0
 8002824:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8002828:	f7fe fac6 	bl	8000db8 <HAL_GetTick>
 800282c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800282e:	6822      	ldr	r2, [r4, #0]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	f012 0f08 	tst.w	r2, #8
 8002836:	d10f      	bne.n	8002858 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002838:	6823      	ldr	r3, [r4, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f013 0f04 	tst.w	r3, #4
 8002840:	d118      	bne.n	8002874 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8002842:	2320      	movs	r3, #32
 8002844:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002846:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800284a:	2000      	movs	r0, #0
 800284c:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800284e:	6660      	str	r0, [r4, #100]	@ 0x64
  __HAL_UNLOCK(huart);
 8002850:	f884 0078 	strb.w	r0, [r4, #120]	@ 0x78
}
 8002854:	b003      	add	sp, #12
 8002856:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002858:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	4603      	mov	r3, r0
 8002860:	2200      	movs	r2, #0
 8002862:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002866:	4620      	mov	r0, r4
 8002868:	f7ff fe89 	bl	800257e <UART_WaitOnFlagUntilTimeout>
 800286c:	2800      	cmp	r0, #0
 800286e:	d0e3      	beq.n	8002838 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8002870:	2003      	movs	r0, #3
 8002872:	e7ef      	b.n	8002854 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002874:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	462b      	mov	r3, r5
 800287c:	2200      	movs	r2, #0
 800287e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002882:	4620      	mov	r0, r4
 8002884:	f7ff fe7b 	bl	800257e <UART_WaitOnFlagUntilTimeout>
 8002888:	2800      	cmp	r0, #0
 800288a:	d0da      	beq.n	8002842 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 800288c:	2003      	movs	r0, #3
 800288e:	e7e1      	b.n	8002854 <UART_CheckIdleState+0x38>

08002890 <HAL_UART_Init>:
  if (huart == NULL)
 8002890:	b368      	cbz	r0, 80028ee <HAL_UART_Init+0x5e>
{
 8002892:	b510      	push	{r4, lr}
 8002894:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002896:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8002898:	b303      	cbz	r3, 80028dc <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 800289a:	2324      	movs	r3, #36	@ 0x24
 800289c:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800289e:	6822      	ldr	r2, [r4, #0]
 80028a0:	6813      	ldr	r3, [r2, #0]
 80028a2:	f023 0301 	bic.w	r3, r3, #1
 80028a6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028a8:	4620      	mov	r0, r4
 80028aa:	f7ff fc6b 	bl	8002184 <UART_SetConfig>
 80028ae:	2801      	cmp	r0, #1
 80028b0:	d013      	beq.n	80028da <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028b2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80028b4:	b9bb      	cbnz	r3, 80028e6 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028b6:	6822      	ldr	r2, [r4, #0]
 80028b8:	6853      	ldr	r3, [r2, #4]
 80028ba:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80028be:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028c0:	6822      	ldr	r2, [r4, #0]
 80028c2:	6893      	ldr	r3, [r2, #8]
 80028c4:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80028c8:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80028ca:	6822      	ldr	r2, [r4, #0]
 80028cc:	6813      	ldr	r3, [r2, #0]
 80028ce:	f043 0301 	orr.w	r3, r3, #1
 80028d2:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80028d4:	4620      	mov	r0, r4
 80028d6:	f7ff ffa1 	bl	800281c <UART_CheckIdleState>
}
 80028da:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80028dc:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 80028e0:	f7fe f958 	bl	8000b94 <HAL_UART_MspInit>
 80028e4:	e7d9      	b.n	800289a <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80028e6:	4620      	mov	r0, r4
 80028e8:	f7ff fde4 	bl	80024b4 <UART_AdvFeatureConfig>
 80028ec:	e7e3      	b.n	80028b6 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80028ee:	2001      	movs	r0, #1
}
 80028f0:	4770      	bx	lr
	...

080028f4 <std>:
 80028f4:	2300      	movs	r3, #0
 80028f6:	b510      	push	{r4, lr}
 80028f8:	4604      	mov	r4, r0
 80028fa:	e9c0 3300 	strd	r3, r3, [r0]
 80028fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002902:	6083      	str	r3, [r0, #8]
 8002904:	8181      	strh	r1, [r0, #12]
 8002906:	6643      	str	r3, [r0, #100]	@ 0x64
 8002908:	81c2      	strh	r2, [r0, #14]
 800290a:	6183      	str	r3, [r0, #24]
 800290c:	4619      	mov	r1, r3
 800290e:	2208      	movs	r2, #8
 8002910:	305c      	adds	r0, #92	@ 0x5c
 8002912:	f000 faa3 	bl	8002e5c <memset>
 8002916:	4b0d      	ldr	r3, [pc, #52]	@ (800294c <std+0x58>)
 8002918:	6263      	str	r3, [r4, #36]	@ 0x24
 800291a:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <std+0x5c>)
 800291c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800291e:	4b0d      	ldr	r3, [pc, #52]	@ (8002954 <std+0x60>)
 8002920:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002922:	4b0d      	ldr	r3, [pc, #52]	@ (8002958 <std+0x64>)
 8002924:	6323      	str	r3, [r4, #48]	@ 0x30
 8002926:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <std+0x68>)
 8002928:	6224      	str	r4, [r4, #32]
 800292a:	429c      	cmp	r4, r3
 800292c:	d006      	beq.n	800293c <std+0x48>
 800292e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002932:	4294      	cmp	r4, r2
 8002934:	d002      	beq.n	800293c <std+0x48>
 8002936:	33d0      	adds	r3, #208	@ 0xd0
 8002938:	429c      	cmp	r4, r3
 800293a:	d105      	bne.n	8002948 <std+0x54>
 800293c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002944:	f000 bafc 	b.w	8002f40 <__retarget_lock_init_recursive>
 8002948:	bd10      	pop	{r4, pc}
 800294a:	bf00      	nop
 800294c:	08002cad 	.word	0x08002cad
 8002950:	08002ccf 	.word	0x08002ccf
 8002954:	08002d07 	.word	0x08002d07
 8002958:	08002d2b 	.word	0x08002d2b
 800295c:	20000188 	.word	0x20000188

08002960 <stdio_exit_handler>:
 8002960:	4a02      	ldr	r2, [pc, #8]	@ (800296c <stdio_exit_handler+0xc>)
 8002962:	4903      	ldr	r1, [pc, #12]	@ (8002970 <stdio_exit_handler+0x10>)
 8002964:	4803      	ldr	r0, [pc, #12]	@ (8002974 <stdio_exit_handler+0x14>)
 8002966:	f000 b869 	b.w	8002a3c <_fwalk_sglue>
 800296a:	bf00      	nop
 800296c:	20000020 	.word	0x20000020
 8002970:	08003251 	.word	0x08003251
 8002974:	20000030 	.word	0x20000030

08002978 <cleanup_stdio>:
 8002978:	6841      	ldr	r1, [r0, #4]
 800297a:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <cleanup_stdio+0x34>)
 800297c:	4299      	cmp	r1, r3
 800297e:	b510      	push	{r4, lr}
 8002980:	4604      	mov	r4, r0
 8002982:	d001      	beq.n	8002988 <cleanup_stdio+0x10>
 8002984:	f000 fc64 	bl	8003250 <_fflush_r>
 8002988:	68a1      	ldr	r1, [r4, #8]
 800298a:	4b09      	ldr	r3, [pc, #36]	@ (80029b0 <cleanup_stdio+0x38>)
 800298c:	4299      	cmp	r1, r3
 800298e:	d002      	beq.n	8002996 <cleanup_stdio+0x1e>
 8002990:	4620      	mov	r0, r4
 8002992:	f000 fc5d 	bl	8003250 <_fflush_r>
 8002996:	68e1      	ldr	r1, [r4, #12]
 8002998:	4b06      	ldr	r3, [pc, #24]	@ (80029b4 <cleanup_stdio+0x3c>)
 800299a:	4299      	cmp	r1, r3
 800299c:	d004      	beq.n	80029a8 <cleanup_stdio+0x30>
 800299e:	4620      	mov	r0, r4
 80029a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029a4:	f000 bc54 	b.w	8003250 <_fflush_r>
 80029a8:	bd10      	pop	{r4, pc}
 80029aa:	bf00      	nop
 80029ac:	20000188 	.word	0x20000188
 80029b0:	200001f0 	.word	0x200001f0
 80029b4:	20000258 	.word	0x20000258

080029b8 <global_stdio_init.part.0>:
 80029b8:	b510      	push	{r4, lr}
 80029ba:	4b0b      	ldr	r3, [pc, #44]	@ (80029e8 <global_stdio_init.part.0+0x30>)
 80029bc:	4c0b      	ldr	r4, [pc, #44]	@ (80029ec <global_stdio_init.part.0+0x34>)
 80029be:	4a0c      	ldr	r2, [pc, #48]	@ (80029f0 <global_stdio_init.part.0+0x38>)
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	4620      	mov	r0, r4
 80029c4:	2200      	movs	r2, #0
 80029c6:	2104      	movs	r1, #4
 80029c8:	f7ff ff94 	bl	80028f4 <std>
 80029cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80029d0:	2201      	movs	r2, #1
 80029d2:	2109      	movs	r1, #9
 80029d4:	f7ff ff8e 	bl	80028f4 <std>
 80029d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80029dc:	2202      	movs	r2, #2
 80029de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029e2:	2112      	movs	r1, #18
 80029e4:	f7ff bf86 	b.w	80028f4 <std>
 80029e8:	200002c0 	.word	0x200002c0
 80029ec:	20000188 	.word	0x20000188
 80029f0:	08002961 	.word	0x08002961

080029f4 <__sfp_lock_acquire>:
 80029f4:	4801      	ldr	r0, [pc, #4]	@ (80029fc <__sfp_lock_acquire+0x8>)
 80029f6:	f000 baa4 	b.w	8002f42 <__retarget_lock_acquire_recursive>
 80029fa:	bf00      	nop
 80029fc:	200002c9 	.word	0x200002c9

08002a00 <__sfp_lock_release>:
 8002a00:	4801      	ldr	r0, [pc, #4]	@ (8002a08 <__sfp_lock_release+0x8>)
 8002a02:	f000 ba9f 	b.w	8002f44 <__retarget_lock_release_recursive>
 8002a06:	bf00      	nop
 8002a08:	200002c9 	.word	0x200002c9

08002a0c <__sinit>:
 8002a0c:	b510      	push	{r4, lr}
 8002a0e:	4604      	mov	r4, r0
 8002a10:	f7ff fff0 	bl	80029f4 <__sfp_lock_acquire>
 8002a14:	6a23      	ldr	r3, [r4, #32]
 8002a16:	b11b      	cbz	r3, 8002a20 <__sinit+0x14>
 8002a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a1c:	f7ff bff0 	b.w	8002a00 <__sfp_lock_release>
 8002a20:	4b04      	ldr	r3, [pc, #16]	@ (8002a34 <__sinit+0x28>)
 8002a22:	6223      	str	r3, [r4, #32]
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <__sinit+0x2c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f5      	bne.n	8002a18 <__sinit+0xc>
 8002a2c:	f7ff ffc4 	bl	80029b8 <global_stdio_init.part.0>
 8002a30:	e7f2      	b.n	8002a18 <__sinit+0xc>
 8002a32:	bf00      	nop
 8002a34:	08002979 	.word	0x08002979
 8002a38:	200002c0 	.word	0x200002c0

08002a3c <_fwalk_sglue>:
 8002a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a40:	4607      	mov	r7, r0
 8002a42:	4688      	mov	r8, r1
 8002a44:	4614      	mov	r4, r2
 8002a46:	2600      	movs	r6, #0
 8002a48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a4c:	f1b9 0901 	subs.w	r9, r9, #1
 8002a50:	d505      	bpl.n	8002a5e <_fwalk_sglue+0x22>
 8002a52:	6824      	ldr	r4, [r4, #0]
 8002a54:	2c00      	cmp	r4, #0
 8002a56:	d1f7      	bne.n	8002a48 <_fwalk_sglue+0xc>
 8002a58:	4630      	mov	r0, r6
 8002a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a5e:	89ab      	ldrh	r3, [r5, #12]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d907      	bls.n	8002a74 <_fwalk_sglue+0x38>
 8002a64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	d003      	beq.n	8002a74 <_fwalk_sglue+0x38>
 8002a6c:	4629      	mov	r1, r5
 8002a6e:	4638      	mov	r0, r7
 8002a70:	47c0      	blx	r8
 8002a72:	4306      	orrs	r6, r0
 8002a74:	3568      	adds	r5, #104	@ 0x68
 8002a76:	e7e9      	b.n	8002a4c <_fwalk_sglue+0x10>

08002a78 <_puts_r>:
 8002a78:	6a03      	ldr	r3, [r0, #32]
 8002a7a:	b570      	push	{r4, r5, r6, lr}
 8002a7c:	6884      	ldr	r4, [r0, #8]
 8002a7e:	4605      	mov	r5, r0
 8002a80:	460e      	mov	r6, r1
 8002a82:	b90b      	cbnz	r3, 8002a88 <_puts_r+0x10>
 8002a84:	f7ff ffc2 	bl	8002a0c <__sinit>
 8002a88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002a8a:	07db      	lsls	r3, r3, #31
 8002a8c:	d405      	bmi.n	8002a9a <_puts_r+0x22>
 8002a8e:	89a3      	ldrh	r3, [r4, #12]
 8002a90:	0598      	lsls	r0, r3, #22
 8002a92:	d402      	bmi.n	8002a9a <_puts_r+0x22>
 8002a94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a96:	f000 fa54 	bl	8002f42 <__retarget_lock_acquire_recursive>
 8002a9a:	89a3      	ldrh	r3, [r4, #12]
 8002a9c:	0719      	lsls	r1, r3, #28
 8002a9e:	d502      	bpl.n	8002aa6 <_puts_r+0x2e>
 8002aa0:	6923      	ldr	r3, [r4, #16]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d135      	bne.n	8002b12 <_puts_r+0x9a>
 8002aa6:	4621      	mov	r1, r4
 8002aa8:	4628      	mov	r0, r5
 8002aaa:	f000 f981 	bl	8002db0 <__swsetup_r>
 8002aae:	b380      	cbz	r0, 8002b12 <_puts_r+0x9a>
 8002ab0:	f04f 35ff 	mov.w	r5, #4294967295
 8002ab4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002ab6:	07da      	lsls	r2, r3, #31
 8002ab8:	d405      	bmi.n	8002ac6 <_puts_r+0x4e>
 8002aba:	89a3      	ldrh	r3, [r4, #12]
 8002abc:	059b      	lsls	r3, r3, #22
 8002abe:	d402      	bmi.n	8002ac6 <_puts_r+0x4e>
 8002ac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002ac2:	f000 fa3f 	bl	8002f44 <__retarget_lock_release_recursive>
 8002ac6:	4628      	mov	r0, r5
 8002ac8:	bd70      	pop	{r4, r5, r6, pc}
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	da04      	bge.n	8002ad8 <_puts_r+0x60>
 8002ace:	69a2      	ldr	r2, [r4, #24]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	dc17      	bgt.n	8002b04 <_puts_r+0x8c>
 8002ad4:	290a      	cmp	r1, #10
 8002ad6:	d015      	beq.n	8002b04 <_puts_r+0x8c>
 8002ad8:	6823      	ldr	r3, [r4, #0]
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	6022      	str	r2, [r4, #0]
 8002ade:	7019      	strb	r1, [r3, #0]
 8002ae0:	68a3      	ldr	r3, [r4, #8]
 8002ae2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	60a3      	str	r3, [r4, #8]
 8002aea:	2900      	cmp	r1, #0
 8002aec:	d1ed      	bne.n	8002aca <_puts_r+0x52>
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	da11      	bge.n	8002b16 <_puts_r+0x9e>
 8002af2:	4622      	mov	r2, r4
 8002af4:	210a      	movs	r1, #10
 8002af6:	4628      	mov	r0, r5
 8002af8:	f000 f91b 	bl	8002d32 <__swbuf_r>
 8002afc:	3001      	adds	r0, #1
 8002afe:	d0d7      	beq.n	8002ab0 <_puts_r+0x38>
 8002b00:	250a      	movs	r5, #10
 8002b02:	e7d7      	b.n	8002ab4 <_puts_r+0x3c>
 8002b04:	4622      	mov	r2, r4
 8002b06:	4628      	mov	r0, r5
 8002b08:	f000 f913 	bl	8002d32 <__swbuf_r>
 8002b0c:	3001      	adds	r0, #1
 8002b0e:	d1e7      	bne.n	8002ae0 <_puts_r+0x68>
 8002b10:	e7ce      	b.n	8002ab0 <_puts_r+0x38>
 8002b12:	3e01      	subs	r6, #1
 8002b14:	e7e4      	b.n	8002ae0 <_puts_r+0x68>
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	6022      	str	r2, [r4, #0]
 8002b1c:	220a      	movs	r2, #10
 8002b1e:	701a      	strb	r2, [r3, #0]
 8002b20:	e7ee      	b.n	8002b00 <_puts_r+0x88>
	...

08002b24 <puts>:
 8002b24:	4b02      	ldr	r3, [pc, #8]	@ (8002b30 <puts+0xc>)
 8002b26:	4601      	mov	r1, r0
 8002b28:	6818      	ldr	r0, [r3, #0]
 8002b2a:	f7ff bfa5 	b.w	8002a78 <_puts_r>
 8002b2e:	bf00      	nop
 8002b30:	2000002c 	.word	0x2000002c

08002b34 <setbuf>:
 8002b34:	fab1 f281 	clz	r2, r1
 8002b38:	0952      	lsrs	r2, r2, #5
 8002b3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b3e:	0052      	lsls	r2, r2, #1
 8002b40:	f000 b800 	b.w	8002b44 <setvbuf>

08002b44 <setvbuf>:
 8002b44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002b48:	461d      	mov	r5, r3
 8002b4a:	4b57      	ldr	r3, [pc, #348]	@ (8002ca8 <setvbuf+0x164>)
 8002b4c:	681f      	ldr	r7, [r3, #0]
 8002b4e:	4604      	mov	r4, r0
 8002b50:	460e      	mov	r6, r1
 8002b52:	4690      	mov	r8, r2
 8002b54:	b127      	cbz	r7, 8002b60 <setvbuf+0x1c>
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	b913      	cbnz	r3, 8002b60 <setvbuf+0x1c>
 8002b5a:	4638      	mov	r0, r7
 8002b5c:	f7ff ff56 	bl	8002a0c <__sinit>
 8002b60:	f1b8 0f02 	cmp.w	r8, #2
 8002b64:	d006      	beq.n	8002b74 <setvbuf+0x30>
 8002b66:	f1b8 0f01 	cmp.w	r8, #1
 8002b6a:	f200 809a 	bhi.w	8002ca2 <setvbuf+0x15e>
 8002b6e:	2d00      	cmp	r5, #0
 8002b70:	f2c0 8097 	blt.w	8002ca2 <setvbuf+0x15e>
 8002b74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002b76:	07d9      	lsls	r1, r3, #31
 8002b78:	d405      	bmi.n	8002b86 <setvbuf+0x42>
 8002b7a:	89a3      	ldrh	r3, [r4, #12]
 8002b7c:	059a      	lsls	r2, r3, #22
 8002b7e:	d402      	bmi.n	8002b86 <setvbuf+0x42>
 8002b80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b82:	f000 f9de 	bl	8002f42 <__retarget_lock_acquire_recursive>
 8002b86:	4621      	mov	r1, r4
 8002b88:	4638      	mov	r0, r7
 8002b8a:	f000 fb61 	bl	8003250 <_fflush_r>
 8002b8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002b90:	b141      	cbz	r1, 8002ba4 <setvbuf+0x60>
 8002b92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002b96:	4299      	cmp	r1, r3
 8002b98:	d002      	beq.n	8002ba0 <setvbuf+0x5c>
 8002b9a:	4638      	mov	r0, r7
 8002b9c:	f000 f9d4 	bl	8002f48 <_free_r>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	6363      	str	r3, [r4, #52]	@ 0x34
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61a3      	str	r3, [r4, #24]
 8002ba8:	6063      	str	r3, [r4, #4]
 8002baa:	89a3      	ldrh	r3, [r4, #12]
 8002bac:	061b      	lsls	r3, r3, #24
 8002bae:	d503      	bpl.n	8002bb8 <setvbuf+0x74>
 8002bb0:	6921      	ldr	r1, [r4, #16]
 8002bb2:	4638      	mov	r0, r7
 8002bb4:	f000 f9c8 	bl	8002f48 <_free_r>
 8002bb8:	89a3      	ldrh	r3, [r4, #12]
 8002bba:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8002bbe:	f023 0303 	bic.w	r3, r3, #3
 8002bc2:	f1b8 0f02 	cmp.w	r8, #2
 8002bc6:	81a3      	strh	r3, [r4, #12]
 8002bc8:	d061      	beq.n	8002c8e <setvbuf+0x14a>
 8002bca:	ab01      	add	r3, sp, #4
 8002bcc:	466a      	mov	r2, sp
 8002bce:	4621      	mov	r1, r4
 8002bd0:	4638      	mov	r0, r7
 8002bd2:	f000 fb65 	bl	80032a0 <__swhatbuf_r>
 8002bd6:	89a3      	ldrh	r3, [r4, #12]
 8002bd8:	4318      	orrs	r0, r3
 8002bda:	81a0      	strh	r0, [r4, #12]
 8002bdc:	bb2d      	cbnz	r5, 8002c2a <setvbuf+0xe6>
 8002bde:	9d00      	ldr	r5, [sp, #0]
 8002be0:	4628      	mov	r0, r5
 8002be2:	f000 f9fb 	bl	8002fdc <malloc>
 8002be6:	4606      	mov	r6, r0
 8002be8:	2800      	cmp	r0, #0
 8002bea:	d152      	bne.n	8002c92 <setvbuf+0x14e>
 8002bec:	f8dd 9000 	ldr.w	r9, [sp]
 8002bf0:	45a9      	cmp	r9, r5
 8002bf2:	d140      	bne.n	8002c76 <setvbuf+0x132>
 8002bf4:	f04f 35ff 	mov.w	r5, #4294967295
 8002bf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bfc:	f043 0202 	orr.w	r2, r3, #2
 8002c00:	81a2      	strh	r2, [r4, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	60a2      	str	r2, [r4, #8]
 8002c06:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8002c0a:	6022      	str	r2, [r4, #0]
 8002c0c:	6122      	str	r2, [r4, #16]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	6162      	str	r2, [r4, #20]
 8002c12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002c14:	07d6      	lsls	r6, r2, #31
 8002c16:	d404      	bmi.n	8002c22 <setvbuf+0xde>
 8002c18:	0598      	lsls	r0, r3, #22
 8002c1a:	d402      	bmi.n	8002c22 <setvbuf+0xde>
 8002c1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c1e:	f000 f991 	bl	8002f44 <__retarget_lock_release_recursive>
 8002c22:	4628      	mov	r0, r5
 8002c24:	b003      	add	sp, #12
 8002c26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c2a:	2e00      	cmp	r6, #0
 8002c2c:	d0d8      	beq.n	8002be0 <setvbuf+0x9c>
 8002c2e:	6a3b      	ldr	r3, [r7, #32]
 8002c30:	b913      	cbnz	r3, 8002c38 <setvbuf+0xf4>
 8002c32:	4638      	mov	r0, r7
 8002c34:	f7ff feea 	bl	8002a0c <__sinit>
 8002c38:	f1b8 0f01 	cmp.w	r8, #1
 8002c3c:	bf08      	it	eq
 8002c3e:	89a3      	ldrheq	r3, [r4, #12]
 8002c40:	6026      	str	r6, [r4, #0]
 8002c42:	bf04      	itt	eq
 8002c44:	f043 0301 	orreq.w	r3, r3, #1
 8002c48:	81a3      	strheq	r3, [r4, #12]
 8002c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c4e:	f013 0208 	ands.w	r2, r3, #8
 8002c52:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002c56:	d01e      	beq.n	8002c96 <setvbuf+0x152>
 8002c58:	07d9      	lsls	r1, r3, #31
 8002c5a:	bf41      	itttt	mi
 8002c5c:	2200      	movmi	r2, #0
 8002c5e:	426d      	negmi	r5, r5
 8002c60:	60a2      	strmi	r2, [r4, #8]
 8002c62:	61a5      	strmi	r5, [r4, #24]
 8002c64:	bf58      	it	pl
 8002c66:	60a5      	strpl	r5, [r4, #8]
 8002c68:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002c6a:	07d2      	lsls	r2, r2, #31
 8002c6c:	d401      	bmi.n	8002c72 <setvbuf+0x12e>
 8002c6e:	059b      	lsls	r3, r3, #22
 8002c70:	d513      	bpl.n	8002c9a <setvbuf+0x156>
 8002c72:	2500      	movs	r5, #0
 8002c74:	e7d5      	b.n	8002c22 <setvbuf+0xde>
 8002c76:	4648      	mov	r0, r9
 8002c78:	f000 f9b0 	bl	8002fdc <malloc>
 8002c7c:	4606      	mov	r6, r0
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	d0b8      	beq.n	8002bf4 <setvbuf+0xb0>
 8002c82:	89a3      	ldrh	r3, [r4, #12]
 8002c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c88:	81a3      	strh	r3, [r4, #12]
 8002c8a:	464d      	mov	r5, r9
 8002c8c:	e7cf      	b.n	8002c2e <setvbuf+0xea>
 8002c8e:	2500      	movs	r5, #0
 8002c90:	e7b2      	b.n	8002bf8 <setvbuf+0xb4>
 8002c92:	46a9      	mov	r9, r5
 8002c94:	e7f5      	b.n	8002c82 <setvbuf+0x13e>
 8002c96:	60a2      	str	r2, [r4, #8]
 8002c98:	e7e6      	b.n	8002c68 <setvbuf+0x124>
 8002c9a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c9c:	f000 f952 	bl	8002f44 <__retarget_lock_release_recursive>
 8002ca0:	e7e7      	b.n	8002c72 <setvbuf+0x12e>
 8002ca2:	f04f 35ff 	mov.w	r5, #4294967295
 8002ca6:	e7bc      	b.n	8002c22 <setvbuf+0xde>
 8002ca8:	2000002c 	.word	0x2000002c

08002cac <__sread>:
 8002cac:	b510      	push	{r4, lr}
 8002cae:	460c      	mov	r4, r1
 8002cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cb4:	f000 f8fc 	bl	8002eb0 <_read_r>
 8002cb8:	2800      	cmp	r0, #0
 8002cba:	bfab      	itete	ge
 8002cbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002cbe:	89a3      	ldrhlt	r3, [r4, #12]
 8002cc0:	181b      	addge	r3, r3, r0
 8002cc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002cc6:	bfac      	ite	ge
 8002cc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002cca:	81a3      	strhlt	r3, [r4, #12]
 8002ccc:	bd10      	pop	{r4, pc}

08002cce <__swrite>:
 8002cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cd2:	461f      	mov	r7, r3
 8002cd4:	898b      	ldrh	r3, [r1, #12]
 8002cd6:	05db      	lsls	r3, r3, #23
 8002cd8:	4605      	mov	r5, r0
 8002cda:	460c      	mov	r4, r1
 8002cdc:	4616      	mov	r6, r2
 8002cde:	d505      	bpl.n	8002cec <__swrite+0x1e>
 8002ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f000 f8d0 	bl	8002e8c <_lseek_r>
 8002cec:	89a3      	ldrh	r3, [r4, #12]
 8002cee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002cf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cf6:	81a3      	strh	r3, [r4, #12]
 8002cf8:	4632      	mov	r2, r6
 8002cfa:	463b      	mov	r3, r7
 8002cfc:	4628      	mov	r0, r5
 8002cfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d02:	f000 b8e7 	b.w	8002ed4 <_write_r>

08002d06 <__sseek>:
 8002d06:	b510      	push	{r4, lr}
 8002d08:	460c      	mov	r4, r1
 8002d0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d0e:	f000 f8bd 	bl	8002e8c <_lseek_r>
 8002d12:	1c43      	adds	r3, r0, #1
 8002d14:	89a3      	ldrh	r3, [r4, #12]
 8002d16:	bf15      	itete	ne
 8002d18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002d1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002d1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002d22:	81a3      	strheq	r3, [r4, #12]
 8002d24:	bf18      	it	ne
 8002d26:	81a3      	strhne	r3, [r4, #12]
 8002d28:	bd10      	pop	{r4, pc}

08002d2a <__sclose>:
 8002d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d2e:	f000 b89d 	b.w	8002e6c <_close_r>

08002d32 <__swbuf_r>:
 8002d32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d34:	460e      	mov	r6, r1
 8002d36:	4614      	mov	r4, r2
 8002d38:	4605      	mov	r5, r0
 8002d3a:	b118      	cbz	r0, 8002d44 <__swbuf_r+0x12>
 8002d3c:	6a03      	ldr	r3, [r0, #32]
 8002d3e:	b90b      	cbnz	r3, 8002d44 <__swbuf_r+0x12>
 8002d40:	f7ff fe64 	bl	8002a0c <__sinit>
 8002d44:	69a3      	ldr	r3, [r4, #24]
 8002d46:	60a3      	str	r3, [r4, #8]
 8002d48:	89a3      	ldrh	r3, [r4, #12]
 8002d4a:	071a      	lsls	r2, r3, #28
 8002d4c:	d501      	bpl.n	8002d52 <__swbuf_r+0x20>
 8002d4e:	6923      	ldr	r3, [r4, #16]
 8002d50:	b943      	cbnz	r3, 8002d64 <__swbuf_r+0x32>
 8002d52:	4621      	mov	r1, r4
 8002d54:	4628      	mov	r0, r5
 8002d56:	f000 f82b 	bl	8002db0 <__swsetup_r>
 8002d5a:	b118      	cbz	r0, 8002d64 <__swbuf_r+0x32>
 8002d5c:	f04f 37ff 	mov.w	r7, #4294967295
 8002d60:	4638      	mov	r0, r7
 8002d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d64:	6823      	ldr	r3, [r4, #0]
 8002d66:	6922      	ldr	r2, [r4, #16]
 8002d68:	1a98      	subs	r0, r3, r2
 8002d6a:	6963      	ldr	r3, [r4, #20]
 8002d6c:	b2f6      	uxtb	r6, r6
 8002d6e:	4283      	cmp	r3, r0
 8002d70:	4637      	mov	r7, r6
 8002d72:	dc05      	bgt.n	8002d80 <__swbuf_r+0x4e>
 8002d74:	4621      	mov	r1, r4
 8002d76:	4628      	mov	r0, r5
 8002d78:	f000 fa6a 	bl	8003250 <_fflush_r>
 8002d7c:	2800      	cmp	r0, #0
 8002d7e:	d1ed      	bne.n	8002d5c <__swbuf_r+0x2a>
 8002d80:	68a3      	ldr	r3, [r4, #8]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	60a3      	str	r3, [r4, #8]
 8002d86:	6823      	ldr	r3, [r4, #0]
 8002d88:	1c5a      	adds	r2, r3, #1
 8002d8a:	6022      	str	r2, [r4, #0]
 8002d8c:	701e      	strb	r6, [r3, #0]
 8002d8e:	6962      	ldr	r2, [r4, #20]
 8002d90:	1c43      	adds	r3, r0, #1
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d004      	beq.n	8002da0 <__swbuf_r+0x6e>
 8002d96:	89a3      	ldrh	r3, [r4, #12]
 8002d98:	07db      	lsls	r3, r3, #31
 8002d9a:	d5e1      	bpl.n	8002d60 <__swbuf_r+0x2e>
 8002d9c:	2e0a      	cmp	r6, #10
 8002d9e:	d1df      	bne.n	8002d60 <__swbuf_r+0x2e>
 8002da0:	4621      	mov	r1, r4
 8002da2:	4628      	mov	r0, r5
 8002da4:	f000 fa54 	bl	8003250 <_fflush_r>
 8002da8:	2800      	cmp	r0, #0
 8002daa:	d0d9      	beq.n	8002d60 <__swbuf_r+0x2e>
 8002dac:	e7d6      	b.n	8002d5c <__swbuf_r+0x2a>
	...

08002db0 <__swsetup_r>:
 8002db0:	b538      	push	{r3, r4, r5, lr}
 8002db2:	4b29      	ldr	r3, [pc, #164]	@ (8002e58 <__swsetup_r+0xa8>)
 8002db4:	4605      	mov	r5, r0
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	460c      	mov	r4, r1
 8002dba:	b118      	cbz	r0, 8002dc4 <__swsetup_r+0x14>
 8002dbc:	6a03      	ldr	r3, [r0, #32]
 8002dbe:	b90b      	cbnz	r3, 8002dc4 <__swsetup_r+0x14>
 8002dc0:	f7ff fe24 	bl	8002a0c <__sinit>
 8002dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dc8:	0719      	lsls	r1, r3, #28
 8002dca:	d422      	bmi.n	8002e12 <__swsetup_r+0x62>
 8002dcc:	06da      	lsls	r2, r3, #27
 8002dce:	d407      	bmi.n	8002de0 <__swsetup_r+0x30>
 8002dd0:	2209      	movs	r2, #9
 8002dd2:	602a      	str	r2, [r5, #0]
 8002dd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dd8:	81a3      	strh	r3, [r4, #12]
 8002dda:	f04f 30ff 	mov.w	r0, #4294967295
 8002dde:	e033      	b.n	8002e48 <__swsetup_r+0x98>
 8002de0:	0758      	lsls	r0, r3, #29
 8002de2:	d512      	bpl.n	8002e0a <__swsetup_r+0x5a>
 8002de4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002de6:	b141      	cbz	r1, 8002dfa <__swsetup_r+0x4a>
 8002de8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002dec:	4299      	cmp	r1, r3
 8002dee:	d002      	beq.n	8002df6 <__swsetup_r+0x46>
 8002df0:	4628      	mov	r0, r5
 8002df2:	f000 f8a9 	bl	8002f48 <_free_r>
 8002df6:	2300      	movs	r3, #0
 8002df8:	6363      	str	r3, [r4, #52]	@ 0x34
 8002dfa:	89a3      	ldrh	r3, [r4, #12]
 8002dfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002e00:	81a3      	strh	r3, [r4, #12]
 8002e02:	2300      	movs	r3, #0
 8002e04:	6063      	str	r3, [r4, #4]
 8002e06:	6923      	ldr	r3, [r4, #16]
 8002e08:	6023      	str	r3, [r4, #0]
 8002e0a:	89a3      	ldrh	r3, [r4, #12]
 8002e0c:	f043 0308 	orr.w	r3, r3, #8
 8002e10:	81a3      	strh	r3, [r4, #12]
 8002e12:	6923      	ldr	r3, [r4, #16]
 8002e14:	b94b      	cbnz	r3, 8002e2a <__swsetup_r+0x7a>
 8002e16:	89a3      	ldrh	r3, [r4, #12]
 8002e18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e20:	d003      	beq.n	8002e2a <__swsetup_r+0x7a>
 8002e22:	4621      	mov	r1, r4
 8002e24:	4628      	mov	r0, r5
 8002e26:	f000 fa61 	bl	80032ec <__smakebuf_r>
 8002e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e2e:	f013 0201 	ands.w	r2, r3, #1
 8002e32:	d00a      	beq.n	8002e4a <__swsetup_r+0x9a>
 8002e34:	2200      	movs	r2, #0
 8002e36:	60a2      	str	r2, [r4, #8]
 8002e38:	6962      	ldr	r2, [r4, #20]
 8002e3a:	4252      	negs	r2, r2
 8002e3c:	61a2      	str	r2, [r4, #24]
 8002e3e:	6922      	ldr	r2, [r4, #16]
 8002e40:	b942      	cbnz	r2, 8002e54 <__swsetup_r+0xa4>
 8002e42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002e46:	d1c5      	bne.n	8002dd4 <__swsetup_r+0x24>
 8002e48:	bd38      	pop	{r3, r4, r5, pc}
 8002e4a:	0799      	lsls	r1, r3, #30
 8002e4c:	bf58      	it	pl
 8002e4e:	6962      	ldrpl	r2, [r4, #20]
 8002e50:	60a2      	str	r2, [r4, #8]
 8002e52:	e7f4      	b.n	8002e3e <__swsetup_r+0x8e>
 8002e54:	2000      	movs	r0, #0
 8002e56:	e7f7      	b.n	8002e48 <__swsetup_r+0x98>
 8002e58:	2000002c 	.word	0x2000002c

08002e5c <memset>:
 8002e5c:	4402      	add	r2, r0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d100      	bne.n	8002e66 <memset+0xa>
 8002e64:	4770      	bx	lr
 8002e66:	f803 1b01 	strb.w	r1, [r3], #1
 8002e6a:	e7f9      	b.n	8002e60 <memset+0x4>

08002e6c <_close_r>:
 8002e6c:	b538      	push	{r3, r4, r5, lr}
 8002e6e:	4d06      	ldr	r5, [pc, #24]	@ (8002e88 <_close_r+0x1c>)
 8002e70:	2300      	movs	r3, #0
 8002e72:	4604      	mov	r4, r0
 8002e74:	4608      	mov	r0, r1
 8002e76:	602b      	str	r3, [r5, #0]
 8002e78:	f7fd ff1e 	bl	8000cb8 <_close>
 8002e7c:	1c43      	adds	r3, r0, #1
 8002e7e:	d102      	bne.n	8002e86 <_close_r+0x1a>
 8002e80:	682b      	ldr	r3, [r5, #0]
 8002e82:	b103      	cbz	r3, 8002e86 <_close_r+0x1a>
 8002e84:	6023      	str	r3, [r4, #0]
 8002e86:	bd38      	pop	{r3, r4, r5, pc}
 8002e88:	200002c4 	.word	0x200002c4

08002e8c <_lseek_r>:
 8002e8c:	b538      	push	{r3, r4, r5, lr}
 8002e8e:	4d07      	ldr	r5, [pc, #28]	@ (8002eac <_lseek_r+0x20>)
 8002e90:	4604      	mov	r4, r0
 8002e92:	4608      	mov	r0, r1
 8002e94:	4611      	mov	r1, r2
 8002e96:	2200      	movs	r2, #0
 8002e98:	602a      	str	r2, [r5, #0]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	f7fd ff0d 	bl	8000cba <_lseek>
 8002ea0:	1c43      	adds	r3, r0, #1
 8002ea2:	d102      	bne.n	8002eaa <_lseek_r+0x1e>
 8002ea4:	682b      	ldr	r3, [r5, #0]
 8002ea6:	b103      	cbz	r3, 8002eaa <_lseek_r+0x1e>
 8002ea8:	6023      	str	r3, [r4, #0]
 8002eaa:	bd38      	pop	{r3, r4, r5, pc}
 8002eac:	200002c4 	.word	0x200002c4

08002eb0 <_read_r>:
 8002eb0:	b538      	push	{r3, r4, r5, lr}
 8002eb2:	4d07      	ldr	r5, [pc, #28]	@ (8002ed0 <_read_r+0x20>)
 8002eb4:	4604      	mov	r4, r0
 8002eb6:	4608      	mov	r0, r1
 8002eb8:	4611      	mov	r1, r2
 8002eba:	2200      	movs	r2, #0
 8002ebc:	602a      	str	r2, [r5, #0]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	f7fd feec 	bl	8000c9c <_read>
 8002ec4:	1c43      	adds	r3, r0, #1
 8002ec6:	d102      	bne.n	8002ece <_read_r+0x1e>
 8002ec8:	682b      	ldr	r3, [r5, #0]
 8002eca:	b103      	cbz	r3, 8002ece <_read_r+0x1e>
 8002ecc:	6023      	str	r3, [r4, #0]
 8002ece:	bd38      	pop	{r3, r4, r5, pc}
 8002ed0:	200002c4 	.word	0x200002c4

08002ed4 <_write_r>:
 8002ed4:	b538      	push	{r3, r4, r5, lr}
 8002ed6:	4d07      	ldr	r5, [pc, #28]	@ (8002ef4 <_write_r+0x20>)
 8002ed8:	4604      	mov	r4, r0
 8002eda:	4608      	mov	r0, r1
 8002edc:	4611      	mov	r1, r2
 8002ede:	2200      	movs	r2, #0
 8002ee0:	602a      	str	r2, [r5, #0]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	f7fd fece 	bl	8000c84 <_write>
 8002ee8:	1c43      	adds	r3, r0, #1
 8002eea:	d102      	bne.n	8002ef2 <_write_r+0x1e>
 8002eec:	682b      	ldr	r3, [r5, #0]
 8002eee:	b103      	cbz	r3, 8002ef2 <_write_r+0x1e>
 8002ef0:	6023      	str	r3, [r4, #0]
 8002ef2:	bd38      	pop	{r3, r4, r5, pc}
 8002ef4:	200002c4 	.word	0x200002c4

08002ef8 <__libc_init_array>:
 8002ef8:	b570      	push	{r4, r5, r6, lr}
 8002efa:	4d0d      	ldr	r5, [pc, #52]	@ (8002f30 <__libc_init_array+0x38>)
 8002efc:	4c0d      	ldr	r4, [pc, #52]	@ (8002f34 <__libc_init_array+0x3c>)
 8002efe:	1b64      	subs	r4, r4, r5
 8002f00:	10a4      	asrs	r4, r4, #2
 8002f02:	2600      	movs	r6, #0
 8002f04:	42a6      	cmp	r6, r4
 8002f06:	d109      	bne.n	8002f1c <__libc_init_array+0x24>
 8002f08:	4d0b      	ldr	r5, [pc, #44]	@ (8002f38 <__libc_init_array+0x40>)
 8002f0a:	4c0c      	ldr	r4, [pc, #48]	@ (8002f3c <__libc_init_array+0x44>)
 8002f0c:	f000 fa6a 	bl	80033e4 <_init>
 8002f10:	1b64      	subs	r4, r4, r5
 8002f12:	10a4      	asrs	r4, r4, #2
 8002f14:	2600      	movs	r6, #0
 8002f16:	42a6      	cmp	r6, r4
 8002f18:	d105      	bne.n	8002f26 <__libc_init_array+0x2e>
 8002f1a:	bd70      	pop	{r4, r5, r6, pc}
 8002f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f20:	4798      	blx	r3
 8002f22:	3601      	adds	r6, #1
 8002f24:	e7ee      	b.n	8002f04 <__libc_init_array+0xc>
 8002f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f2a:	4798      	blx	r3
 8002f2c:	3601      	adds	r6, #1
 8002f2e:	e7f2      	b.n	8002f16 <__libc_init_array+0x1e>
 8002f30:	0800345c 	.word	0x0800345c
 8002f34:	0800345c 	.word	0x0800345c
 8002f38:	0800345c 	.word	0x0800345c
 8002f3c:	08003460 	.word	0x08003460

08002f40 <__retarget_lock_init_recursive>:
 8002f40:	4770      	bx	lr

08002f42 <__retarget_lock_acquire_recursive>:
 8002f42:	4770      	bx	lr

08002f44 <__retarget_lock_release_recursive>:
 8002f44:	4770      	bx	lr
	...

08002f48 <_free_r>:
 8002f48:	b538      	push	{r3, r4, r5, lr}
 8002f4a:	4605      	mov	r5, r0
 8002f4c:	2900      	cmp	r1, #0
 8002f4e:	d041      	beq.n	8002fd4 <_free_r+0x8c>
 8002f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f54:	1f0c      	subs	r4, r1, #4
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	bfb8      	it	lt
 8002f5a:	18e4      	addlt	r4, r4, r3
 8002f5c:	f000 f8e8 	bl	8003130 <__malloc_lock>
 8002f60:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd8 <_free_r+0x90>)
 8002f62:	6813      	ldr	r3, [r2, #0]
 8002f64:	b933      	cbnz	r3, 8002f74 <_free_r+0x2c>
 8002f66:	6063      	str	r3, [r4, #4]
 8002f68:	6014      	str	r4, [r2, #0]
 8002f6a:	4628      	mov	r0, r5
 8002f6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f70:	f000 b8e4 	b.w	800313c <__malloc_unlock>
 8002f74:	42a3      	cmp	r3, r4
 8002f76:	d908      	bls.n	8002f8a <_free_r+0x42>
 8002f78:	6820      	ldr	r0, [r4, #0]
 8002f7a:	1821      	adds	r1, r4, r0
 8002f7c:	428b      	cmp	r3, r1
 8002f7e:	bf01      	itttt	eq
 8002f80:	6819      	ldreq	r1, [r3, #0]
 8002f82:	685b      	ldreq	r3, [r3, #4]
 8002f84:	1809      	addeq	r1, r1, r0
 8002f86:	6021      	streq	r1, [r4, #0]
 8002f88:	e7ed      	b.n	8002f66 <_free_r+0x1e>
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	b10b      	cbz	r3, 8002f94 <_free_r+0x4c>
 8002f90:	42a3      	cmp	r3, r4
 8002f92:	d9fa      	bls.n	8002f8a <_free_r+0x42>
 8002f94:	6811      	ldr	r1, [r2, #0]
 8002f96:	1850      	adds	r0, r2, r1
 8002f98:	42a0      	cmp	r0, r4
 8002f9a:	d10b      	bne.n	8002fb4 <_free_r+0x6c>
 8002f9c:	6820      	ldr	r0, [r4, #0]
 8002f9e:	4401      	add	r1, r0
 8002fa0:	1850      	adds	r0, r2, r1
 8002fa2:	4283      	cmp	r3, r0
 8002fa4:	6011      	str	r1, [r2, #0]
 8002fa6:	d1e0      	bne.n	8002f6a <_free_r+0x22>
 8002fa8:	6818      	ldr	r0, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	6053      	str	r3, [r2, #4]
 8002fae:	4408      	add	r0, r1
 8002fb0:	6010      	str	r0, [r2, #0]
 8002fb2:	e7da      	b.n	8002f6a <_free_r+0x22>
 8002fb4:	d902      	bls.n	8002fbc <_free_r+0x74>
 8002fb6:	230c      	movs	r3, #12
 8002fb8:	602b      	str	r3, [r5, #0]
 8002fba:	e7d6      	b.n	8002f6a <_free_r+0x22>
 8002fbc:	6820      	ldr	r0, [r4, #0]
 8002fbe:	1821      	adds	r1, r4, r0
 8002fc0:	428b      	cmp	r3, r1
 8002fc2:	bf04      	itt	eq
 8002fc4:	6819      	ldreq	r1, [r3, #0]
 8002fc6:	685b      	ldreq	r3, [r3, #4]
 8002fc8:	6063      	str	r3, [r4, #4]
 8002fca:	bf04      	itt	eq
 8002fcc:	1809      	addeq	r1, r1, r0
 8002fce:	6021      	streq	r1, [r4, #0]
 8002fd0:	6054      	str	r4, [r2, #4]
 8002fd2:	e7ca      	b.n	8002f6a <_free_r+0x22>
 8002fd4:	bd38      	pop	{r3, r4, r5, pc}
 8002fd6:	bf00      	nop
 8002fd8:	200002d0 	.word	0x200002d0

08002fdc <malloc>:
 8002fdc:	4b02      	ldr	r3, [pc, #8]	@ (8002fe8 <malloc+0xc>)
 8002fde:	4601      	mov	r1, r0
 8002fe0:	6818      	ldr	r0, [r3, #0]
 8002fe2:	f000 b825 	b.w	8003030 <_malloc_r>
 8002fe6:	bf00      	nop
 8002fe8:	2000002c 	.word	0x2000002c

08002fec <sbrk_aligned>:
 8002fec:	b570      	push	{r4, r5, r6, lr}
 8002fee:	4e0f      	ldr	r6, [pc, #60]	@ (800302c <sbrk_aligned+0x40>)
 8002ff0:	460c      	mov	r4, r1
 8002ff2:	6831      	ldr	r1, [r6, #0]
 8002ff4:	4605      	mov	r5, r0
 8002ff6:	b911      	cbnz	r1, 8002ffe <sbrk_aligned+0x12>
 8002ff8:	f000 f9d6 	bl	80033a8 <_sbrk_r>
 8002ffc:	6030      	str	r0, [r6, #0]
 8002ffe:	4621      	mov	r1, r4
 8003000:	4628      	mov	r0, r5
 8003002:	f000 f9d1 	bl	80033a8 <_sbrk_r>
 8003006:	1c43      	adds	r3, r0, #1
 8003008:	d103      	bne.n	8003012 <sbrk_aligned+0x26>
 800300a:	f04f 34ff 	mov.w	r4, #4294967295
 800300e:	4620      	mov	r0, r4
 8003010:	bd70      	pop	{r4, r5, r6, pc}
 8003012:	1cc4      	adds	r4, r0, #3
 8003014:	f024 0403 	bic.w	r4, r4, #3
 8003018:	42a0      	cmp	r0, r4
 800301a:	d0f8      	beq.n	800300e <sbrk_aligned+0x22>
 800301c:	1a21      	subs	r1, r4, r0
 800301e:	4628      	mov	r0, r5
 8003020:	f000 f9c2 	bl	80033a8 <_sbrk_r>
 8003024:	3001      	adds	r0, #1
 8003026:	d1f2      	bne.n	800300e <sbrk_aligned+0x22>
 8003028:	e7ef      	b.n	800300a <sbrk_aligned+0x1e>
 800302a:	bf00      	nop
 800302c:	200002cc 	.word	0x200002cc

08003030 <_malloc_r>:
 8003030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003034:	1ccd      	adds	r5, r1, #3
 8003036:	f025 0503 	bic.w	r5, r5, #3
 800303a:	3508      	adds	r5, #8
 800303c:	2d0c      	cmp	r5, #12
 800303e:	bf38      	it	cc
 8003040:	250c      	movcc	r5, #12
 8003042:	2d00      	cmp	r5, #0
 8003044:	4606      	mov	r6, r0
 8003046:	db01      	blt.n	800304c <_malloc_r+0x1c>
 8003048:	42a9      	cmp	r1, r5
 800304a:	d904      	bls.n	8003056 <_malloc_r+0x26>
 800304c:	230c      	movs	r3, #12
 800304e:	6033      	str	r3, [r6, #0]
 8003050:	2000      	movs	r0, #0
 8003052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003056:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800312c <_malloc_r+0xfc>
 800305a:	f000 f869 	bl	8003130 <__malloc_lock>
 800305e:	f8d8 3000 	ldr.w	r3, [r8]
 8003062:	461c      	mov	r4, r3
 8003064:	bb44      	cbnz	r4, 80030b8 <_malloc_r+0x88>
 8003066:	4629      	mov	r1, r5
 8003068:	4630      	mov	r0, r6
 800306a:	f7ff ffbf 	bl	8002fec <sbrk_aligned>
 800306e:	1c43      	adds	r3, r0, #1
 8003070:	4604      	mov	r4, r0
 8003072:	d158      	bne.n	8003126 <_malloc_r+0xf6>
 8003074:	f8d8 4000 	ldr.w	r4, [r8]
 8003078:	4627      	mov	r7, r4
 800307a:	2f00      	cmp	r7, #0
 800307c:	d143      	bne.n	8003106 <_malloc_r+0xd6>
 800307e:	2c00      	cmp	r4, #0
 8003080:	d04b      	beq.n	800311a <_malloc_r+0xea>
 8003082:	6823      	ldr	r3, [r4, #0]
 8003084:	4639      	mov	r1, r7
 8003086:	4630      	mov	r0, r6
 8003088:	eb04 0903 	add.w	r9, r4, r3
 800308c:	f000 f98c 	bl	80033a8 <_sbrk_r>
 8003090:	4581      	cmp	r9, r0
 8003092:	d142      	bne.n	800311a <_malloc_r+0xea>
 8003094:	6821      	ldr	r1, [r4, #0]
 8003096:	1a6d      	subs	r5, r5, r1
 8003098:	4629      	mov	r1, r5
 800309a:	4630      	mov	r0, r6
 800309c:	f7ff ffa6 	bl	8002fec <sbrk_aligned>
 80030a0:	3001      	adds	r0, #1
 80030a2:	d03a      	beq.n	800311a <_malloc_r+0xea>
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	442b      	add	r3, r5
 80030a8:	6023      	str	r3, [r4, #0]
 80030aa:	f8d8 3000 	ldr.w	r3, [r8]
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	bb62      	cbnz	r2, 800310c <_malloc_r+0xdc>
 80030b2:	f8c8 7000 	str.w	r7, [r8]
 80030b6:	e00f      	b.n	80030d8 <_malloc_r+0xa8>
 80030b8:	6822      	ldr	r2, [r4, #0]
 80030ba:	1b52      	subs	r2, r2, r5
 80030bc:	d420      	bmi.n	8003100 <_malloc_r+0xd0>
 80030be:	2a0b      	cmp	r2, #11
 80030c0:	d917      	bls.n	80030f2 <_malloc_r+0xc2>
 80030c2:	1961      	adds	r1, r4, r5
 80030c4:	42a3      	cmp	r3, r4
 80030c6:	6025      	str	r5, [r4, #0]
 80030c8:	bf18      	it	ne
 80030ca:	6059      	strne	r1, [r3, #4]
 80030cc:	6863      	ldr	r3, [r4, #4]
 80030ce:	bf08      	it	eq
 80030d0:	f8c8 1000 	streq.w	r1, [r8]
 80030d4:	5162      	str	r2, [r4, r5]
 80030d6:	604b      	str	r3, [r1, #4]
 80030d8:	4630      	mov	r0, r6
 80030da:	f000 f82f 	bl	800313c <__malloc_unlock>
 80030de:	f104 000b 	add.w	r0, r4, #11
 80030e2:	1d23      	adds	r3, r4, #4
 80030e4:	f020 0007 	bic.w	r0, r0, #7
 80030e8:	1ac2      	subs	r2, r0, r3
 80030ea:	bf1c      	itt	ne
 80030ec:	1a1b      	subne	r3, r3, r0
 80030ee:	50a3      	strne	r3, [r4, r2]
 80030f0:	e7af      	b.n	8003052 <_malloc_r+0x22>
 80030f2:	6862      	ldr	r2, [r4, #4]
 80030f4:	42a3      	cmp	r3, r4
 80030f6:	bf0c      	ite	eq
 80030f8:	f8c8 2000 	streq.w	r2, [r8]
 80030fc:	605a      	strne	r2, [r3, #4]
 80030fe:	e7eb      	b.n	80030d8 <_malloc_r+0xa8>
 8003100:	4623      	mov	r3, r4
 8003102:	6864      	ldr	r4, [r4, #4]
 8003104:	e7ae      	b.n	8003064 <_malloc_r+0x34>
 8003106:	463c      	mov	r4, r7
 8003108:	687f      	ldr	r7, [r7, #4]
 800310a:	e7b6      	b.n	800307a <_malloc_r+0x4a>
 800310c:	461a      	mov	r2, r3
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	42a3      	cmp	r3, r4
 8003112:	d1fb      	bne.n	800310c <_malloc_r+0xdc>
 8003114:	2300      	movs	r3, #0
 8003116:	6053      	str	r3, [r2, #4]
 8003118:	e7de      	b.n	80030d8 <_malloc_r+0xa8>
 800311a:	230c      	movs	r3, #12
 800311c:	6033      	str	r3, [r6, #0]
 800311e:	4630      	mov	r0, r6
 8003120:	f000 f80c 	bl	800313c <__malloc_unlock>
 8003124:	e794      	b.n	8003050 <_malloc_r+0x20>
 8003126:	6005      	str	r5, [r0, #0]
 8003128:	e7d6      	b.n	80030d8 <_malloc_r+0xa8>
 800312a:	bf00      	nop
 800312c:	200002d0 	.word	0x200002d0

08003130 <__malloc_lock>:
 8003130:	4801      	ldr	r0, [pc, #4]	@ (8003138 <__malloc_lock+0x8>)
 8003132:	f7ff bf06 	b.w	8002f42 <__retarget_lock_acquire_recursive>
 8003136:	bf00      	nop
 8003138:	200002c8 	.word	0x200002c8

0800313c <__malloc_unlock>:
 800313c:	4801      	ldr	r0, [pc, #4]	@ (8003144 <__malloc_unlock+0x8>)
 800313e:	f7ff bf01 	b.w	8002f44 <__retarget_lock_release_recursive>
 8003142:	bf00      	nop
 8003144:	200002c8 	.word	0x200002c8

08003148 <__sflush_r>:
 8003148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800314c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003150:	0716      	lsls	r6, r2, #28
 8003152:	4605      	mov	r5, r0
 8003154:	460c      	mov	r4, r1
 8003156:	d454      	bmi.n	8003202 <__sflush_r+0xba>
 8003158:	684b      	ldr	r3, [r1, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	dc02      	bgt.n	8003164 <__sflush_r+0x1c>
 800315e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003160:	2b00      	cmp	r3, #0
 8003162:	dd48      	ble.n	80031f6 <__sflush_r+0xae>
 8003164:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003166:	2e00      	cmp	r6, #0
 8003168:	d045      	beq.n	80031f6 <__sflush_r+0xae>
 800316a:	2300      	movs	r3, #0
 800316c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003170:	682f      	ldr	r7, [r5, #0]
 8003172:	6a21      	ldr	r1, [r4, #32]
 8003174:	602b      	str	r3, [r5, #0]
 8003176:	d030      	beq.n	80031da <__sflush_r+0x92>
 8003178:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800317a:	89a3      	ldrh	r3, [r4, #12]
 800317c:	0759      	lsls	r1, r3, #29
 800317e:	d505      	bpl.n	800318c <__sflush_r+0x44>
 8003180:	6863      	ldr	r3, [r4, #4]
 8003182:	1ad2      	subs	r2, r2, r3
 8003184:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003186:	b10b      	cbz	r3, 800318c <__sflush_r+0x44>
 8003188:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800318a:	1ad2      	subs	r2, r2, r3
 800318c:	2300      	movs	r3, #0
 800318e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003190:	6a21      	ldr	r1, [r4, #32]
 8003192:	4628      	mov	r0, r5
 8003194:	47b0      	blx	r6
 8003196:	1c43      	adds	r3, r0, #1
 8003198:	89a3      	ldrh	r3, [r4, #12]
 800319a:	d106      	bne.n	80031aa <__sflush_r+0x62>
 800319c:	6829      	ldr	r1, [r5, #0]
 800319e:	291d      	cmp	r1, #29
 80031a0:	d82b      	bhi.n	80031fa <__sflush_r+0xb2>
 80031a2:	4a2a      	ldr	r2, [pc, #168]	@ (800324c <__sflush_r+0x104>)
 80031a4:	410a      	asrs	r2, r1
 80031a6:	07d6      	lsls	r6, r2, #31
 80031a8:	d427      	bmi.n	80031fa <__sflush_r+0xb2>
 80031aa:	2200      	movs	r2, #0
 80031ac:	6062      	str	r2, [r4, #4]
 80031ae:	04d9      	lsls	r1, r3, #19
 80031b0:	6922      	ldr	r2, [r4, #16]
 80031b2:	6022      	str	r2, [r4, #0]
 80031b4:	d504      	bpl.n	80031c0 <__sflush_r+0x78>
 80031b6:	1c42      	adds	r2, r0, #1
 80031b8:	d101      	bne.n	80031be <__sflush_r+0x76>
 80031ba:	682b      	ldr	r3, [r5, #0]
 80031bc:	b903      	cbnz	r3, 80031c0 <__sflush_r+0x78>
 80031be:	6560      	str	r0, [r4, #84]	@ 0x54
 80031c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80031c2:	602f      	str	r7, [r5, #0]
 80031c4:	b1b9      	cbz	r1, 80031f6 <__sflush_r+0xae>
 80031c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80031ca:	4299      	cmp	r1, r3
 80031cc:	d002      	beq.n	80031d4 <__sflush_r+0x8c>
 80031ce:	4628      	mov	r0, r5
 80031d0:	f7ff feba 	bl	8002f48 <_free_r>
 80031d4:	2300      	movs	r3, #0
 80031d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80031d8:	e00d      	b.n	80031f6 <__sflush_r+0xae>
 80031da:	2301      	movs	r3, #1
 80031dc:	4628      	mov	r0, r5
 80031de:	47b0      	blx	r6
 80031e0:	4602      	mov	r2, r0
 80031e2:	1c50      	adds	r0, r2, #1
 80031e4:	d1c9      	bne.n	800317a <__sflush_r+0x32>
 80031e6:	682b      	ldr	r3, [r5, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0c6      	beq.n	800317a <__sflush_r+0x32>
 80031ec:	2b1d      	cmp	r3, #29
 80031ee:	d001      	beq.n	80031f4 <__sflush_r+0xac>
 80031f0:	2b16      	cmp	r3, #22
 80031f2:	d11e      	bne.n	8003232 <__sflush_r+0xea>
 80031f4:	602f      	str	r7, [r5, #0]
 80031f6:	2000      	movs	r0, #0
 80031f8:	e022      	b.n	8003240 <__sflush_r+0xf8>
 80031fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031fe:	b21b      	sxth	r3, r3
 8003200:	e01b      	b.n	800323a <__sflush_r+0xf2>
 8003202:	690f      	ldr	r7, [r1, #16]
 8003204:	2f00      	cmp	r7, #0
 8003206:	d0f6      	beq.n	80031f6 <__sflush_r+0xae>
 8003208:	0793      	lsls	r3, r2, #30
 800320a:	680e      	ldr	r6, [r1, #0]
 800320c:	bf08      	it	eq
 800320e:	694b      	ldreq	r3, [r1, #20]
 8003210:	600f      	str	r7, [r1, #0]
 8003212:	bf18      	it	ne
 8003214:	2300      	movne	r3, #0
 8003216:	eba6 0807 	sub.w	r8, r6, r7
 800321a:	608b      	str	r3, [r1, #8]
 800321c:	f1b8 0f00 	cmp.w	r8, #0
 8003220:	dde9      	ble.n	80031f6 <__sflush_r+0xae>
 8003222:	6a21      	ldr	r1, [r4, #32]
 8003224:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003226:	4643      	mov	r3, r8
 8003228:	463a      	mov	r2, r7
 800322a:	4628      	mov	r0, r5
 800322c:	47b0      	blx	r6
 800322e:	2800      	cmp	r0, #0
 8003230:	dc08      	bgt.n	8003244 <__sflush_r+0xfc>
 8003232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800323a:	81a3      	strh	r3, [r4, #12]
 800323c:	f04f 30ff 	mov.w	r0, #4294967295
 8003240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003244:	4407      	add	r7, r0
 8003246:	eba8 0800 	sub.w	r8, r8, r0
 800324a:	e7e7      	b.n	800321c <__sflush_r+0xd4>
 800324c:	dfbffffe 	.word	0xdfbffffe

08003250 <_fflush_r>:
 8003250:	b538      	push	{r3, r4, r5, lr}
 8003252:	690b      	ldr	r3, [r1, #16]
 8003254:	4605      	mov	r5, r0
 8003256:	460c      	mov	r4, r1
 8003258:	b913      	cbnz	r3, 8003260 <_fflush_r+0x10>
 800325a:	2500      	movs	r5, #0
 800325c:	4628      	mov	r0, r5
 800325e:	bd38      	pop	{r3, r4, r5, pc}
 8003260:	b118      	cbz	r0, 800326a <_fflush_r+0x1a>
 8003262:	6a03      	ldr	r3, [r0, #32]
 8003264:	b90b      	cbnz	r3, 800326a <_fflush_r+0x1a>
 8003266:	f7ff fbd1 	bl	8002a0c <__sinit>
 800326a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f3      	beq.n	800325a <_fflush_r+0xa>
 8003272:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003274:	07d0      	lsls	r0, r2, #31
 8003276:	d404      	bmi.n	8003282 <_fflush_r+0x32>
 8003278:	0599      	lsls	r1, r3, #22
 800327a:	d402      	bmi.n	8003282 <_fflush_r+0x32>
 800327c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800327e:	f7ff fe60 	bl	8002f42 <__retarget_lock_acquire_recursive>
 8003282:	4628      	mov	r0, r5
 8003284:	4621      	mov	r1, r4
 8003286:	f7ff ff5f 	bl	8003148 <__sflush_r>
 800328a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800328c:	07da      	lsls	r2, r3, #31
 800328e:	4605      	mov	r5, r0
 8003290:	d4e4      	bmi.n	800325c <_fflush_r+0xc>
 8003292:	89a3      	ldrh	r3, [r4, #12]
 8003294:	059b      	lsls	r3, r3, #22
 8003296:	d4e1      	bmi.n	800325c <_fflush_r+0xc>
 8003298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800329a:	f7ff fe53 	bl	8002f44 <__retarget_lock_release_recursive>
 800329e:	e7dd      	b.n	800325c <_fflush_r+0xc>

080032a0 <__swhatbuf_r>:
 80032a0:	b570      	push	{r4, r5, r6, lr}
 80032a2:	460c      	mov	r4, r1
 80032a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032a8:	2900      	cmp	r1, #0
 80032aa:	b096      	sub	sp, #88	@ 0x58
 80032ac:	4615      	mov	r5, r2
 80032ae:	461e      	mov	r6, r3
 80032b0:	da0d      	bge.n	80032ce <__swhatbuf_r+0x2e>
 80032b2:	89a3      	ldrh	r3, [r4, #12]
 80032b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80032b8:	f04f 0100 	mov.w	r1, #0
 80032bc:	bf14      	ite	ne
 80032be:	2340      	movne	r3, #64	@ 0x40
 80032c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80032c4:	2000      	movs	r0, #0
 80032c6:	6031      	str	r1, [r6, #0]
 80032c8:	602b      	str	r3, [r5, #0]
 80032ca:	b016      	add	sp, #88	@ 0x58
 80032cc:	bd70      	pop	{r4, r5, r6, pc}
 80032ce:	466a      	mov	r2, sp
 80032d0:	f000 f848 	bl	8003364 <_fstat_r>
 80032d4:	2800      	cmp	r0, #0
 80032d6:	dbec      	blt.n	80032b2 <__swhatbuf_r+0x12>
 80032d8:	9901      	ldr	r1, [sp, #4]
 80032da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80032de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80032e2:	4259      	negs	r1, r3
 80032e4:	4159      	adcs	r1, r3
 80032e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032ea:	e7eb      	b.n	80032c4 <__swhatbuf_r+0x24>

080032ec <__smakebuf_r>:
 80032ec:	898b      	ldrh	r3, [r1, #12]
 80032ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032f0:	079d      	lsls	r5, r3, #30
 80032f2:	4606      	mov	r6, r0
 80032f4:	460c      	mov	r4, r1
 80032f6:	d507      	bpl.n	8003308 <__smakebuf_r+0x1c>
 80032f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80032fc:	6023      	str	r3, [r4, #0]
 80032fe:	6123      	str	r3, [r4, #16]
 8003300:	2301      	movs	r3, #1
 8003302:	6163      	str	r3, [r4, #20]
 8003304:	b003      	add	sp, #12
 8003306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003308:	ab01      	add	r3, sp, #4
 800330a:	466a      	mov	r2, sp
 800330c:	f7ff ffc8 	bl	80032a0 <__swhatbuf_r>
 8003310:	9f00      	ldr	r7, [sp, #0]
 8003312:	4605      	mov	r5, r0
 8003314:	4639      	mov	r1, r7
 8003316:	4630      	mov	r0, r6
 8003318:	f7ff fe8a 	bl	8003030 <_malloc_r>
 800331c:	b948      	cbnz	r0, 8003332 <__smakebuf_r+0x46>
 800331e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003322:	059a      	lsls	r2, r3, #22
 8003324:	d4ee      	bmi.n	8003304 <__smakebuf_r+0x18>
 8003326:	f023 0303 	bic.w	r3, r3, #3
 800332a:	f043 0302 	orr.w	r3, r3, #2
 800332e:	81a3      	strh	r3, [r4, #12]
 8003330:	e7e2      	b.n	80032f8 <__smakebuf_r+0xc>
 8003332:	89a3      	ldrh	r3, [r4, #12]
 8003334:	6020      	str	r0, [r4, #0]
 8003336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800333a:	81a3      	strh	r3, [r4, #12]
 800333c:	9b01      	ldr	r3, [sp, #4]
 800333e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003342:	b15b      	cbz	r3, 800335c <__smakebuf_r+0x70>
 8003344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003348:	4630      	mov	r0, r6
 800334a:	f000 f81d 	bl	8003388 <_isatty_r>
 800334e:	b128      	cbz	r0, 800335c <__smakebuf_r+0x70>
 8003350:	89a3      	ldrh	r3, [r4, #12]
 8003352:	f023 0303 	bic.w	r3, r3, #3
 8003356:	f043 0301 	orr.w	r3, r3, #1
 800335a:	81a3      	strh	r3, [r4, #12]
 800335c:	89a3      	ldrh	r3, [r4, #12]
 800335e:	431d      	orrs	r5, r3
 8003360:	81a5      	strh	r5, [r4, #12]
 8003362:	e7cf      	b.n	8003304 <__smakebuf_r+0x18>

08003364 <_fstat_r>:
 8003364:	b538      	push	{r3, r4, r5, lr}
 8003366:	4d07      	ldr	r5, [pc, #28]	@ (8003384 <_fstat_r+0x20>)
 8003368:	2300      	movs	r3, #0
 800336a:	4604      	mov	r4, r0
 800336c:	4608      	mov	r0, r1
 800336e:	4611      	mov	r1, r2
 8003370:	602b      	str	r3, [r5, #0]
 8003372:	f7fd fca3 	bl	8000cbc <_fstat>
 8003376:	1c43      	adds	r3, r0, #1
 8003378:	d102      	bne.n	8003380 <_fstat_r+0x1c>
 800337a:	682b      	ldr	r3, [r5, #0]
 800337c:	b103      	cbz	r3, 8003380 <_fstat_r+0x1c>
 800337e:	6023      	str	r3, [r4, #0]
 8003380:	bd38      	pop	{r3, r4, r5, pc}
 8003382:	bf00      	nop
 8003384:	200002c4 	.word	0x200002c4

08003388 <_isatty_r>:
 8003388:	b538      	push	{r3, r4, r5, lr}
 800338a:	4d06      	ldr	r5, [pc, #24]	@ (80033a4 <_isatty_r+0x1c>)
 800338c:	2300      	movs	r3, #0
 800338e:	4604      	mov	r4, r0
 8003390:	4608      	mov	r0, r1
 8003392:	602b      	str	r3, [r5, #0]
 8003394:	f7fd fc93 	bl	8000cbe <_isatty>
 8003398:	1c43      	adds	r3, r0, #1
 800339a:	d102      	bne.n	80033a2 <_isatty_r+0x1a>
 800339c:	682b      	ldr	r3, [r5, #0]
 800339e:	b103      	cbz	r3, 80033a2 <_isatty_r+0x1a>
 80033a0:	6023      	str	r3, [r4, #0]
 80033a2:	bd38      	pop	{r3, r4, r5, pc}
 80033a4:	200002c4 	.word	0x200002c4

080033a8 <_sbrk_r>:
 80033a8:	b538      	push	{r3, r4, r5, lr}
 80033aa:	4d06      	ldr	r5, [pc, #24]	@ (80033c4 <_sbrk_r+0x1c>)
 80033ac:	2300      	movs	r3, #0
 80033ae:	4604      	mov	r4, r0
 80033b0:	4608      	mov	r0, r1
 80033b2:	602b      	str	r3, [r5, #0]
 80033b4:	f000 f808 	bl	80033c8 <_sbrk>
 80033b8:	1c43      	adds	r3, r0, #1
 80033ba:	d102      	bne.n	80033c2 <_sbrk_r+0x1a>
 80033bc:	682b      	ldr	r3, [r5, #0]
 80033be:	b103      	cbz	r3, 80033c2 <_sbrk_r+0x1a>
 80033c0:	6023      	str	r3, [r4, #0]
 80033c2:	bd38      	pop	{r3, r4, r5, pc}
 80033c4:	200002c4 	.word	0x200002c4

080033c8 <_sbrk>:
 80033c8:	4a04      	ldr	r2, [pc, #16]	@ (80033dc <_sbrk+0x14>)
 80033ca:	6811      	ldr	r1, [r2, #0]
 80033cc:	4603      	mov	r3, r0
 80033ce:	b909      	cbnz	r1, 80033d4 <_sbrk+0xc>
 80033d0:	4903      	ldr	r1, [pc, #12]	@ (80033e0 <_sbrk+0x18>)
 80033d2:	6011      	str	r1, [r2, #0]
 80033d4:	6810      	ldr	r0, [r2, #0]
 80033d6:	4403      	add	r3, r0
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	4770      	bx	lr
 80033dc:	200002d4 	.word	0x200002d4
 80033e0:	200002d8 	.word	0x200002d8

080033e4 <_init>:
 80033e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033e6:	bf00      	nop
 80033e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ea:	bc08      	pop	{r3}
 80033ec:	469e      	mov	lr, r3
 80033ee:	4770      	bx	lr

080033f0 <_fini>:
 80033f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033f2:	bf00      	nop
 80033f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033f6:	bc08      	pop	{r3}
 80033f8:	469e      	mov	lr, r3
 80033fa:	4770      	bx	lr
