$date
	Wed Apr 27 16:30:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module priority_encoder_tb $end
$var wire 1 ! data_valid_tb $end
$var wire 4 " BCD_out_tb [3:0] $end
$var reg 1 # enable_n_tb $end
$var reg 10 $ keypad_tb [9:0] $end
$scope module uut $end
$var wire 1 ! data_valid $end
$var wire 1 # enable_n $end
$var wire 10 % keypad [9:0] $end
$var reg 4 & BCD_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz &
bx %
bx $
1#
bz "
0!
$end
#10000
b0 $
b0 %
#20000
b1001010101 $
b1001010101 %
#30000
b0 $
b0 %
#40000
b101101010 $
b101101010 %
#50000
b111 $
b111 %
#60000
1!
b10 "
b10 &
0#
#70000
b1001 "
b1001 &
b1001010101 $
b1001010101 %
#80000
b1000 "
b1000 &
b101101010 $
b101101010 %
#90000
bx "
bx &
0!
b0 $
b0 %
#100000
b10 "
b10 &
1!
b111 $
b111 %
#110000
bx "
bx &
0!
b0 $
b0 %
#120000
