
CAN_CAN_EXAMPLE_repeat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008328  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000009d4  20070000  00088328  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          0000078c  200709d8  00088d00  000209d4  2**3
                  ALLOC
  3 .stack        00002004  20071164  0008948c  000209d4  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  000209d4  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000209fd  2**0
                  CONTENTS, READONLY
  6 .debug_info   00019527  00000000  00000000  00020a56  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002d5f  00000000  00000000  00039f7d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00008874  00000000  00000000  0003ccdc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ec8  00000000  00000000  00045550  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000db0  00000000  00000000  00046418  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a91c  00000000  00000000  000471c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ec48  00000000  00000000  00061ae4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006ea40  00000000  00000000  0007072c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004b94  00000000  00000000  000df16c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	68 31 07 20 19 4c 08 00 11 4c 08 00 11 4c 08 00     h1. .L...L...L..
   80010:	11 4c 08 00 11 4c 08 00 11 4c 08 00 00 00 00 00     .L...L...L......
	...
   8002c:	11 4c 08 00 11 4c 08 00 00 00 00 00 11 4c 08 00     .L...L.......L..
   8003c:	11 4c 08 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .L...L...L...L..
   8004c:	11 4c 08 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .L...L...L...L..
   8005c:	11 4c 08 00 11 4c 08 00 11 4c 08 00 00 00 00 00     .L...L...L......
   8006c:	0d 46 08 00 25 46 08 00 3d 46 08 00 55 46 08 00     .F..%F..=F..UF..
	...
   80084:	11 4c 08 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .L...L...L...L..
   80094:	11 4c 08 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .L...L...L...L..
   800a4:	00 00 00 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .....L...L...L..
   800b4:	11 4c 08 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .L...L...L...L..
   800c4:	11 4c 08 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .L...L...L...L..
   800d4:	11 4c 08 00 11 4c 08 00 11 4c 08 00 11 4c 08 00     .L...L...L...L..
   800e4:	11 4c 08 00 11 4c 08 00 49 54 08 00 29 54 08 00     .L...L..IT..)T..

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709d8 	.word	0x200709d8
   80110:	00000000 	.word	0x00000000
   80114:	00088328 	.word	0x00088328

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00088328 	.word	0x00088328
   80154:	200709dc 	.word	0x200709dc
   80158:	00088328 	.word	0x00088328
   8015c:	00000000 	.word	0x00000000

00080160 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80160:	b580      	push	{r7, lr}
   80162:	b082      	sub	sp, #8
   80164:	af00      	add	r7, sp, #0
   80166:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80168:	687b      	ldr	r3, [r7, #4]
   8016a:	2b07      	cmp	r3, #7
   8016c:	d831      	bhi.n	801d2 <osc_enable+0x72>
   8016e:	a201      	add	r2, pc, #4	; (adr r2, 80174 <osc_enable+0x14>)
   80170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80174:	000801d1 	.word	0x000801d1
   80178:	00080195 	.word	0x00080195
   8017c:	0008019d 	.word	0x0008019d
   80180:	000801a5 	.word	0x000801a5
   80184:	000801ad 	.word	0x000801ad
   80188:	000801b5 	.word	0x000801b5
   8018c:	000801bd 	.word	0x000801bd
   80190:	000801c7 	.word	0x000801c7
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   80194:	2000      	movs	r0, #0
   80196:	4b11      	ldr	r3, [pc, #68]	; (801dc <osc_enable+0x7c>)
   80198:	4798      	blx	r3
		break;
   8019a:	e01a      	b.n	801d2 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   8019c:	2001      	movs	r0, #1
   8019e:	4b0f      	ldr	r3, [pc, #60]	; (801dc <osc_enable+0x7c>)
   801a0:	4798      	blx	r3
		break;
   801a2:	e016      	b.n	801d2 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   801a4:	2000      	movs	r0, #0
   801a6:	4b0e      	ldr	r3, [pc, #56]	; (801e0 <osc_enable+0x80>)
   801a8:	4798      	blx	r3
		break;
   801aa:	e012      	b.n	801d2 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   801ac:	2010      	movs	r0, #16
   801ae:	4b0c      	ldr	r3, [pc, #48]	; (801e0 <osc_enable+0x80>)
   801b0:	4798      	blx	r3
		break;
   801b2:	e00e      	b.n	801d2 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   801b4:	2020      	movs	r0, #32
   801b6:	4b0a      	ldr	r3, [pc, #40]	; (801e0 <osc_enable+0x80>)
   801b8:	4798      	blx	r3
		break;
   801ba:	e00a      	b.n	801d2 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   801bc:	213e      	movs	r1, #62	; 0x3e
   801be:	2000      	movs	r0, #0
   801c0:	4b08      	ldr	r3, [pc, #32]	; (801e4 <osc_enable+0x84>)
   801c2:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
   801c4:	e005      	b.n	801d2 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   801c6:	213e      	movs	r1, #62	; 0x3e
   801c8:	2001      	movs	r0, #1
   801ca:	4b06      	ldr	r3, [pc, #24]	; (801e4 <osc_enable+0x84>)
   801cc:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
   801ce:	e000      	b.n	801d2 <osc_enable+0x72>
		break;
   801d0:	bf00      	nop
	}
}
   801d2:	bf00      	nop
   801d4:	3708      	adds	r7, #8
   801d6:	46bd      	mov	sp, r7
   801d8:	bd80      	pop	{r7, pc}
   801da:	bf00      	nop
   801dc:	000846ed 	.word	0x000846ed
   801e0:	00084759 	.word	0x00084759
   801e4:	000847c9 	.word	0x000847c9

000801e8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   801e8:	b580      	push	{r7, lr}
   801ea:	b082      	sub	sp, #8
   801ec:	af00      	add	r7, sp, #0
   801ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   801f0:	687b      	ldr	r3, [r7, #4]
   801f2:	2b07      	cmp	r3, #7
   801f4:	d826      	bhi.n	80244 <osc_is_ready+0x5c>
   801f6:	a201      	add	r2, pc, #4	; (adr r2, 801fc <osc_is_ready+0x14>)
   801f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   801fc:	0008021d 	.word	0x0008021d
   80200:	00080221 	.word	0x00080221
   80204:	00080221 	.word	0x00080221
   80208:	00080233 	.word	0x00080233
   8020c:	00080233 	.word	0x00080233
   80210:	00080233 	.word	0x00080233
   80214:	00080233 	.word	0x00080233
   80218:	00080233 	.word	0x00080233
	case OSC_SLCK_32K_RC:
		return 1;
   8021c:	2301      	movs	r3, #1
   8021e:	e012      	b.n	80246 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   80220:	4b0b      	ldr	r3, [pc, #44]	; (80250 <osc_is_ready+0x68>)
   80222:	4798      	blx	r3
   80224:	4603      	mov	r3, r0
   80226:	2b00      	cmp	r3, #0
   80228:	bf14      	ite	ne
   8022a:	2301      	movne	r3, #1
   8022c:	2300      	moveq	r3, #0
   8022e:	b2db      	uxtb	r3, r3
   80230:	e009      	b.n	80246 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80232:	4b08      	ldr	r3, [pc, #32]	; (80254 <osc_is_ready+0x6c>)
   80234:	4798      	blx	r3
   80236:	4603      	mov	r3, r0
   80238:	2b00      	cmp	r3, #0
   8023a:	bf14      	ite	ne
   8023c:	2301      	movne	r3, #1
   8023e:	2300      	moveq	r3, #0
   80240:	b2db      	uxtb	r3, r3
   80242:	e000      	b.n	80246 <osc_is_ready+0x5e>
	}

	return 0;
   80244:	2300      	movs	r3, #0
}
   80246:	4618      	mov	r0, r3
   80248:	3708      	adds	r7, #8
   8024a:	46bd      	mov	sp, r7
   8024c:	bd80      	pop	{r7, pc}
   8024e:	bf00      	nop
   80250:	00084725 	.word	0x00084725
   80254:	00084841 	.word	0x00084841

00080258 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80258:	b480      	push	{r7}
   8025a:	b083      	sub	sp, #12
   8025c:	af00      	add	r7, sp, #0
   8025e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80260:	687b      	ldr	r3, [r7, #4]
   80262:	2b07      	cmp	r3, #7
   80264:	d825      	bhi.n	802b2 <osc_get_rate+0x5a>
   80266:	a201      	add	r2, pc, #4	; (adr r2, 8026c <osc_get_rate+0x14>)
   80268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8026c:	0008028d 	.word	0x0008028d
   80270:	00080293 	.word	0x00080293
   80274:	00080299 	.word	0x00080299
   80278:	0008029f 	.word	0x0008029f
   8027c:	000802a3 	.word	0x000802a3
   80280:	000802a7 	.word	0x000802a7
   80284:	000802ab 	.word	0x000802ab
   80288:	000802af 	.word	0x000802af
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   8028c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80290:	e010      	b.n	802b4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80296:	e00d      	b.n	802b4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80298:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8029c:	e00a      	b.n	802b4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8029e:	4b08      	ldr	r3, [pc, #32]	; (802c0 <osc_get_rate+0x68>)
   802a0:	e008      	b.n	802b4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   802a2:	4b08      	ldr	r3, [pc, #32]	; (802c4 <osc_get_rate+0x6c>)
   802a4:	e006      	b.n	802b4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   802a6:	4b08      	ldr	r3, [pc, #32]	; (802c8 <osc_get_rate+0x70>)
   802a8:	e004      	b.n	802b4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   802aa:	4b07      	ldr	r3, [pc, #28]	; (802c8 <osc_get_rate+0x70>)
   802ac:	e002      	b.n	802b4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   802ae:	4b06      	ldr	r3, [pc, #24]	; (802c8 <osc_get_rate+0x70>)
   802b0:	e000      	b.n	802b4 <osc_get_rate+0x5c>
	}

	return 0;
   802b2:	2300      	movs	r3, #0
}
   802b4:	4618      	mov	r0, r3
   802b6:	370c      	adds	r7, #12
   802b8:	46bd      	mov	sp, r7
   802ba:	bc80      	pop	{r7}
   802bc:	4770      	bx	lr
   802be:	bf00      	nop
   802c0:	003d0900 	.word	0x003d0900
   802c4:	007a1200 	.word	0x007a1200
   802c8:	00b71b00 	.word	0x00b71b00

000802cc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   802cc:	b580      	push	{r7, lr}
   802ce:	b082      	sub	sp, #8
   802d0:	af00      	add	r7, sp, #0
   802d2:	4603      	mov	r3, r0
   802d4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   802d6:	bf00      	nop
   802d8:	79fb      	ldrb	r3, [r7, #7]
   802da:	4618      	mov	r0, r3
   802dc:	4b05      	ldr	r3, [pc, #20]	; (802f4 <osc_wait_ready+0x28>)
   802de:	4798      	blx	r3
   802e0:	4603      	mov	r3, r0
   802e2:	f083 0301 	eor.w	r3, r3, #1
   802e6:	b2db      	uxtb	r3, r3
   802e8:	2b00      	cmp	r3, #0
   802ea:	d1f5      	bne.n	802d8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   802ec:	bf00      	nop
   802ee:	3708      	adds	r7, #8
   802f0:	46bd      	mov	sp, r7
   802f2:	bd80      	pop	{r7, pc}
   802f4:	000801e9 	.word	0x000801e9

000802f8 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   802f8:	b580      	push	{r7, lr}
   802fa:	b086      	sub	sp, #24
   802fc:	af00      	add	r7, sp, #0
   802fe:	60f8      	str	r0, [r7, #12]
   80300:	607a      	str	r2, [r7, #4]
   80302:	603b      	str	r3, [r7, #0]
   80304:	460b      	mov	r3, r1
   80306:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   80308:	687b      	ldr	r3, [r7, #4]
   8030a:	2b00      	cmp	r3, #0
   8030c:	d107      	bne.n	8031e <pll_config_init+0x26>
   8030e:	683b      	ldr	r3, [r7, #0]
   80310:	2b00      	cmp	r3, #0
   80312:	d104      	bne.n	8031e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   80314:	68fb      	ldr	r3, [r7, #12]
   80316:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   8031a:	601a      	str	r2, [r3, #0]
   8031c:	e019      	b.n	80352 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   8031e:	7afb      	ldrb	r3, [r7, #11]
   80320:	4618      	mov	r0, r3
   80322:	4b0e      	ldr	r3, [pc, #56]	; (8035c <pll_config_init+0x64>)
   80324:	4798      	blx	r3
   80326:	4602      	mov	r2, r0
   80328:	687b      	ldr	r3, [r7, #4]
   8032a:	fbb2 f3f3 	udiv	r3, r2, r3
   8032e:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   80330:	697b      	ldr	r3, [r7, #20]
   80332:	683a      	ldr	r2, [r7, #0]
   80334:	fb02 f303 	mul.w	r3, r2, r3
   80338:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   8033a:	683b      	ldr	r3, [r7, #0]
   8033c:	3b01      	subs	r3, #1
   8033e:	041a      	lsls	r2, r3, #16
   80340:	4b07      	ldr	r3, [pc, #28]	; (80360 <pll_config_init+0x68>)
   80342:	4013      	ands	r3, r2
   80344:	687a      	ldr	r2, [r7, #4]
   80346:	b2d2      	uxtb	r2, r2
   80348:	4313      	orrs	r3, r2
   8034a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   8034e:	68fb      	ldr	r3, [r7, #12]
   80350:	601a      	str	r2, [r3, #0]
	}
}
   80352:	bf00      	nop
   80354:	3718      	adds	r7, #24
   80356:	46bd      	mov	sp, r7
   80358:	bd80      	pop	{r7, pc}
   8035a:	bf00      	nop
   8035c:	00080259 	.word	0x00080259
   80360:	07ff0000 	.word	0x07ff0000

00080364 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   80364:	b580      	push	{r7, lr}
   80366:	b082      	sub	sp, #8
   80368:	af00      	add	r7, sp, #0
   8036a:	6078      	str	r0, [r7, #4]
   8036c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   8036e:	683b      	ldr	r3, [r7, #0]
   80370:	2b00      	cmp	r3, #0
   80372:	d108      	bne.n	80386 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80374:	4b09      	ldr	r3, [pc, #36]	; (8039c <pll_enable+0x38>)
   80376:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80378:	4a09      	ldr	r2, [pc, #36]	; (803a0 <pll_enable+0x3c>)
   8037a:	687b      	ldr	r3, [r7, #4]
   8037c:	681b      	ldr	r3, [r3, #0]
   8037e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80382:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   80384:	e005      	b.n	80392 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80386:	4a06      	ldr	r2, [pc, #24]	; (803a0 <pll_enable+0x3c>)
   80388:	687b      	ldr	r3, [r7, #4]
   8038a:	681b      	ldr	r3, [r3, #0]
   8038c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80390:	61d3      	str	r3, [r2, #28]
}
   80392:	bf00      	nop
   80394:	3708      	adds	r7, #8
   80396:	46bd      	mov	sp, r7
   80398:	bd80      	pop	{r7, pc}
   8039a:	bf00      	nop
   8039c:	00084859 	.word	0x00084859
   803a0:	400e0600 	.word	0x400e0600

000803a4 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   803a4:	b580      	push	{r7, lr}
   803a6:	b082      	sub	sp, #8
   803a8:	af00      	add	r7, sp, #0
   803aa:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   803ac:	687b      	ldr	r3, [r7, #4]
   803ae:	2b00      	cmp	r3, #0
   803b0:	d103      	bne.n	803ba <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   803b2:	4b05      	ldr	r3, [pc, #20]	; (803c8 <pll_is_locked+0x24>)
   803b4:	4798      	blx	r3
   803b6:	4603      	mov	r3, r0
   803b8:	e002      	b.n	803c0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   803ba:	4b04      	ldr	r3, [pc, #16]	; (803cc <pll_is_locked+0x28>)
   803bc:	4798      	blx	r3
   803be:	4603      	mov	r3, r0
	}
}
   803c0:	4618      	mov	r0, r3
   803c2:	3708      	adds	r7, #8
   803c4:	46bd      	mov	sp, r7
   803c6:	bd80      	pop	{r7, pc}
   803c8:	00084871 	.word	0x00084871
   803cc:	00084889 	.word	0x00084889

000803d0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   803d0:	b580      	push	{r7, lr}
   803d2:	b082      	sub	sp, #8
   803d4:	af00      	add	r7, sp, #0
   803d6:	4603      	mov	r3, r0
   803d8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   803da:	79fb      	ldrb	r3, [r7, #7]
   803dc:	3b03      	subs	r3, #3
   803de:	2b04      	cmp	r3, #4
   803e0:	d808      	bhi.n	803f4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   803e2:	79fb      	ldrb	r3, [r7, #7]
   803e4:	4618      	mov	r0, r3
   803e6:	4b06      	ldr	r3, [pc, #24]	; (80400 <pll_enable_source+0x30>)
   803e8:	4798      	blx	r3
		osc_wait_ready(e_src);
   803ea:	79fb      	ldrb	r3, [r7, #7]
   803ec:	4618      	mov	r0, r3
   803ee:	4b05      	ldr	r3, [pc, #20]	; (80404 <pll_enable_source+0x34>)
   803f0:	4798      	blx	r3
		break;
   803f2:	e000      	b.n	803f6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   803f4:	bf00      	nop
	}
}
   803f6:	bf00      	nop
   803f8:	3708      	adds	r7, #8
   803fa:	46bd      	mov	sp, r7
   803fc:	bd80      	pop	{r7, pc}
   803fe:	bf00      	nop
   80400:	00080161 	.word	0x00080161
   80404:	000802cd 	.word	0x000802cd

00080408 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   80408:	b580      	push	{r7, lr}
   8040a:	b082      	sub	sp, #8
   8040c:	af00      	add	r7, sp, #0
   8040e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80410:	bf00      	nop
   80412:	6878      	ldr	r0, [r7, #4]
   80414:	4b04      	ldr	r3, [pc, #16]	; (80428 <pll_wait_for_lock+0x20>)
   80416:	4798      	blx	r3
   80418:	4603      	mov	r3, r0
   8041a:	2b00      	cmp	r3, #0
   8041c:	d0f9      	beq.n	80412 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   8041e:	2300      	movs	r3, #0
}
   80420:	4618      	mov	r0, r3
   80422:	3708      	adds	r7, #8
   80424:	46bd      	mov	sp, r7
   80426:	bd80      	pop	{r7, pc}
   80428:	000803a5 	.word	0x000803a5

0008042c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   8042c:	b580      	push	{r7, lr}
   8042e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   80430:	2006      	movs	r0, #6
   80432:	4b04      	ldr	r3, [pc, #16]	; (80444 <sysclk_get_main_hz+0x18>)
   80434:	4798      	blx	r3
   80436:	4602      	mov	r2, r0
   80438:	4613      	mov	r3, r2
   8043a:	00db      	lsls	r3, r3, #3
   8043c:	1a9b      	subs	r3, r3, r2
   8043e:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80440:	4618      	mov	r0, r3
   80442:	bd80      	pop	{r7, pc}
   80444:	00080259 	.word	0x00080259

00080448 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   80448:	b580      	push	{r7, lr}
   8044a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   8044c:	4b02      	ldr	r3, [pc, #8]	; (80458 <sysclk_get_cpu_hz+0x10>)
   8044e:	4798      	blx	r3
   80450:	4603      	mov	r3, r0
   80452:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   80454:	4618      	mov	r0, r3
   80456:	bd80      	pop	{r7, pc}
   80458:	0008042d 	.word	0x0008042d

0008045c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8045c:	b590      	push	{r4, r7, lr}
   8045e:	b083      	sub	sp, #12
   80460:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80462:	4811      	ldr	r0, [pc, #68]	; (804a8 <sysclk_init+0x4c>)
   80464:	4b11      	ldr	r3, [pc, #68]	; (804ac <sysclk_init+0x50>)
   80466:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   80468:	2006      	movs	r0, #6
   8046a:	4b11      	ldr	r3, [pc, #68]	; (804b0 <sysclk_init+0x54>)
   8046c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   8046e:	1d38      	adds	r0, r7, #4
   80470:	230e      	movs	r3, #14
   80472:	2201      	movs	r2, #1
   80474:	2106      	movs	r1, #6
   80476:	4c0f      	ldr	r4, [pc, #60]	; (804b4 <sysclk_init+0x58>)
   80478:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   8047a:	1d3b      	adds	r3, r7, #4
   8047c:	2100      	movs	r1, #0
   8047e:	4618      	mov	r0, r3
   80480:	4b0d      	ldr	r3, [pc, #52]	; (804b8 <sysclk_init+0x5c>)
   80482:	4798      	blx	r3
		pll_wait_for_lock(0);
   80484:	2000      	movs	r0, #0
   80486:	4b0d      	ldr	r3, [pc, #52]	; (804bc <sysclk_init+0x60>)
   80488:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8048a:	2010      	movs	r0, #16
   8048c:	4b0c      	ldr	r3, [pc, #48]	; (804c0 <sysclk_init+0x64>)
   8048e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80490:	4b0c      	ldr	r3, [pc, #48]	; (804c4 <sysclk_init+0x68>)
   80492:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80494:	4b0c      	ldr	r3, [pc, #48]	; (804c8 <sysclk_init+0x6c>)
   80496:	4798      	blx	r3
   80498:	4603      	mov	r3, r0
   8049a:	4618      	mov	r0, r3
   8049c:	4b03      	ldr	r3, [pc, #12]	; (804ac <sysclk_init+0x50>)
   8049e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   804a0:	bf00      	nop
   804a2:	370c      	adds	r7, #12
   804a4:	46bd      	mov	sp, r7
   804a6:	bd90      	pop	{r4, r7, pc}
   804a8:	0501bd00 	.word	0x0501bd00
   804ac:	200700d1 	.word	0x200700d1
   804b0:	000803d1 	.word	0x000803d1
   804b4:	000802f9 	.word	0x000802f9
   804b8:	00080365 	.word	0x00080365
   804bc:	00080409 	.word	0x00080409
   804c0:	0008466d 	.word	0x0008466d
   804c4:	00084cc1 	.word	0x00084cc1
   804c8:	00080449 	.word	0x00080449

000804cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   804cc:	b580      	push	{r7, lr}
   804ce:	b086      	sub	sp, #24
   804d0:	af00      	add	r7, sp, #0
   804d2:	60f8      	str	r0, [r7, #12]
   804d4:	60b9      	str	r1, [r7, #8]
   804d6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   804d8:	2300      	movs	r3, #0
   804da:	617b      	str	r3, [r7, #20]

	if (file != 0) {
   804dc:	68fb      	ldr	r3, [r7, #12]
   804de:	2b00      	cmp	r3, #0
   804e0:	d012      	beq.n	80508 <_read+0x3c>
		return -1;
   804e2:	f04f 33ff 	mov.w	r3, #4294967295
   804e6:	e013      	b.n	80510 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   804e8:	4b0b      	ldr	r3, [pc, #44]	; (80518 <_read+0x4c>)
   804ea:	681b      	ldr	r3, [r3, #0]
   804ec:	4a0b      	ldr	r2, [pc, #44]	; (8051c <_read+0x50>)
   804ee:	6812      	ldr	r2, [r2, #0]
   804f0:	68b9      	ldr	r1, [r7, #8]
   804f2:	4610      	mov	r0, r2
   804f4:	4798      	blx	r3
		ptr++;
   804f6:	68bb      	ldr	r3, [r7, #8]
   804f8:	3301      	adds	r3, #1
   804fa:	60bb      	str	r3, [r7, #8]
		nChars++;
   804fc:	697b      	ldr	r3, [r7, #20]
   804fe:	3301      	adds	r3, #1
   80500:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
   80502:	687b      	ldr	r3, [r7, #4]
   80504:	3b01      	subs	r3, #1
   80506:	607b      	str	r3, [r7, #4]
   80508:	687b      	ldr	r3, [r7, #4]
   8050a:	2b00      	cmp	r3, #0
   8050c:	dcec      	bgt.n	804e8 <_read+0x1c>
	}
	return nChars;
   8050e:	697b      	ldr	r3, [r7, #20]
}
   80510:	4618      	mov	r0, r3
   80512:	3718      	adds	r7, #24
   80514:	46bd      	mov	sp, r7
   80516:	bd80      	pop	{r7, pc}
   80518:	20070c54 	.word	0x20070c54
   8051c:	20070c5c 	.word	0x20070c5c

00080520 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80520:	b580      	push	{r7, lr}
   80522:	b086      	sub	sp, #24
   80524:	af00      	add	r7, sp, #0
   80526:	60f8      	str	r0, [r7, #12]
   80528:	60b9      	str	r1, [r7, #8]
   8052a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   8052c:	2300      	movs	r3, #0
   8052e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
   80530:	68fb      	ldr	r3, [r7, #12]
   80532:	2b01      	cmp	r3, #1
   80534:	d01e      	beq.n	80574 <_write+0x54>
   80536:	68fb      	ldr	r3, [r7, #12]
   80538:	2b02      	cmp	r3, #2
   8053a:	d01b      	beq.n	80574 <_write+0x54>
   8053c:	68fb      	ldr	r3, [r7, #12]
   8053e:	2b03      	cmp	r3, #3
   80540:	d018      	beq.n	80574 <_write+0x54>
		return -1;
   80542:	f04f 33ff 	mov.w	r3, #4294967295
   80546:	e019      	b.n	8057c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80548:	4b0e      	ldr	r3, [pc, #56]	; (80584 <_write+0x64>)
   8054a:	681a      	ldr	r2, [r3, #0]
   8054c:	4b0e      	ldr	r3, [pc, #56]	; (80588 <_write+0x68>)
   8054e:	6818      	ldr	r0, [r3, #0]
   80550:	68bb      	ldr	r3, [r7, #8]
   80552:	1c59      	adds	r1, r3, #1
   80554:	60b9      	str	r1, [r7, #8]
   80556:	781b      	ldrb	r3, [r3, #0]
   80558:	4619      	mov	r1, r3
   8055a:	4790      	blx	r2
   8055c:	4603      	mov	r3, r0
   8055e:	2b00      	cmp	r3, #0
   80560:	da02      	bge.n	80568 <_write+0x48>
			return -1;
   80562:	f04f 33ff 	mov.w	r3, #4294967295
   80566:	e009      	b.n	8057c <_write+0x5c>
		}
		++nChars;
   80568:	697b      	ldr	r3, [r7, #20]
   8056a:	3301      	adds	r3, #1
   8056c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
   8056e:	687b      	ldr	r3, [r7, #4]
   80570:	3b01      	subs	r3, #1
   80572:	607b      	str	r3, [r7, #4]
   80574:	687b      	ldr	r3, [r7, #4]
   80576:	2b00      	cmp	r3, #0
   80578:	d1e6      	bne.n	80548 <_write+0x28>
	}
	return nChars;
   8057a:	697b      	ldr	r3, [r7, #20]
}
   8057c:	4618      	mov	r0, r3
   8057e:	3718      	adds	r7, #24
   80580:	46bd      	mov	sp, r7
   80582:	bd80      	pop	{r7, pc}
   80584:	20070c58 	.word	0x20070c58
   80588:	20070c5c 	.word	0x20070c5c

0008058c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   8058c:	b580      	push	{r7, lr}
   8058e:	b082      	sub	sp, #8
   80590:	af00      	add	r7, sp, #0
   80592:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80594:	6878      	ldr	r0, [r7, #4]
   80596:	4b03      	ldr	r3, [pc, #12]	; (805a4 <sysclk_enable_peripheral_clock+0x18>)
   80598:	4798      	blx	r3
}
   8059a:	bf00      	nop
   8059c:	3708      	adds	r7, #8
   8059e:	46bd      	mov	sp, r7
   805a0:	bd80      	pop	{r7, pc}
   805a2:	bf00      	nop
   805a4:	000848a1 	.word	0x000848a1

000805a8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   805a8:	b580      	push	{r7, lr}
   805aa:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
   805ac:	200b      	movs	r0, #11
   805ae:	4b06      	ldr	r3, [pc, #24]	; (805c8 <ioport_init+0x20>)
   805b0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
   805b2:	200c      	movs	r0, #12
   805b4:	4b04      	ldr	r3, [pc, #16]	; (805c8 <ioport_init+0x20>)
   805b6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
   805b8:	200d      	movs	r0, #13
   805ba:	4b03      	ldr	r3, [pc, #12]	; (805c8 <ioport_init+0x20>)
   805bc:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
   805be:	200e      	movs	r0, #14
   805c0:	4b01      	ldr	r3, [pc, #4]	; (805c8 <ioport_init+0x20>)
   805c2:	4798      	blx	r3
	arch_ioport_init();
}
   805c4:	bf00      	nop
   805c6:	bd80      	pop	{r7, pc}
   805c8:	0008058d 	.word	0x0008058d

000805cc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   805cc:	b580      	push	{r7, lr}
   805ce:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   805d0:	4b1b      	ldr	r3, [pc, #108]	; (80640 <board_init+0x74>)
   805d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   805d6:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
   805d8:	4b1a      	ldr	r3, [pc, #104]	; (80644 <board_init+0x78>)
   805da:	4798      	blx	r3

	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   805dc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805e0:	2057      	movs	r0, #87	; 0x57
   805e2:	4b19      	ldr	r3, [pc, #100]	; (80648 <board_init+0x7c>)
   805e4:	4798      	blx	r3
	//gpio_set_pin_high(LED3_GPIO); /* Turned on by default */

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   805e6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805ea:	203b      	movs	r0, #59	; 0x3b
   805ec:	4b16      	ldr	r3, [pc, #88]	; (80648 <board_init+0x7c>)
   805ee:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   805f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805f4:	2055      	movs	r0, #85	; 0x55
   805f6:	4b14      	ldr	r3, [pc, #80]	; (80648 <board_init+0x7c>)
   805f8:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   805fa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805fe:	2056      	movs	r0, #86	; 0x56
   80600:	4b11      	ldr	r3, [pc, #68]	; (80648 <board_init+0x7c>)
   80602:	4798      	blx	r3
	//gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
	//gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80604:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80608:	f44f 7140 	mov.w	r1, #768	; 0x300
   8060c:	480f      	ldr	r0, [pc, #60]	; (8064c <board_init+0x80>)
   8060e:	4b10      	ldr	r3, [pc, #64]	; (80650 <board_init+0x84>)
   80610:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   80612:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80616:	2001      	movs	r0, #1
   80618:	4b0b      	ldr	r3, [pc, #44]	; (80648 <board_init+0x7c>)
   8061a:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   8061c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80620:	2000      	movs	r0, #0
   80622:	4b09      	ldr	r3, [pc, #36]	; (80648 <board_init+0x7c>)
   80624:	4798      	blx	r3
	//gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   80626:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8062a:	202f      	movs	r0, #47	; 0x2f
   8062c:	4b06      	ldr	r3, [pc, #24]	; (80648 <board_init+0x7c>)
   8062e:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   80630:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80634:	202e      	movs	r0, #46	; 0x2e
   80636:	4b04      	ldr	r3, [pc, #16]	; (80648 <board_init+0x7c>)
   80638:	4798      	blx	r3
	gpio_configure_pin(PIN_HSMCI_MCDA7_GPIO, PIN_HSMCI_MCDA7_FLAGS);

	/* Configure SD/MMC card detect pin */
	gpio_configure_pin(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif
}
   8063a:	bf00      	nop
   8063c:	bd80      	pop	{r7, pc}
   8063e:	bf00      	nop
   80640:	400e1a50 	.word	0x400e1a50
   80644:	000805a9 	.word	0x000805a9
   80648:	00084319 	.word	0x00084319
   8064c:	400e0e00 	.word	0x400e0e00
   80650:	00084451 	.word	0x00084451

00080654 <vTimeBaseManagementInit>:
/* Private function prototypes ---------------------------------------------- */
/* Private functions -------------------------------------------------------- */
/* Exported functions ------------------------------------------------------- */

void vTimeBaseManagementInit( uint32_t ulInitValue980, uint32_t ulInitValue940 )
{
   80654:	b580      	push	{r7, lr}
   80656:	b084      	sub	sp, #16
   80658:	af00      	add	r7, sp, #0
   8065a:	6078      	str	r0, [r7, #4]
   8065c:	6039      	str	r1, [r7, #0]
    for( eTimeBaseID_t eTimeBaseID = ( eTimeBaseID_t )0; eTimeBaseID < eNumberOfTimeBases; eTimeBaseID++ )
   8065e:	2300      	movs	r3, #0
   80660:	73fb      	strb	r3, [r7, #15]
   80662:	e006      	b.n	80672 <vTimeBaseManagementInit+0x1e>
    {
        vTimeBaseManagementResetTick( eTimeBaseID );
   80664:	7bfb      	ldrb	r3, [r7, #15]
   80666:	4618      	mov	r0, r3
   80668:	4b09      	ldr	r3, [pc, #36]	; (80690 <vTimeBaseManagementInit+0x3c>)
   8066a:	4798      	blx	r3
    for( eTimeBaseID_t eTimeBaseID = ( eTimeBaseID_t )0; eTimeBaseID < eNumberOfTimeBases; eTimeBaseID++ )
   8066c:	7bfb      	ldrb	r3, [r7, #15]
   8066e:	3301      	adds	r3, #1
   80670:	73fb      	strb	r3, [r7, #15]
   80672:	7bfb      	ldrb	r3, [r7, #15]
   80674:	2b0c      	cmp	r3, #12
   80676:	d9f5      	bls.n	80664 <vTimeBaseManagementInit+0x10>
		
	//	vTimeBaseManagementResetTick( eChronometer980TimeBase );
		
	//	vTimeBaseManagementResetTick( eChronometer1545TimeBase );
		
		xprvMpbTimeBase[eChronometer980TimeBase].ulMs = ulInitValue980;
   80678:	4a06      	ldr	r2, [pc, #24]	; (80694 <vTimeBaseManagementInit+0x40>)
   8067a:	687b      	ldr	r3, [r7, #4]
   8067c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	
		xprvMpbTimeBase[eChronometer1545TimeBase].ulMs  = ulInitValue940;
   80680:	4a04      	ldr	r2, [pc, #16]	; (80694 <vTimeBaseManagementInit+0x40>)
   80682:	683b      	ldr	r3, [r7, #0]
   80684:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
		
}
   80688:	bf00      	nop
   8068a:	3710      	adds	r7, #16
   8068c:	46bd      	mov	sp, r7
   8068e:	bd80      	pop	{r7, pc}
   80690:	00080699 	.word	0x00080699
   80694:	200709f4 	.word	0x200709f4

00080698 <vTimeBaseManagementResetTick>:
/*----------------------------------------------------------------------------*/

void vTimeBaseManagementResetTick( eTimeBaseID_t eTimeBaseID )
{
   80698:	b580      	push	{r7, lr}
   8069a:	b084      	sub	sp, #16
   8069c:	af00      	add	r7, sp, #0
   8069e:	4603      	mov	r3, r0
   806a0:	71fb      	strb	r3, [r7, #7]
    eMpbError_t eMpbError;
    
    eMpbError = eMpbTimeBaseInit( &( xprvMpbTimeBase[ eTimeBaseID ] ), TICK_PER_MS );
   806a2:	79fb      	ldrb	r3, [r7, #7]
   806a4:	011b      	lsls	r3, r3, #4
   806a6:	4a06      	ldr	r2, [pc, #24]	; (806c0 <vTimeBaseManagementResetTick+0x28>)
   806a8:	4413      	add	r3, r2
   806aa:	2101      	movs	r1, #1
   806ac:	4618      	mov	r0, r3
   806ae:	4b05      	ldr	r3, [pc, #20]	; (806c4 <vTimeBaseManagementResetTick+0x2c>)
   806b0:	4798      	blx	r3
   806b2:	4603      	mov	r3, r0
   806b4:	73fb      	strb	r3, [r7, #15]
    {
        vMpblibsAssertParam( 0 );
    }  
		
		
}
   806b6:	bf00      	nop
   806b8:	3710      	adds	r7, #16
   806ba:	46bd      	mov	sp, r7
   806bc:	bd80      	pop	{r7, pc}
   806be:	bf00      	nop
   806c0:	200709f4 	.word	0x200709f4
   806c4:	000859f1 	.word	0x000859f1

000806c8 <vTimeBaseManagementGetTick>:
				
}
/*----------------------------------------------------------------------------*/

void vTimeBaseManagementGetTick( eTimeBaseID_t eTimeBaseID, uint32_t *pulTick )
{
   806c8:	b580      	push	{r7, lr}
   806ca:	b082      	sub	sp, #8
   806cc:	af00      	add	r7, sp, #0
   806ce:	4603      	mov	r3, r0
   806d0:	6039      	str	r1, [r7, #0]
   806d2:	71fb      	strb	r3, [r7, #7]
    *pulTick = ulMpbTimeBaseGetMs( &( xprvMpbTimeBase[ eTimeBaseID ] ) );
   806d4:	79fb      	ldrb	r3, [r7, #7]
   806d6:	011b      	lsls	r3, r3, #4
   806d8:	4a05      	ldr	r2, [pc, #20]	; (806f0 <vTimeBaseManagementGetTick+0x28>)
   806da:	4413      	add	r3, r2
   806dc:	4618      	mov	r0, r3
   806de:	4b05      	ldr	r3, [pc, #20]	; (806f4 <vTimeBaseManagementGetTick+0x2c>)
   806e0:	4798      	blx	r3
   806e2:	4602      	mov	r2, r0
   806e4:	683b      	ldr	r3, [r7, #0]
   806e6:	601a      	str	r2, [r3, #0]
}
   806e8:	bf00      	nop
   806ea:	3708      	adds	r7, #8
   806ec:	46bd      	mov	sp, r7
   806ee:	bd80      	pop	{r7, pc}
   806f0:	200709f4 	.word	0x200709f4
   806f4:	00085a2d 	.word	0x00085a2d

000806f8 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
   806f8:	b580      	push	{r7, lr}
   806fa:	b08a      	sub	sp, #40	; 0x28
   806fc:	af00      	add	r7, sp, #0
   806fe:	60f8      	str	r0, [r7, #12]
   80700:	60b9      	str	r1, [r7, #8]
   80702:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   80704:	687b      	ldr	r3, [r7, #4]
   80706:	f246 12a8 	movw	r2, #25000	; 0x61a8
   8070a:	fb02 f203 	mul.w	r2, r2, r3
   8070e:	68bb      	ldr	r3, [r7, #8]
   80710:	4413      	add	r3, r2
   80712:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
   80714:	687b      	ldr	r3, [r7, #4]
   80716:	f246 11a8 	movw	r1, #25000	; 0x61a8
   8071a:	fb01 f303 	mul.w	r3, r1, r3
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   8071e:	fbb2 f3f3 	udiv	r3, r2, r3
   80722:	2b80      	cmp	r3, #128	; 0x80
   80724:	d901      	bls.n	8072a <can_set_baudrate+0x32>
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
   80726:	2300      	movs	r3, #0
   80728:	e086      	b.n	80838 <can_set_baudrate+0x140>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
   8072a:	68bb      	ldr	r3, [r7, #8]
   8072c:	085a      	lsrs	r2, r3, #1
   8072e:	687b      	ldr	r3, [r7, #4]
   80730:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   80734:	fb01 f303 	mul.w	r3, r1, r3
   80738:	429a      	cmp	r2, r3
   8073a:	d201      	bcs.n	80740 <can_set_baudrate+0x48>
		return 0;
   8073c:	2300      	movs	r3, #0
   8073e:	e07b      	b.n	80838 <can_set_baudrate+0x140>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
   80740:	2308      	movs	r3, #8
   80742:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
   80746:	f04f 33ff 	mov.w	r3, #4294967295
   8074a:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   8074c:	2308      	movs	r3, #8
   8074e:	77fb      	strb	r3, [r7, #31]
   80750:	e02a      	b.n	807a8 <can_set_baudrate+0xb0>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
   80752:	7ffb      	ldrb	r3, [r7, #31]
   80754:	687a      	ldr	r2, [r7, #4]
   80756:	fb02 f303 	mul.w	r3, r2, r3
   8075a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8075e:	fb02 f303 	mul.w	r3, r2, r3
   80762:	68ba      	ldr	r2, [r7, #8]
   80764:	fbb2 f3f3 	udiv	r3, r2, r3
   80768:	2b80      	cmp	r3, #128	; 0x80
   8076a:	d81a      	bhi.n	807a2 <can_set_baudrate+0xaa>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
   8076c:	7ffb      	ldrb	r3, [r7, #31]
   8076e:	687a      	ldr	r2, [r7, #4]
   80770:	fb02 f303 	mul.w	r3, r2, r3
   80774:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80778:	fb02 f203 	mul.w	r2, r2, r3
   8077c:	68bb      	ldr	r3, [r7, #8]
   8077e:	fbb3 f1f2 	udiv	r1, r3, r2
   80782:	fb02 f201 	mul.w	r2, r2, r1
   80786:	1a9b      	subs	r3, r3, r2
   80788:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
   8078a:	69ba      	ldr	r2, [r7, #24]
   8078c:	6a3b      	ldr	r3, [r7, #32]
   8078e:	429a      	cmp	r2, r3
   80790:	d207      	bcs.n	807a2 <can_set_baudrate+0xaa>
				ul_mod = ul_cur_mod;
   80792:	69bb      	ldr	r3, [r7, #24]
   80794:	623b      	str	r3, [r7, #32]
				uc_tq = i;
   80796:	7ffb      	ldrb	r3, [r7, #31]
   80798:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
   8079c:	6a3b      	ldr	r3, [r7, #32]
   8079e:	2b00      	cmp	r3, #0
   807a0:	d006      	beq.n	807b0 <can_set_baudrate+0xb8>
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   807a2:	7ffb      	ldrb	r3, [r7, #31]
   807a4:	3301      	adds	r3, #1
   807a6:	77fb      	strb	r3, [r7, #31]
   807a8:	7ffb      	ldrb	r3, [r7, #31]
   807aa:	2b19      	cmp	r3, #25
   807ac:	d9d1      	bls.n	80752 <can_set_baudrate+0x5a>
   807ae:	e000      	b.n	807b2 <can_set_baudrate+0xba>
					break;
   807b0:	bf00      	nop
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
   807b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   807b6:	687a      	ldr	r2, [r7, #4]
   807b8:	fb02 f303 	mul.w	r3, r2, r3
   807bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   807c0:	fb02 f303 	mul.w	r3, r2, r3
   807c4:	68ba      	ldr	r2, [r7, #8]
   807c6:	fbb2 f3f3 	udiv	r3, r2, r3
   807ca:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
   807cc:	7dfb      	ldrb	r3, [r7, #23]
   807ce:	2b01      	cmp	r3, #1
   807d0:	d801      	bhi.n	807d6 <can_set_baudrate+0xde>
		return 0;
   807d2:	2300      	movs	r3, #0
   807d4:	e030      	b.n	80838 <can_set_baudrate+0x140>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
   807d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   807da:	f1a3 0208 	sub.w	r2, r3, #8
   807de:	4613      	mov	r3, r2
   807e0:	005b      	lsls	r3, r3, #1
   807e2:	4413      	add	r3, r2
   807e4:	005b      	lsls	r3, r3, #1
   807e6:	4a16      	ldr	r2, [pc, #88]	; (80840 <can_set_baudrate+0x148>)
   807e8:	4413      	add	r3, r2
   807ea:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
   807ec:	68f8      	ldr	r0, [r7, #12]
   807ee:	4b15      	ldr	r3, [pc, #84]	; (80844 <can_set_baudrate+0x14c>)
   807f0:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   807f2:	693b      	ldr	r3, [r7, #16]
   807f4:	78db      	ldrb	r3, [r3, #3]
   807f6:	3b01      	subs	r3, #1
   807f8:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   807fc:	693b      	ldr	r3, [r7, #16]
   807fe:	789b      	ldrb	r3, [r3, #2]
   80800:	3b01      	subs	r3, #1
   80802:	011b      	lsls	r3, r3, #4
   80804:	f003 0370 	and.w	r3, r3, #112	; 0x70
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80808:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   8080a:	693b      	ldr	r3, [r7, #16]
   8080c:	785b      	ldrb	r3, [r3, #1]
   8080e:	3b01      	subs	r3, #1
   80810:	021b      	lsls	r3, r3, #8
   80812:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   80816:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   80818:	693b      	ldr	r3, [r7, #16]
   8081a:	791b      	ldrb	r3, [r3, #4]
   8081c:	3b01      	subs	r3, #1
   8081e:	031b      	lsls	r3, r3, #12
   80820:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   80824:	431a      	orrs	r2, r3
			CAN_BR_BRP(uc_prescale - 1);
   80826:	7dfb      	ldrb	r3, [r7, #23]
   80828:	3b01      	subs	r3, #1
   8082a:	041b      	lsls	r3, r3, #16
   8082c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   80830:	431a      	orrs	r2, r3
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80832:	68fb      	ldr	r3, [r7, #12]
   80834:	615a      	str	r2, [r3, #20]
	return 1;
   80836:	2301      	movs	r3, #1
}
   80838:	4618      	mov	r0, r3
   8083a:	3728      	adds	r7, #40	; 0x28
   8083c:	46bd      	mov	sp, r7
   8083e:	bd80      	pop	{r7, pc}
   80840:	00088018 	.word	0x00088018
   80844:	0008090f 	.word	0x0008090f

00080848 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
   80848:	b580      	push	{r7, lr}
   8084a:	b088      	sub	sp, #32
   8084c:	af00      	add	r7, sp, #0
   8084e:	60f8      	str	r0, [r7, #12]
   80850:	60b9      	str	r1, [r7, #8]
   80852:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;


	//initialize all function pointers to null
	for (int i = 0; i < 9; i++) cbCANFrame[i] = 0;
   80854:	2300      	movs	r3, #0
   80856:	617b      	str	r3, [r7, #20]
   80858:	e007      	b.n	8086a <can_init+0x22>
   8085a:	4a1e      	ldr	r2, [pc, #120]	; (808d4 <can_init+0x8c>)
   8085c:	697b      	ldr	r3, [r7, #20]
   8085e:	2100      	movs	r1, #0
   80860:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   80864:	697b      	ldr	r3, [r7, #20]
   80866:	3301      	adds	r3, #1
   80868:	617b      	str	r3, [r7, #20]
   8086a:	697b      	ldr	r3, [r7, #20]
   8086c:	2b08      	cmp	r3, #8
   8086e:	ddf4      	ble.n	8085a <can_init+0x12>

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
   80870:	687a      	ldr	r2, [r7, #4]
   80872:	68b9      	ldr	r1, [r7, #8]
   80874:	68f8      	ldr	r0, [r7, #12]
   80876:	4b18      	ldr	r3, [pc, #96]	; (808d8 <can_init+0x90>)
   80878:	4798      	blx	r3
   8087a:	61f8      	str	r0, [r7, #28]
	if (ul_flag == 0) {
   8087c:	69fb      	ldr	r3, [r7, #28]
   8087e:	2b00      	cmp	r3, #0
   80880:	d101      	bne.n	80886 <can_init+0x3e>
		return 0;
   80882:	2300      	movs	r3, #0
   80884:	e021      	b.n	808ca <can_init+0x82>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
   80886:	68f8      	ldr	r0, [r7, #12]
   80888:	4b14      	ldr	r3, [pc, #80]	; (808dc <can_init+0x94>)
   8088a:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
   8088c:	68f8      	ldr	r0, [r7, #12]
   8088e:	4b14      	ldr	r3, [pc, #80]	; (808e0 <can_init+0x98>)
   80890:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
   80892:	2300      	movs	r3, #0
   80894:	61fb      	str	r3, [r7, #28]
	ul_tick = 0;
   80896:	2300      	movs	r3, #0
   80898:	61bb      	str	r3, [r7, #24]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   8089a:	e006      	b.n	808aa <can_init+0x62>
		ul_flag = can_get_status(p_can);
   8089c:	68f8      	ldr	r0, [r7, #12]
   8089e:	4b11      	ldr	r3, [pc, #68]	; (808e4 <can_init+0x9c>)
   808a0:	4798      	blx	r3
   808a2:	61f8      	str	r0, [r7, #28]
		ul_tick++;
   808a4:	69bb      	ldr	r3, [r7, #24]
   808a6:	3301      	adds	r3, #1
   808a8:	61bb      	str	r3, [r7, #24]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   808aa:	69fb      	ldr	r3, [r7, #28]
   808ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   808b0:	2b00      	cmp	r3, #0
   808b2:	d103      	bne.n	808bc <can_init+0x74>
   808b4:	69bb      	ldr	r3, [r7, #24]
   808b6:	4a0c      	ldr	r2, [pc, #48]	; (808e8 <can_init+0xa0>)
   808b8:	4293      	cmp	r3, r2
   808ba:	d9ef      	bls.n	8089c <can_init+0x54>
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
   808bc:	69bb      	ldr	r3, [r7, #24]
   808be:	4a0b      	ldr	r2, [pc, #44]	; (808ec <can_init+0xa4>)
   808c0:	4293      	cmp	r3, r2
   808c2:	d101      	bne.n	808c8 <can_init+0x80>
		return 0;
   808c4:	2300      	movs	r3, #0
   808c6:	e000      	b.n	808ca <can_init+0x82>
	} else {
		return 1;
   808c8:	2301      	movs	r3, #1
	}
}
   808ca:	4618      	mov	r0, r3
   808cc:	3720      	adds	r7, #32
   808ce:	46bd      	mov	sp, r7
   808d0:	bd80      	pop	{r7, pc}
   808d2:	bf00      	nop
   808d4:	20070e10 	.word	0x20070e10
   808d8:	000806f9 	.word	0x000806f9
   808dc:	00080ab1 	.word	0x00080ab1
   808e0:	000808f1 	.word	0x000808f1
   808e4:	00080961 	.word	0x00080961
   808e8:	0001869f 	.word	0x0001869f
   808ec:	000186a0 	.word	0x000186a0

000808f0 <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
   808f0:	b480      	push	{r7}
   808f2:	b083      	sub	sp, #12
   808f4:	af00      	add	r7, sp, #0
   808f6:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
   808f8:	687b      	ldr	r3, [r7, #4]
   808fa:	681b      	ldr	r3, [r3, #0]
   808fc:	f043 0201 	orr.w	r2, r3, #1
   80900:	687b      	ldr	r3, [r7, #4]
   80902:	601a      	str	r2, [r3, #0]
}
   80904:	bf00      	nop
   80906:	370c      	adds	r7, #12
   80908:	46bd      	mov	sp, r7
   8090a:	bc80      	pop	{r7}
   8090c:	4770      	bx	lr

0008090e <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
   8090e:	b480      	push	{r7}
   80910:	b083      	sub	sp, #12
   80912:	af00      	add	r7, sp, #0
   80914:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
   80916:	687b      	ldr	r3, [r7, #4]
   80918:	681b      	ldr	r3, [r3, #0]
   8091a:	f023 0201 	bic.w	r2, r3, #1
   8091e:	687b      	ldr	r3, [r7, #4]
   80920:	601a      	str	r2, [r3, #0]
}
   80922:	bf00      	nop
   80924:	370c      	adds	r7, #12
   80926:	46bd      	mov	sp, r7
   80928:	bc80      	pop	{r7}
   8092a:	4770      	bx	lr

0008092c <can_enable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be enabled.
 */
void can_enable_interrupt(Can *p_can, uint32_t dw_mask)
{
   8092c:	b480      	push	{r7}
   8092e:	b083      	sub	sp, #12
   80930:	af00      	add	r7, sp, #0
   80932:	6078      	str	r0, [r7, #4]
   80934:	6039      	str	r1, [r7, #0]
	p_can->CAN_IER = dw_mask;
   80936:	687b      	ldr	r3, [r7, #4]
   80938:	683a      	ldr	r2, [r7, #0]
   8093a:	605a      	str	r2, [r3, #4]
}
   8093c:	bf00      	nop
   8093e:	370c      	adds	r7, #12
   80940:	46bd      	mov	sp, r7
   80942:	bc80      	pop	{r7}
   80944:	4770      	bx	lr

00080946 <can_disable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   80946:	b480      	push	{r7}
   80948:	b083      	sub	sp, #12
   8094a:	af00      	add	r7, sp, #0
   8094c:	6078      	str	r0, [r7, #4]
   8094e:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   80950:	687b      	ldr	r3, [r7, #4]
   80952:	683a      	ldr	r2, [r7, #0]
   80954:	609a      	str	r2, [r3, #8]
}
   80956:	bf00      	nop
   80958:	370c      	adds	r7, #12
   8095a:	46bd      	mov	sp, r7
   8095c:	bc80      	pop	{r7}
   8095e:	4770      	bx	lr

00080960 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
   80960:	b480      	push	{r7}
   80962:	b083      	sub	sp, #12
   80964:	af00      	add	r7, sp, #0
   80966:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
   80968:	687b      	ldr	r3, [r7, #4]
   8096a:	691b      	ldr	r3, [r3, #16]
}
   8096c:	4618      	mov	r0, r3
   8096e:	370c      	adds	r7, #12
   80970:	46bd      	mov	sp, r7
   80972:	bc80      	pop	{r7}
   80974:	4770      	bx	lr

00080976 <can_get_rx_error_cnt>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval Receive error counter.
 */
uint8_t can_get_rx_error_cnt(Can *p_can)
{
   80976:	b480      	push	{r7}
   80978:	b083      	sub	sp, #12
   8097a:	af00      	add	r7, sp, #0
   8097c:	6078      	str	r0, [r7, #4]
	return (uint8_t)(p_can->CAN_ECR >> CAN_ECR_REC_Pos);
   8097e:	687b      	ldr	r3, [r7, #4]
   80980:	6a1b      	ldr	r3, [r3, #32]
   80982:	b2db      	uxtb	r3, r3
}
   80984:	4618      	mov	r0, r3
   80986:	370c      	adds	r7, #12
   80988:	46bd      	mov	sp, r7
   8098a:	bc80      	pop	{r7}
   8098c:	4770      	bx	lr

0008098e <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
   8098e:	b480      	push	{r7}
   80990:	b085      	sub	sp, #20
   80992:	af00      	add	r7, sp, #0
   80994:	6078      	str	r0, [r7, #4]
   80996:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80998:	683b      	ldr	r3, [r7, #0]
   8099a:	681b      	ldr	r3, [r3, #0]
   8099c:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   8099e:	683b      	ldr	r3, [r7, #0]
   809a0:	791b      	ldrb	r3, [r3, #4]
   809a2:	2b00      	cmp	r3, #0
   809a4:	d12f      	bne.n	80a06 <can_mailbox_init+0x78>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   809a6:	7bfb      	ldrb	r3, [r7, #15]
   809a8:	687a      	ldr	r2, [r7, #4]
   809aa:	3310      	adds	r3, #16
   809ac:	015b      	lsls	r3, r3, #5
   809ae:	4413      	add	r3, r2
   809b0:	2200      	movs	r2, #0
   809b2:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   809b4:	7bfb      	ldrb	r3, [r7, #15]
   809b6:	687a      	ldr	r2, [r7, #4]
   809b8:	3310      	adds	r3, #16
   809ba:	015b      	lsls	r3, r3, #5
   809bc:	4413      	add	r3, r2
   809be:	3304      	adds	r3, #4
   809c0:	2200      	movs	r2, #0
   809c2:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   809c4:	7bfb      	ldrb	r3, [r7, #15]
   809c6:	687a      	ldr	r2, [r7, #4]
   809c8:	015b      	lsls	r3, r3, #5
   809ca:	4413      	add	r3, r2
   809cc:	f503 7302 	add.w	r3, r3, #520	; 0x208
   809d0:	2200      	movs	r2, #0
   809d2:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   809d4:	7bfb      	ldrb	r3, [r7, #15]
   809d6:	687a      	ldr	r2, [r7, #4]
   809d8:	015b      	lsls	r3, r3, #5
   809da:	4413      	add	r3, r2
   809dc:	f503 7305 	add.w	r3, r3, #532	; 0x214
   809e0:	2200      	movs	r2, #0
   809e2:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   809e4:	7bfb      	ldrb	r3, [r7, #15]
   809e6:	687a      	ldr	r2, [r7, #4]
   809e8:	015b      	lsls	r3, r3, #5
   809ea:	4413      	add	r3, r2
   809ec:	f503 7306 	add.w	r3, r3, #536	; 0x218
   809f0:	2200      	movs	r2, #0
   809f2:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   809f4:	7bfb      	ldrb	r3, [r7, #15]
   809f6:	687a      	ldr	r2, [r7, #4]
   809f8:	015b      	lsls	r3, r3, #5
   809fa:	4413      	add	r3, r2
   809fc:	f503 7307 	add.w	r3, r3, #540	; 0x21c
   80a00:	2200      	movs	r2, #0
   80a02:	601a      	str	r2, [r3, #0]
		return;
   80a04:	e050      	b.n	80aa8 <can_mailbox_init+0x11a>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80a06:	7bfb      	ldrb	r3, [r7, #15]
   80a08:	7bfa      	ldrb	r2, [r7, #15]
   80a0a:	6879      	ldr	r1, [r7, #4]
   80a0c:	3210      	adds	r2, #16
   80a0e:	0152      	lsls	r2, r2, #5
   80a10:	440a      	add	r2, r1
   80a12:	6812      	ldr	r2, [r2, #0]
   80a14:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   80a18:	6839      	ldr	r1, [r7, #0]
   80a1a:	79c9      	ldrb	r1, [r1, #7]
   80a1c:	0409      	lsls	r1, r1, #16
			~CAN_MMR_PRIOR_Msk) |
   80a1e:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80a20:	6879      	ldr	r1, [r7, #4]
   80a22:	3310      	adds	r3, #16
   80a24:	015b      	lsls	r3, r3, #5
   80a26:	440b      	add	r3, r1
   80a28:	601a      	str	r2, [r3, #0]

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   80a2a:	683b      	ldr	r3, [r7, #0]
   80a2c:	795b      	ldrb	r3, [r3, #5]
   80a2e:	2b00      	cmp	r3, #0
   80a30:	d016      	beq.n	80a60 <can_mailbox_init+0xd2>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   80a32:	7bfb      	ldrb	r3, [r7, #15]
   80a34:	683a      	ldr	r2, [r7, #0]
   80a36:	68d2      	ldr	r2, [r2, #12]
   80a38:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80a3c:	6879      	ldr	r1, [r7, #4]
   80a3e:	3310      	adds	r3, #16
   80a40:	015b      	lsls	r3, r3, #5
   80a42:	440b      	add	r3, r1
   80a44:	3304      	adds	r3, #4
   80a46:	601a      	str	r2, [r3, #0]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   80a48:	7bfb      	ldrb	r3, [r7, #15]
   80a4a:	683a      	ldr	r2, [r7, #0]
   80a4c:	6912      	ldr	r2, [r2, #16]
   80a4e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80a52:	6879      	ldr	r1, [r7, #4]
   80a54:	015b      	lsls	r3, r3, #5
   80a56:	440b      	add	r3, r1
   80a58:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80a5c:	601a      	str	r2, [r3, #0]
   80a5e:	e011      	b.n	80a84 <can_mailbox_init+0xf6>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   80a60:	7bfb      	ldrb	r3, [r7, #15]
   80a62:	683a      	ldr	r2, [r7, #0]
   80a64:	68d2      	ldr	r2, [r2, #12]
   80a66:	6879      	ldr	r1, [r7, #4]
   80a68:	3310      	adds	r3, #16
   80a6a:	015b      	lsls	r3, r3, #5
   80a6c:	440b      	add	r3, r1
   80a6e:	3304      	adds	r3, #4
   80a70:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   80a72:	7bfb      	ldrb	r3, [r7, #15]
   80a74:	683a      	ldr	r2, [r7, #0]
   80a76:	6912      	ldr	r2, [r2, #16]
   80a78:	6879      	ldr	r1, [r7, #4]
   80a7a:	015b      	lsls	r3, r3, #5
   80a7c:	440b      	add	r3, r1
   80a7e:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80a82:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80a84:	7bfb      	ldrb	r3, [r7, #15]
   80a86:	7bfa      	ldrb	r2, [r7, #15]
   80a88:	6879      	ldr	r1, [r7, #4]
   80a8a:	3210      	adds	r2, #16
   80a8c:	0152      	lsls	r2, r2, #5
   80a8e:	440a      	add	r2, r1
   80a90:	6812      	ldr	r2, [r2, #0]
   80a92:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   80a96:	6839      	ldr	r1, [r7, #0]
   80a98:	7909      	ldrb	r1, [r1, #4]
   80a9a:	0609      	lsls	r1, r1, #24
			~CAN_MMR_MOT_Msk) |
   80a9c:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80a9e:	6879      	ldr	r1, [r7, #4]
   80aa0:	3310      	adds	r3, #16
   80aa2:	015b      	lsls	r3, r3, #5
   80aa4:	440b      	add	r3, r1
   80aa6:	601a      	str	r2, [r3, #0]
}
   80aa8:	3714      	adds	r7, #20
   80aaa:	46bd      	mov	sp, r7
   80aac:	bc80      	pop	{r7}
   80aae:	4770      	bx	lr

00080ab0 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   80ab0:	b580      	push	{r7, lr}
   80ab2:	b08c      	sub	sp, #48	; 0x30
   80ab4:	af00      	add	r7, sp, #0
   80ab6:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   80ab8:	2300      	movs	r3, #0
   80aba:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80abc:	2300      	movs	r3, #0
   80abe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80ac2:	e00d      	b.n	80ae0 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
   80ac4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80ac8:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
   80aca:	f107 030c 	add.w	r3, r7, #12
   80ace:	4619      	mov	r1, r3
   80ad0:	6878      	ldr	r0, [r7, #4]
   80ad2:	4b07      	ldr	r3, [pc, #28]	; (80af0 <can_reset_all_mailbox+0x40>)
   80ad4:	4798      	blx	r3
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80ada:	3301      	adds	r3, #1
   80adc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80ae0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80ae4:	2b07      	cmp	r3, #7
   80ae6:	d9ed      	bls.n	80ac4 <can_reset_all_mailbox+0x14>
	}
}
   80ae8:	bf00      	nop
   80aea:	3730      	adds	r7, #48	; 0x30
   80aec:	46bd      	mov	sp, r7
   80aee:	bd80      	pop	{r7, pc}
   80af0:	0008098f 	.word	0x0008098f

00080af4 <mailbox_send_transfer_cmd>:
 * \brief Send single mailbox transfer request.
 *
 * \param uc_index Indicate which mailbox is to be configured.
 */
void mailbox_send_transfer_cmd(Can *p_can, uint8_t uc_index)
{
   80af4:	b480      	push	{r7}
   80af6:	b083      	sub	sp, #12
   80af8:	af00      	add	r7, sp, #0
   80afa:	6078      	str	r0, [r7, #4]
   80afc:	460b      	mov	r3, r1
   80afe:	70fb      	strb	r3, [r7, #3]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   80b00:	78fb      	ldrb	r3, [r7, #3]
   80b02:	2b07      	cmp	r3, #7
   80b04:	d901      	bls.n	80b0a <mailbox_send_transfer_cmd+0x16>
   80b06:	2307      	movs	r3, #7
   80b08:	70fb      	strb	r3, [r7, #3]
	p_can->CAN_MB[uc_index].CAN_MCR |= CAN_MCR_MTCR;
   80b0a:	78fb      	ldrb	r3, [r7, #3]
   80b0c:	78fa      	ldrb	r2, [r7, #3]
   80b0e:	6879      	ldr	r1, [r7, #4]
   80b10:	0152      	lsls	r2, r2, #5
   80b12:	440a      	add	r2, r1
   80b14:	f502 7207 	add.w	r2, r2, #540	; 0x21c
   80b18:	6812      	ldr	r2, [r2, #0]
   80b1a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80b1e:	6879      	ldr	r1, [r7, #4]
   80b20:	015b      	lsls	r3, r3, #5
   80b22:	440b      	add	r3, r1
   80b24:	f503 7307 	add.w	r3, r3, #540	; 0x21c
   80b28:	601a      	str	r2, [r3, #0]
}
   80b2a:	bf00      	nop
   80b2c:	370c      	adds	r7, #12
   80b2e:	46bd      	mov	sp, r7
   80b30:	bc80      	pop	{r7}
   80b32:	4770      	bx	lr

00080b34 <mailbox_read>:
 *
 * \retval Different CAN mailbox transfer status.
 *
 */
uint32_t mailbox_read(Can *p_can, uint8_t uc_index, volatile CAN_FRAME *rxframe)
{
   80b34:	b580      	push	{r7, lr}
   80b36:	b08a      	sub	sp, #40	; 0x28
   80b38:	af00      	add	r7, sp, #0
   80b3a:	60f8      	str	r0, [r7, #12]
   80b3c:	460b      	mov	r3, r1
   80b3e:	607a      	str	r2, [r7, #4]
   80b40:	72fb      	strb	r3, [r7, #11]
	uint32_t ul_status;
	uint32_t ul_retval;
	uint32_t ul_id;
	uint32_t ul_datal, ul_datah;

	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   80b42:	7afb      	ldrb	r3, [r7, #11]
   80b44:	2b07      	cmp	r3, #7
   80b46:	d901      	bls.n	80b4c <mailbox_read+0x18>
   80b48:	2307      	movs	r3, #7
   80b4a:	72fb      	strb	r3, [r7, #11]

	ul_retval = 0;
   80b4c:	2300      	movs	r3, #0
   80b4e:	627b      	str	r3, [r7, #36]	; 0x24
	ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
   80b50:	7afb      	ldrb	r3, [r7, #11]
   80b52:	68fa      	ldr	r2, [r7, #12]
   80b54:	015b      	lsls	r3, r3, #5
   80b56:	4413      	add	r3, r2
   80b58:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80b5c:	681b      	ldr	r3, [r3, #0]
   80b5e:	623b      	str	r3, [r7, #32]

	/* Check whether there is overwriting happening in Receive with Overwrite mode,
	   or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
   80b60:	6a3b      	ldr	r3, [r7, #32]
   80b62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   80b66:	2b00      	cmp	r3, #0
   80b68:	d006      	beq.n	80b78 <mailbox_read+0x44>
   80b6a:	6a3b      	ldr	r3, [r7, #32]
   80b6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80b70:	2b00      	cmp	r3, #0
   80b72:	d001      	beq.n	80b78 <mailbox_read+0x44>
		ul_retval = CAN_MAILBOX_RX_OVER;
   80b74:	2302      	movs	r3, #2
   80b76:	627b      	str	r3, [r7, #36]	; 0x24
	}

	ul_id = p_can->CAN_MB[uc_index].CAN_MID;
   80b78:	7afb      	ldrb	r3, [r7, #11]
   80b7a:	68fa      	ldr	r2, [r7, #12]
   80b7c:	015b      	lsls	r3, r3, #5
   80b7e:	4413      	add	r3, r2
   80b80:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80b84:	681b      	ldr	r3, [r3, #0]
   80b86:	61fb      	str	r3, [r7, #28]
	if ((ul_id & CAN_MID_MIDE) == CAN_MID_MIDE) { //extended id
   80b88:	69fb      	ldr	r3, [r7, #28]
   80b8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
   80b8e:	2b00      	cmp	r3, #0
   80b90:	d008      	beq.n	80ba4 <mailbox_read+0x70>
		rxframe->id = ul_id & 0x1FFFFFFFu;
   80b92:	69fb      	ldr	r3, [r7, #28]
   80b94:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80b98:	687b      	ldr	r3, [r7, #4]
   80b9a:	601a      	str	r2, [r3, #0]
		rxframe->extended = true;
   80b9c:	687b      	ldr	r3, [r7, #4]
   80b9e:	2201      	movs	r2, #1
   80ba0:	729a      	strb	r2, [r3, #10]
   80ba2:	e008      	b.n	80bb6 <mailbox_read+0x82>
	}
	else { //standard ID
		rxframe->id = (ul_id  >> CAN_MID_MIDvA_Pos) & 0x7ffu;
   80ba4:	69fb      	ldr	r3, [r7, #28]
   80ba6:	0c9b      	lsrs	r3, r3, #18
   80ba8:	f3c3 020a 	ubfx	r2, r3, #0, #11
   80bac:	687b      	ldr	r3, [r7, #4]
   80bae:	601a      	str	r2, [r3, #0]
		rxframe->extended = false;
   80bb0:	687b      	ldr	r3, [r7, #4]
   80bb2:	2200      	movs	r2, #0
   80bb4:	729a      	strb	r2, [r3, #10]
	}
	rxframe->fid = p_can->CAN_MB[uc_index].CAN_MFID;
   80bb6:	7afb      	ldrb	r3, [r7, #11]
   80bb8:	68fa      	ldr	r2, [r7, #12]
   80bba:	015b      	lsls	r3, r3, #5
   80bbc:	4413      	add	r3, r2
   80bbe:	f503 7303 	add.w	r3, r3, #524	; 0x20c
   80bc2:	681a      	ldr	r2, [r3, #0]
   80bc4:	687b      	ldr	r3, [r7, #4]
   80bc6:	605a      	str	r2, [r3, #4]
	rxframe->length = (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   80bc8:	6a3b      	ldr	r3, [r7, #32]
   80bca:	0c1b      	lsrs	r3, r3, #16
   80bcc:	b2db      	uxtb	r3, r3
   80bce:	f003 030f 	and.w	r3, r3, #15
   80bd2:	b2da      	uxtb	r2, r3
   80bd4:	687b      	ldr	r3, [r7, #4]
   80bd6:	72da      	strb	r2, [r3, #11]
	ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
   80bd8:	7afb      	ldrb	r3, [r7, #11]
   80bda:	68fa      	ldr	r2, [r7, #12]
   80bdc:	015b      	lsls	r3, r3, #5
   80bde:	4413      	add	r3, r2
   80be0:	f503 7305 	add.w	r3, r3, #532	; 0x214
   80be4:	681b      	ldr	r3, [r3, #0]
   80be6:	61bb      	str	r3, [r7, #24]
	ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
   80be8:	7afb      	ldrb	r3, [r7, #11]
   80bea:	68fa      	ldr	r2, [r7, #12]
   80bec:	015b      	lsls	r3, r3, #5
   80bee:	4413      	add	r3, r2
   80bf0:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80bf4:	681b      	ldr	r3, [r3, #0]
   80bf6:	617b      	str	r3, [r7, #20]

	rxframe->data.high = ul_datah;
   80bf8:	687b      	ldr	r3, [r7, #4]
   80bfa:	697a      	ldr	r2, [r7, #20]
   80bfc:	615a      	str	r2, [r3, #20]
	rxframe->data.low = ul_datal;
   80bfe:	687b      	ldr	r3, [r7, #4]
   80c00:	69ba      	ldr	r2, [r7, #24]
   80c02:	611a      	str	r2, [r3, #16]

	/* Read the mailbox status again to check whether the software needs to re-read mailbox data register. */
	ul_status = p_can->CAN_MB[uc_index].CAN_MSR;	
   80c04:	7afb      	ldrb	r3, [r7, #11]
   80c06:	68fa      	ldr	r2, [r7, #12]
   80c08:	015b      	lsls	r3, r3, #5
   80c0a:	4413      	add	r3, r2
   80c0c:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80c10:	681b      	ldr	r3, [r3, #0]
   80c12:	623b      	str	r3, [r7, #32]
	if (ul_status & CAN_MSR_MMI) {
   80c14:	6a3b      	ldr	r3, [r7, #32]
   80c16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80c1a:	2b00      	cmp	r3, #0
   80c1c:	d003      	beq.n	80c26 <mailbox_read+0xf2>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
   80c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80c20:	f043 0304 	orr.w	r3, r3, #4
   80c24:	627b      	str	r3, [r7, #36]	; 0x24
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	mailbox_send_transfer_cmd(p_can, uc_index);
   80c26:	7afb      	ldrb	r3, [r7, #11]
   80c28:	4619      	mov	r1, r3
   80c2a:	68f8      	ldr	r0, [r7, #12]
   80c2c:	4b03      	ldr	r3, [pc, #12]	; (80c3c <mailbox_read+0x108>)
   80c2e:	4798      	blx	r3

	return ul_retval;
   80c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
   80c32:	4618      	mov	r0, r3
   80c34:	3728      	adds	r7, #40	; 0x28
   80c36:	46bd      	mov	sp, r7
   80c38:	bd80      	pop	{r7, pc}
   80c3a:	bf00      	nop
   80c3c:	00080af5 	.word	0x00080af5

00080c40 <vInterruptHandler>:

/**
* \brief Handle all interrupt reasons
*/
void vInterruptHandler(Can *p_can)
{
   80c40:	b580      	push	{r7, lr}
   80c42:	b084      	sub	sp, #16
   80c44:	af00      	add	r7, sp, #0
   80c46:	6078      	str	r0, [r7, #4]

	uint32_t ul_status = p_can->CAN_SR; //get status of interrupts
   80c48:	687b      	ldr	r3, [r7, #4]
   80c4a:	691b      	ldr	r3, [r3, #16]
   80c4c:	60fb      	str	r3, [r7, #12]

	if (ul_status & CAN_SR_MB0) { //mailbox 0 event
   80c4e:	68fb      	ldr	r3, [r7, #12]
   80c50:	f003 0301 	and.w	r3, r3, #1
   80c54:	2b00      	cmp	r3, #0
   80c56:	d004      	beq.n	80c62 <vInterruptHandler+0x22>
		mailbox_int_handler(p_can, 0, ul_status);
   80c58:	68fa      	ldr	r2, [r7, #12]
   80c5a:	2100      	movs	r1, #0
   80c5c:	6878      	ldr	r0, [r7, #4]
   80c5e:	4b26      	ldr	r3, [pc, #152]	; (80cf8 <vInterruptHandler+0xb8>)
   80c60:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_MB1) { //mailbox 1 event
   80c62:	68fb      	ldr	r3, [r7, #12]
   80c64:	f003 0302 	and.w	r3, r3, #2
   80c68:	2b00      	cmp	r3, #0
   80c6a:	d004      	beq.n	80c76 <vInterruptHandler+0x36>
		mailbox_int_handler(p_can, 1, ul_status);
   80c6c:	68fa      	ldr	r2, [r7, #12]
   80c6e:	2101      	movs	r1, #1
   80c70:	6878      	ldr	r0, [r7, #4]
   80c72:	4b21      	ldr	r3, [pc, #132]	; (80cf8 <vInterruptHandler+0xb8>)
   80c74:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_MB2) { //mailbox 2 event
   80c76:	68fb      	ldr	r3, [r7, #12]
   80c78:	f003 0304 	and.w	r3, r3, #4
   80c7c:	2b00      	cmp	r3, #0
   80c7e:	d004      	beq.n	80c8a <vInterruptHandler+0x4a>
		mailbox_int_handler(p_can, 2, ul_status);
   80c80:	68fa      	ldr	r2, [r7, #12]
   80c82:	2102      	movs	r1, #2
   80c84:	6878      	ldr	r0, [r7, #4]
   80c86:	4b1c      	ldr	r3, [pc, #112]	; (80cf8 <vInterruptHandler+0xb8>)
   80c88:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_MB3) { //mailbox 3 event
   80c8a:	68fb      	ldr	r3, [r7, #12]
   80c8c:	f003 0308 	and.w	r3, r3, #8
   80c90:	2b00      	cmp	r3, #0
   80c92:	d004      	beq.n	80c9e <vInterruptHandler+0x5e>
		mailbox_int_handler(p_can, 3, ul_status);
   80c94:	68fa      	ldr	r2, [r7, #12]
   80c96:	2103      	movs	r1, #3
   80c98:	6878      	ldr	r0, [r7, #4]
   80c9a:	4b17      	ldr	r3, [pc, #92]	; (80cf8 <vInterruptHandler+0xb8>)
   80c9c:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_MB4) { //mailbox 4 event
   80c9e:	68fb      	ldr	r3, [r7, #12]
   80ca0:	f003 0310 	and.w	r3, r3, #16
   80ca4:	2b00      	cmp	r3, #0
   80ca6:	d004      	beq.n	80cb2 <vInterruptHandler+0x72>
		mailbox_int_handler(p_can, 4, ul_status);
   80ca8:	68fa      	ldr	r2, [r7, #12]
   80caa:	2104      	movs	r1, #4
   80cac:	6878      	ldr	r0, [r7, #4]
   80cae:	4b12      	ldr	r3, [pc, #72]	; (80cf8 <vInterruptHandler+0xb8>)
   80cb0:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_MB5) { //mailbox 5 event
   80cb2:	68fb      	ldr	r3, [r7, #12]
   80cb4:	f003 0320 	and.w	r3, r3, #32
   80cb8:	2b00      	cmp	r3, #0
   80cba:	d004      	beq.n	80cc6 <vInterruptHandler+0x86>
		mailbox_int_handler(p_can, 5, ul_status);
   80cbc:	68fa      	ldr	r2, [r7, #12]
   80cbe:	2105      	movs	r1, #5
   80cc0:	6878      	ldr	r0, [r7, #4]
   80cc2:	4b0d      	ldr	r3, [pc, #52]	; (80cf8 <vInterruptHandler+0xb8>)
   80cc4:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_MB6) { //mailbox 6 event
   80cc6:	68fb      	ldr	r3, [r7, #12]
   80cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
   80ccc:	2b00      	cmp	r3, #0
   80cce:	d004      	beq.n	80cda <vInterruptHandler+0x9a>
		mailbox_int_handler(p_can, 6, ul_status);
   80cd0:	68fa      	ldr	r2, [r7, #12]
   80cd2:	2106      	movs	r1, #6
   80cd4:	6878      	ldr	r0, [r7, #4]
   80cd6:	4b08      	ldr	r3, [pc, #32]	; (80cf8 <vInterruptHandler+0xb8>)
   80cd8:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_MB7) { //mailbox 7 event
   80cda:	68fb      	ldr	r3, [r7, #12]
   80cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
   80ce0:	2b00      	cmp	r3, #0
   80ce2:	d004      	beq.n	80cee <vInterruptHandler+0xae>
		mailbox_int_handler(p_can, 7, ul_status);
   80ce4:	68fa      	ldr	r2, [r7, #12]
   80ce6:	2107      	movs	r1, #7
   80ce8:	6878      	ldr	r0, [r7, #4]
   80cea:	4b03      	ldr	r3, [pc, #12]	; (80cf8 <vInterruptHandler+0xb8>)
   80cec:	4798      	blx	r3
	}
	if (ul_status & CAN_SR_FERR) { //form error
	}
	if (ul_status & CAN_SR_BERR) { //bit error
	}
}
   80cee:	bf00      	nop
   80cf0:	3710      	adds	r7, #16
   80cf2:	46bd      	mov	sp, r7
   80cf4:	bd80      	pop	{r7, pc}
   80cf6:	bf00      	nop
   80cf8:	00080cfd 	.word	0x00080cfd

00080cfc <mailbox_int_handler>:
* \param mb which mailbox generated this event
* \param ul_status The status register of the canbus hardware
*
*/
void mailbox_int_handler(Can *p_can, uint8_t mb, uint32_t ul_status) 
{
   80cfc:	b590      	push	{r4, r7, lr}
   80cfe:	b08d      	sub	sp, #52	; 0x34
   80d00:	af00      	add	r7, sp, #0
   80d02:	60f8      	str	r0, [r7, #12]
   80d04:	460b      	mov	r3, r1
   80d06:	607a      	str	r2, [r7, #4]
   80d08:	72fb      	strb	r3, [r7, #11]
	CAN_FRAME tempFrame;
	bool caughtFrame = false;
   80d0a:	2300      	movs	r3, #0
   80d0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	//CANListener *thisListener;
	if (mb > 7) mb = 7;
   80d10:	7afb      	ldrb	r3, [r7, #11]
   80d12:	2b07      	cmp	r3, #7
   80d14:	d901      	bls.n	80d1a <mailbox_int_handler+0x1e>
   80d16:	2307      	movs	r3, #7
   80d18:	72fb      	strb	r3, [r7, #11]
	if (p_can->CAN_MB[mb].CAN_MSR & CAN_MSR_MRDY) 
   80d1a:	7afb      	ldrb	r3, [r7, #11]
   80d1c:	68fa      	ldr	r2, [r7, #12]
   80d1e:	015b      	lsls	r3, r3, #5
   80d20:	4413      	add	r3, r2
   80d22:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80d26:	681b      	ldr	r3, [r3, #0]
   80d28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   80d2c:	2b00      	cmp	r3, #0
   80d2e:	f000 8113 	beq.w	80f58 <mailbox_int_handler+0x25c>
	{ //mailbox signals it is ready
		switch(((p_can->CAN_MB[mb].CAN_MMR >> 24) & 7)) { //what sort of mailbox is it?
   80d32:	7afb      	ldrb	r3, [r7, #11]
   80d34:	68fa      	ldr	r2, [r7, #12]
   80d36:	3310      	adds	r3, #16
   80d38:	015b      	lsls	r3, r3, #5
   80d3a:	4413      	add	r3, r2
   80d3c:	681b      	ldr	r3, [r3, #0]
   80d3e:	0e1b      	lsrs	r3, r3, #24
   80d40:	f003 0307 	and.w	r3, r3, #7
   80d44:	3b01      	subs	r3, #1
   80d46:	2b04      	cmp	r3, #4
   80d48:	f200 8106 	bhi.w	80f58 <mailbox_int_handler+0x25c>
   80d4c:	a201      	add	r2, pc, #4	; (adr r2, 80d54 <mailbox_int_handler+0x58>)
   80d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80d52:	bf00      	nop
   80d54:	00080d69 	.word	0x00080d69
   80d58:	00080d69 	.word	0x00080d69
   80d5c:	00080e2d 	.word	0x00080e2d
   80d60:	00080d69 	.word	0x00080d69
   80d64:	00080f53 	.word	0x00080f53
			case 1: //receive
			case 2: //receive w/ overwrite
			case 4: //consumer - technically still a receive buffer
			mailbox_read(p_can, mb, &tempFrame);
   80d68:	f107 0210 	add.w	r2, r7, #16
   80d6c:	7afb      	ldrb	r3, [r7, #11]
   80d6e:	4619      	mov	r1, r3
   80d70:	68f8      	ldr	r0, [r7, #12]
   80d72:	4b7b      	ldr	r3, [pc, #492]	; (80f60 <mailbox_int_handler+0x264>)
   80d74:	4798      	blx	r3
			//First, try to send a callback. If no callback registered then buffer the frame.
			
			if( p_can == CAN0)
   80d76:	68fb      	ldr	r3, [r7, #12]
   80d78:	4a7a      	ldr	r2, [pc, #488]	; (80f64 <mailbox_int_handler+0x268>)
   80d7a:	4293      	cmp	r3, r2
   80d7c:	d111      	bne.n	80da2 <mailbox_int_handler+0xa6>
			{
				if (cbCANFrame[mb])
   80d7e:	7afb      	ldrb	r3, [r7, #11]
   80d80:	4a79      	ldr	r2, [pc, #484]	; (80f68 <mailbox_int_handler+0x26c>)
   80d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   80d86:	2b00      	cmp	r3, #0
   80d88:	d01c      	beq.n	80dc4 <mailbox_int_handler+0xc8>
				{
					caughtFrame = true;
   80d8a:	2301      	movs	r3, #1
   80d8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					(*cbCANFrame[mb])(&tempFrame);
   80d90:	7afb      	ldrb	r3, [r7, #11]
   80d92:	4a75      	ldr	r2, [pc, #468]	; (80f68 <mailbox_int_handler+0x26c>)
   80d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   80d98:	f107 0210 	add.w	r2, r7, #16
   80d9c:	4610      	mov	r0, r2
   80d9e:	4798      	blx	r3
   80da0:	e010      	b.n	80dc4 <mailbox_int_handler+0xc8>
				}
			}
			else
			{	
			
				if (cbCANFrame_1[mb])
   80da2:	7afb      	ldrb	r3, [r7, #11]
   80da4:	4a71      	ldr	r2, [pc, #452]	; (80f6c <mailbox_int_handler+0x270>)
   80da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   80daa:	2b00      	cmp	r3, #0
   80dac:	d00a      	beq.n	80dc4 <mailbox_int_handler+0xc8>
				{
					caughtFrame = true;
   80dae:	2301      	movs	r3, #1
   80db0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					(*cbCANFrame_1[mb])(&tempFrame);
   80db4:	7afb      	ldrb	r3, [r7, #11]
   80db6:	4a6d      	ldr	r2, [pc, #436]	; (80f6c <mailbox_int_handler+0x270>)
   80db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   80dbc:	f107 0210 	add.w	r2, r7, #16
   80dc0:	4610      	mov	r0, r2
   80dc2:	4798      	blx	r3
							thisListener->gotFrame(&tempFrame, -1);
						}
					}
				}
			}*/
			if (!caughtFrame) //if none of the callback types caught this frame then queue it in the buffer
   80dc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80dc8:	f083 0301 	eor.w	r3, r3, #1
   80dcc:	b2db      	uxtb	r3, r3
   80dce:	2b00      	cmp	r3, #0
   80dd0:	f000 80c1 	beq.w	80f56 <mailbox_int_handler+0x25a>
			{
				uint8_t temp = (rx_buffer_head + 1) % SIZE_RX_BUFFER;
   80dd4:	4b66      	ldr	r3, [pc, #408]	; (80f70 <mailbox_int_handler+0x274>)
   80dd6:	881b      	ldrh	r3, [r3, #0]
   80dd8:	b29b      	uxth	r3, r3
   80dda:	3301      	adds	r3, #1
   80ddc:	425a      	negs	r2, r3
   80dde:	f003 031f 	and.w	r3, r3, #31
   80de2:	f002 021f 	and.w	r2, r2, #31
   80de6:	bf58      	it	pl
   80de8:	4253      	negpl	r3, r2
   80dea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				if (temp != rx_buffer_tail)
   80dee:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
   80df2:	b29a      	uxth	r2, r3
   80df4:	4b5f      	ldr	r3, [pc, #380]	; (80f74 <mailbox_int_handler+0x278>)
   80df6:	881b      	ldrh	r3, [r3, #0]
   80df8:	b29b      	uxth	r3, r3
   80dfa:	429a      	cmp	r2, r3
   80dfc:	f000 80ab 	beq.w	80f56 <mailbox_int_handler+0x25a>
				{
					memcpy((void *)&rx_frame_buff[rx_buffer_head], &tempFrame, sizeof(CAN_FRAME));
   80e00:	4b5b      	ldr	r3, [pc, #364]	; (80f70 <mailbox_int_handler+0x274>)
   80e02:	881b      	ldrh	r3, [r3, #0]
   80e04:	b29b      	uxth	r3, r3
   80e06:	461a      	mov	r2, r3
   80e08:	4613      	mov	r3, r2
   80e0a:	005b      	lsls	r3, r3, #1
   80e0c:	4413      	add	r3, r2
   80e0e:	00db      	lsls	r3, r3, #3
   80e10:	4a59      	ldr	r2, [pc, #356]	; (80f78 <mailbox_int_handler+0x27c>)
   80e12:	4413      	add	r3, r2
   80e14:	f107 0110 	add.w	r1, r7, #16
   80e18:	2218      	movs	r2, #24
   80e1a:	4618      	mov	r0, r3
   80e1c:	4b57      	ldr	r3, [pc, #348]	; (80f7c <mailbox_int_handler+0x280>)
   80e1e:	4798      	blx	r3
					rx_buffer_head = temp;
   80e20:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
   80e24:	b29a      	uxth	r2, r3
   80e26:	4b52      	ldr	r3, [pc, #328]	; (80f70 <mailbox_int_handler+0x274>)
   80e28:	801a      	strh	r2, [r3, #0]
				}
			}
			break;
   80e2a:	e094      	b.n	80f56 <mailbox_int_handler+0x25a>
			case 3: //transmit
			if (tx_buffer_head != tx_buffer_tail)
   80e2c:	4b54      	ldr	r3, [pc, #336]	; (80f80 <mailbox_int_handler+0x284>)
   80e2e:	881b      	ldrh	r3, [r3, #0]
   80e30:	b29a      	uxth	r2, r3
   80e32:	4b54      	ldr	r3, [pc, #336]	; (80f84 <mailbox_int_handler+0x288>)
   80e34:	881b      	ldrh	r3, [r3, #0]
   80e36:	b29b      	uxth	r3, r3
   80e38:	429a      	cmp	r2, r3
   80e3a:	f000 8081 	beq.w	80f40 <mailbox_int_handler+0x244>
			{ //if there is a frame in the queue to send
				mailbox_set_id(p_can, mb, tx_frame_buff[tx_buffer_head].id, tx_frame_buff[tx_buffer_head].extended);
   80e3e:	4b50      	ldr	r3, [pc, #320]	; (80f80 <mailbox_int_handler+0x284>)
   80e40:	881b      	ldrh	r3, [r3, #0]
   80e42:	b29b      	uxth	r3, r3
   80e44:	4619      	mov	r1, r3
   80e46:	4a50      	ldr	r2, [pc, #320]	; (80f88 <mailbox_int_handler+0x28c>)
   80e48:	460b      	mov	r3, r1
   80e4a:	005b      	lsls	r3, r3, #1
   80e4c:	440b      	add	r3, r1
   80e4e:	00db      	lsls	r3, r3, #3
   80e50:	4413      	add	r3, r2
   80e52:	6818      	ldr	r0, [r3, #0]
   80e54:	4b4a      	ldr	r3, [pc, #296]	; (80f80 <mailbox_int_handler+0x284>)
   80e56:	881b      	ldrh	r3, [r3, #0]
   80e58:	b29b      	uxth	r3, r3
   80e5a:	4619      	mov	r1, r3
   80e5c:	4a4a      	ldr	r2, [pc, #296]	; (80f88 <mailbox_int_handler+0x28c>)
   80e5e:	460b      	mov	r3, r1
   80e60:	005b      	lsls	r3, r3, #1
   80e62:	440b      	add	r3, r1
   80e64:	00db      	lsls	r3, r3, #3
   80e66:	4413      	add	r3, r2
   80e68:	330a      	adds	r3, #10
   80e6a:	781b      	ldrb	r3, [r3, #0]
   80e6c:	b2db      	uxtb	r3, r3
   80e6e:	2b00      	cmp	r3, #0
   80e70:	bf14      	ite	ne
   80e72:	2301      	movne	r3, #1
   80e74:	2300      	moveq	r3, #0
   80e76:	b2db      	uxtb	r3, r3
   80e78:	7af9      	ldrb	r1, [r7, #11]
   80e7a:	4602      	mov	r2, r0
   80e7c:	68f8      	ldr	r0, [r7, #12]
   80e7e:	4c43      	ldr	r4, [pc, #268]	; (80f8c <mailbox_int_handler+0x290>)
   80e80:	47a0      	blx	r4
				mailbox_set_datalen(p_can, mb, tx_frame_buff[tx_buffer_head].length);
   80e82:	4b3f      	ldr	r3, [pc, #252]	; (80f80 <mailbox_int_handler+0x284>)
   80e84:	881b      	ldrh	r3, [r3, #0]
   80e86:	b29b      	uxth	r3, r3
   80e88:	4619      	mov	r1, r3
   80e8a:	4a3f      	ldr	r2, [pc, #252]	; (80f88 <mailbox_int_handler+0x28c>)
   80e8c:	460b      	mov	r3, r1
   80e8e:	005b      	lsls	r3, r3, #1
   80e90:	440b      	add	r3, r1
   80e92:	00db      	lsls	r3, r3, #3
   80e94:	4413      	add	r3, r2
   80e96:	330b      	adds	r3, #11
   80e98:	781b      	ldrb	r3, [r3, #0]
   80e9a:	b2da      	uxtb	r2, r3
   80e9c:	7afb      	ldrb	r3, [r7, #11]
   80e9e:	4619      	mov	r1, r3
   80ea0:	68f8      	ldr	r0, [r7, #12]
   80ea2:	4b3b      	ldr	r3, [pc, #236]	; (80f90 <mailbox_int_handler+0x294>)
   80ea4:	4798      	blx	r3
				mailbox_set_priority(p_can, mb, tx_frame_buff[tx_buffer_head].priority);
   80ea6:	4b36      	ldr	r3, [pc, #216]	; (80f80 <mailbox_int_handler+0x284>)
   80ea8:	881b      	ldrh	r3, [r3, #0]
   80eaa:	b29b      	uxth	r3, r3
   80eac:	4619      	mov	r1, r3
   80eae:	4a36      	ldr	r2, [pc, #216]	; (80f88 <mailbox_int_handler+0x28c>)
   80eb0:	460b      	mov	r3, r1
   80eb2:	005b      	lsls	r3, r3, #1
   80eb4:	440b      	add	r3, r1
   80eb6:	00db      	lsls	r3, r3, #3
   80eb8:	4413      	add	r3, r2
   80eba:	3309      	adds	r3, #9
   80ebc:	781b      	ldrb	r3, [r3, #0]
   80ebe:	b2da      	uxtb	r2, r3
   80ec0:	7afb      	ldrb	r3, [r7, #11]
   80ec2:	4619      	mov	r1, r3
   80ec4:	68f8      	ldr	r0, [r7, #12]
   80ec6:	4b33      	ldr	r3, [pc, #204]	; (80f94 <mailbox_int_handler+0x298>)
   80ec8:	4798      	blx	r3
				for (uint8_t cnt = 0; cnt < 8; cnt++)
   80eca:	2300      	movs	r3, #0
   80ecc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
   80ed0:	e01a      	b.n	80f08 <mailbox_int_handler+0x20c>
				mailbox_set_databyte(p_can,mb, cnt, tx_frame_buff[tx_buffer_head].data.bytes[cnt]);
   80ed2:	4b2b      	ldr	r3, [pc, #172]	; (80f80 <mailbox_int_handler+0x284>)
   80ed4:	881b      	ldrh	r3, [r3, #0]
   80ed6:	b29b      	uxth	r3, r3
   80ed8:	4618      	mov	r0, r3
   80eda:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
   80ede:	492a      	ldr	r1, [pc, #168]	; (80f88 <mailbox_int_handler+0x28c>)
   80ee0:	4603      	mov	r3, r0
   80ee2:	005b      	lsls	r3, r3, #1
   80ee4:	4403      	add	r3, r0
   80ee6:	00db      	lsls	r3, r3, #3
   80ee8:	440b      	add	r3, r1
   80eea:	4413      	add	r3, r2
   80eec:	3310      	adds	r3, #16
   80eee:	781b      	ldrb	r3, [r3, #0]
   80ef0:	b2db      	uxtb	r3, r3
   80ef2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
   80ef6:	7af9      	ldrb	r1, [r7, #11]
   80ef8:	68f8      	ldr	r0, [r7, #12]
   80efa:	4c27      	ldr	r4, [pc, #156]	; (80f98 <mailbox_int_handler+0x29c>)
   80efc:	47a0      	blx	r4
				for (uint8_t cnt = 0; cnt < 8; cnt++)
   80efe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
   80f02:	3301      	adds	r3, #1
   80f04:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
   80f08:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
   80f0c:	2b07      	cmp	r3, #7
   80f0e:	d9e0      	bls.n	80ed2 <mailbox_int_handler+0x1d6>
				global_send_transfer_cmd(p_can,(0x1u << mb));
   80f10:	7afb      	ldrb	r3, [r7, #11]
   80f12:	2201      	movs	r2, #1
   80f14:	fa02 f303 	lsl.w	r3, r2, r3
   80f18:	b2db      	uxtb	r3, r3
   80f1a:	4619      	mov	r1, r3
   80f1c:	68f8      	ldr	r0, [r7, #12]
   80f1e:	4b1f      	ldr	r3, [pc, #124]	; (80f9c <mailbox_int_handler+0x2a0>)
   80f20:	4798      	blx	r3
				tx_buffer_head = (tx_buffer_head + 1) % SIZE_TX_BUFFER;
   80f22:	4b17      	ldr	r3, [pc, #92]	; (80f80 <mailbox_int_handler+0x284>)
   80f24:	881b      	ldrh	r3, [r3, #0]
   80f26:	b29b      	uxth	r3, r3
   80f28:	3301      	adds	r3, #1
   80f2a:	425a      	negs	r2, r3
   80f2c:	f003 030f 	and.w	r3, r3, #15
   80f30:	f002 020f 	and.w	r2, r2, #15
   80f34:	bf58      	it	pl
   80f36:	4253      	negpl	r3, r2
   80f38:	b29a      	uxth	r2, r3
   80f3a:	4b11      	ldr	r3, [pc, #68]	; (80f80 <mailbox_int_handler+0x284>)
   80f3c:	801a      	strh	r2, [r3, #0]
			}
			else {
				disable_interrupt(p_can, (0x01 << mb) );
			}
			break;
   80f3e:	e00b      	b.n	80f58 <mailbox_int_handler+0x25c>
				disable_interrupt(p_can, (0x01 << mb) );
   80f40:	7afb      	ldrb	r3, [r7, #11]
   80f42:	2201      	movs	r2, #1
   80f44:	fa02 f303 	lsl.w	r3, r2, r3
   80f48:	4619      	mov	r1, r3
   80f4a:	68f8      	ldr	r0, [r7, #12]
   80f4c:	4b14      	ldr	r3, [pc, #80]	; (80fa0 <mailbox_int_handler+0x2a4>)
   80f4e:	4798      	blx	r3
			break;
   80f50:	e002      	b.n	80f58 <mailbox_int_handler+0x25c>
			case 5: //producer - technically still a transmit buffer
			break;
   80f52:	bf00      	nop
   80f54:	e000      	b.n	80f58 <mailbox_int_handler+0x25c>
			break;
   80f56:	bf00      	nop
		}
	}
}
   80f58:	bf00      	nop
   80f5a:	3734      	adds	r7, #52	; 0x34
   80f5c:	46bd      	mov	sp, r7
   80f5e:	bd90      	pop	{r4, r7, pc}
   80f60:	00080b35 	.word	0x00080b35
   80f64:	400b4000 	.word	0x400b4000
   80f68:	20070e10 	.word	0x20070e10
   80f6c:	20070c64 	.word	0x20070c64
   80f70:	20070c60 	.word	0x20070c60
   80f74:	20070c62 	.word	0x20070c62
   80f78:	20070e38 	.word	0x20070e38
   80f7c:	00086469 	.word	0x00086469
   80f80:	20070c88 	.word	0x20070c88
   80f84:	20071138 	.word	0x20071138
   80f88:	20070c90 	.word	0x20070c90
   80f8c:	00081045 	.word	0x00081045
   80f90:	00081489 	.word	0x00081489
   80f94:	000814e1 	.word	0x000814e1
   80f98:	00081159 	.word	0x00081159
   80f9c:	0008155b 	.word	0x0008155b
   80fa0:	00081541 	.word	0x00081541

00080fa4 <mailbox_set_accept_mask>:
 * \param mask The mask to set
 * \param ext Whether this should be an extended mask or not
 *
 */
void mailbox_set_accept_mask(Can *p_can, uint8_t uc_index, uint32_t mask, bool ext)
{
   80fa4:	b480      	push	{r7}
   80fa6:	b085      	sub	sp, #20
   80fa8:	af00      	add	r7, sp, #0
   80faa:	60f8      	str	r0, [r7, #12]
   80fac:	607a      	str	r2, [r7, #4]
   80fae:	461a      	mov	r2, r3
   80fb0:	460b      	mov	r3, r1
   80fb2:	72fb      	strb	r3, [r7, #11]
   80fb4:	4613      	mov	r3, r2
   80fb6:	72bb      	strb	r3, [r7, #10]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   80fb8:	7afb      	ldrb	r3, [r7, #11]
   80fba:	2b07      	cmp	r3, #7
   80fbc:	d901      	bls.n	80fc2 <mailbox_set_accept_mask+0x1e>
   80fbe:	2307      	movs	r3, #7
   80fc0:	72fb      	strb	r3, [r7, #11]
	if (ext) {
   80fc2:	7abb      	ldrb	r3, [r7, #10]
   80fc4:	2b00      	cmp	r3, #0
   80fc6:	d01a      	beq.n	80ffe <mailbox_set_accept_mask+0x5a>
		p_can->CAN_MB[uc_index].CAN_MAM = mask | CAN_MAM_MIDE;
   80fc8:	7afb      	ldrb	r3, [r7, #11]
   80fca:	687a      	ldr	r2, [r7, #4]
   80fcc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80fd0:	68f9      	ldr	r1, [r7, #12]
   80fd2:	3310      	adds	r3, #16
   80fd4:	015b      	lsls	r3, r3, #5
   80fd6:	440b      	add	r3, r1
   80fd8:	3304      	adds	r3, #4
   80fda:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MID |= CAN_MAM_MIDE;
   80fdc:	7afb      	ldrb	r3, [r7, #11]
   80fde:	7afa      	ldrb	r2, [r7, #11]
   80fe0:	68f9      	ldr	r1, [r7, #12]
   80fe2:	0152      	lsls	r2, r2, #5
   80fe4:	440a      	add	r2, r1
   80fe6:	f502 7202 	add.w	r2, r2, #520	; 0x208
   80fea:	6812      	ldr	r2, [r2, #0]
   80fec:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80ff0:	68f9      	ldr	r1, [r7, #12]
   80ff2:	015b      	lsls	r3, r3, #5
   80ff4:	440b      	add	r3, r1
   80ff6:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80ffa:	601a      	str	r2, [r3, #0]
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = CAN_MAM_MIDvA(mask);
		p_can->CAN_MB[uc_index].CAN_MID &= ~CAN_MAM_MIDE;
	}
}
   80ffc:	e01a      	b.n	81034 <mailbox_set_accept_mask+0x90>
		p_can->CAN_MB[uc_index].CAN_MAM = CAN_MAM_MIDvA(mask);
   80ffe:	7afa      	ldrb	r2, [r7, #11]
   81000:	687b      	ldr	r3, [r7, #4]
   81002:	0499      	lsls	r1, r3, #18
   81004:	4b0e      	ldr	r3, [pc, #56]	; (81040 <mailbox_set_accept_mask+0x9c>)
   81006:	400b      	ands	r3, r1
   81008:	68f9      	ldr	r1, [r7, #12]
   8100a:	3210      	adds	r2, #16
   8100c:	0152      	lsls	r2, r2, #5
   8100e:	440a      	add	r2, r1
   81010:	3204      	adds	r2, #4
   81012:	6013      	str	r3, [r2, #0]
		p_can->CAN_MB[uc_index].CAN_MID &= ~CAN_MAM_MIDE;
   81014:	7afb      	ldrb	r3, [r7, #11]
   81016:	7afa      	ldrb	r2, [r7, #11]
   81018:	68f9      	ldr	r1, [r7, #12]
   8101a:	0152      	lsls	r2, r2, #5
   8101c:	440a      	add	r2, r1
   8101e:	f502 7202 	add.w	r2, r2, #520	; 0x208
   81022:	6812      	ldr	r2, [r2, #0]
   81024:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
   81028:	68f9      	ldr	r1, [r7, #12]
   8102a:	015b      	lsls	r3, r3, #5
   8102c:	440b      	add	r3, r1
   8102e:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81032:	601a      	str	r2, [r3, #0]
}
   81034:	bf00      	nop
   81036:	3714      	adds	r7, #20
   81038:	46bd      	mov	sp, r7
   8103a:	bc80      	pop	{r7}
   8103c:	4770      	bx	lr
   8103e:	bf00      	nop
   81040:	1ffc0000 	.word	0x1ffc0000

00081044 <mailbox_set_id>:
 * \param id The ID to set (11 or 29 bit)
 * \param extended Boolean indicating if this ID should be designated as extended
 *
 */
void mailbox_set_id(Can *p_can, uint8_t uc_index, uint32_t id, bool extended) 
{
   81044:	b480      	push	{r7}
   81046:	b085      	sub	sp, #20
   81048:	af00      	add	r7, sp, #0
   8104a:	60f8      	str	r0, [r7, #12]
   8104c:	607a      	str	r2, [r7, #4]
   8104e:	461a      	mov	r2, r3
   81050:	460b      	mov	r3, r1
   81052:	72fb      	strb	r3, [r7, #11]
   81054:	4613      	mov	r3, r2
   81056:	72bb      	strb	r3, [r7, #10]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   81058:	7afb      	ldrb	r3, [r7, #11]
   8105a:	2b07      	cmp	r3, #7
   8105c:	d901      	bls.n	81062 <mailbox_set_id+0x1e>
   8105e:	2307      	movs	r3, #7
   81060:	72fb      	strb	r3, [r7, #11]
	if (extended) {
   81062:	7abb      	ldrb	r3, [r7, #10]
   81064:	2b00      	cmp	r3, #0
   81066:	d00a      	beq.n	8107e <mailbox_set_id+0x3a>
		p_can->CAN_MB[uc_index].CAN_MID = id | CAN_MID_MIDE;
   81068:	7afb      	ldrb	r3, [r7, #11]
   8106a:	687a      	ldr	r2, [r7, #4]
   8106c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81070:	68f9      	ldr	r1, [r7, #12]
   81072:	015b      	lsls	r3, r3, #5
   81074:	440b      	add	r3, r1
   81076:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8107a:	601a      	str	r2, [r3, #0]
	}
	else {
		p_can->CAN_MB[uc_index].CAN_MID = CAN_MID_MIDvA(id);
	}
}
   8107c:	e00a      	b.n	81094 <mailbox_set_id+0x50>
		p_can->CAN_MB[uc_index].CAN_MID = CAN_MID_MIDvA(id);
   8107e:	7afa      	ldrb	r2, [r7, #11]
   81080:	687b      	ldr	r3, [r7, #4]
   81082:	0499      	lsls	r1, r3, #18
   81084:	4b06      	ldr	r3, [pc, #24]	; (810a0 <mailbox_set_id+0x5c>)
   81086:	400b      	ands	r3, r1
   81088:	68f9      	ldr	r1, [r7, #12]
   8108a:	0152      	lsls	r2, r2, #5
   8108c:	440a      	add	r2, r1
   8108e:	f502 7202 	add.w	r2, r2, #520	; 0x208
   81092:	6013      	str	r3, [r2, #0]
}
   81094:	bf00      	nop
   81096:	3714      	adds	r7, #20
   81098:	46bd      	mov	sp, r7
   8109a:	bc80      	pop	{r7}
   8109c:	4770      	bx	lr
   8109e:	bf00      	nop
   810a0:	1ffc0000 	.word	0x1ffc0000

000810a4 <mailbox_set_mode>:
 *
 * \Note Modes: 0 = Disabled, 1 = RX, 2 = RX with overwrite
 * 3 = TX, 4 = consumer 5 = producer
 */
void mailbox_set_mode(Can *p_can, uint8_t uc_index, uint8_t mode) 
{
   810a4:	b480      	push	{r7}
   810a6:	b083      	sub	sp, #12
   810a8:	af00      	add	r7, sp, #0
   810aa:	6078      	str	r0, [r7, #4]
   810ac:	460b      	mov	r3, r1
   810ae:	70fb      	strb	r3, [r7, #3]
   810b0:	4613      	mov	r3, r2
   810b2:	70bb      	strb	r3, [r7, #2]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   810b4:	78fb      	ldrb	r3, [r7, #3]
   810b6:	2b07      	cmp	r3, #7
   810b8:	d901      	bls.n	810be <mailbox_set_mode+0x1a>
   810ba:	2307      	movs	r3, #7
   810bc:	70fb      	strb	r3, [r7, #3]
	if (mode > 5) mode = 0; //set disabled on invalid mode
   810be:	78bb      	ldrb	r3, [r7, #2]
   810c0:	2b05      	cmp	r3, #5
   810c2:	d901      	bls.n	810c8 <mailbox_set_mode+0x24>
   810c4:	2300      	movs	r3, #0
   810c6:	70bb      	strb	r3, [r7, #2]
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   810c8:	78fb      	ldrb	r3, [r7, #3]
   810ca:	78fa      	ldrb	r2, [r7, #3]
   810cc:	6879      	ldr	r1, [r7, #4]
   810ce:	3210      	adds	r2, #16
   810d0:	0152      	lsls	r2, r2, #5
   810d2:	440a      	add	r2, r1
   810d4:	6812      	ldr	r2, [r2, #0]
   810d6:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
		~CAN_MMR_MOT_Msk) | (mode << CAN_MMR_MOT_Pos);
   810da:	78b9      	ldrb	r1, [r7, #2]
   810dc:	0609      	lsls	r1, r1, #24
   810de:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   810e0:	6879      	ldr	r1, [r7, #4]
   810e2:	3310      	adds	r3, #16
   810e4:	015b      	lsls	r3, r3, #5
   810e6:	440b      	add	r3, r1
   810e8:	601a      	str	r2, [r3, #0]
}
   810ea:	bf00      	nop
   810ec:	370c      	adds	r7, #12
   810ee:	46bd      	mov	sp, r7
   810f0:	bc80      	pop	{r7}
   810f2:	4770      	bx	lr

000810f4 <mailbox_get_mode>:
 *
 * \retval Mode of mailbox
 *
 */
uint8_t mailbox_get_mode(Can *p_can, uint8_t uc_index) 
{
   810f4:	b480      	push	{r7}
   810f6:	b083      	sub	sp, #12
   810f8:	af00      	add	r7, sp, #0
   810fa:	6078      	str	r0, [r7, #4]
   810fc:	460b      	mov	r3, r1
   810fe:	70fb      	strb	r3, [r7, #3]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   81100:	78fb      	ldrb	r3, [r7, #3]
   81102:	2b07      	cmp	r3, #7
   81104:	d901      	bls.n	8110a <mailbox_get_mode+0x16>
   81106:	2307      	movs	r3, #7
   81108:	70fb      	strb	r3, [r7, #3]
	return (uint8_t)(p_can->CAN_MB[uc_index].CAN_MMR >> CAN_MMR_MOT_Pos) & 0x7;
   8110a:	78fb      	ldrb	r3, [r7, #3]
   8110c:	687a      	ldr	r2, [r7, #4]
   8110e:	3310      	adds	r3, #16
   81110:	015b      	lsls	r3, r3, #5
   81112:	4413      	add	r3, r2
   81114:	681b      	ldr	r3, [r3, #0]
   81116:	0e1b      	lsrs	r3, r3, #24
   81118:	b2db      	uxtb	r3, r3
   8111a:	f003 0307 	and.w	r3, r3, #7
   8111e:	b2db      	uxtb	r3, r3
}
   81120:	4618      	mov	r0, r3
   81122:	370c      	adds	r7, #12
   81124:	46bd      	mov	sp, r7
   81126:	bc80      	pop	{r7}
   81128:	4770      	bx	lr

0008112a <mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t mailbox_get_status(Can *p_can , uint8_t uc_index)
{
   8112a:	b480      	push	{r7}
   8112c:	b083      	sub	sp, #12
   8112e:	af00      	add	r7, sp, #0
   81130:	6078      	str	r0, [r7, #4]
   81132:	460b      	mov	r3, r1
   81134:	70fb      	strb	r3, [r7, #3]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   81136:	78fb      	ldrb	r3, [r7, #3]
   81138:	2b07      	cmp	r3, #7
   8113a:	d901      	bls.n	81140 <mailbox_get_status+0x16>
   8113c:	2307      	movs	r3, #7
   8113e:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   81140:	78fb      	ldrb	r3, [r7, #3]
   81142:	687a      	ldr	r2, [r7, #4]
   81144:	015b      	lsls	r3, r3, #5
   81146:	4413      	add	r3, r2
   81148:	f503 7304 	add.w	r3, r3, #528	; 0x210
   8114c:	681b      	ldr	r3, [r3, #0]
}
   8114e:	4618      	mov	r0, r3
   81150:	370c      	adds	r7, #12
   81152:	46bd      	mov	sp, r7
   81154:	bc80      	pop	{r7}
   81156:	4770      	bx	lr

00081158 <mailbox_set_databyte>:
 * \param bytepos Which byte to set (0-7)
 * \param val The byte value to set
 *
 */
void mailbox_set_databyte(Can *p_can  , uint8_t uc_index, uint8_t bytepos, uint8_t val)
{
   81158:	b480      	push	{r7}
   8115a:	b085      	sub	sp, #20
   8115c:	af00      	add	r7, sp, #0
   8115e:	6078      	str	r0, [r7, #4]
   81160:	4608      	mov	r0, r1
   81162:	4611      	mov	r1, r2
   81164:	461a      	mov	r2, r3
   81166:	4603      	mov	r3, r0
   81168:	70fb      	strb	r3, [r7, #3]
   8116a:	460b      	mov	r3, r1
   8116c:	70bb      	strb	r3, [r7, #2]
   8116e:	4613      	mov	r3, r2
   81170:	707b      	strb	r3, [r7, #1]
	uint8_t shift; //how many bits to shift
	uint32_t working;  //working copy of the relevant data int
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   81172:	78fb      	ldrb	r3, [r7, #3]
   81174:	2b07      	cmp	r3, #7
   81176:	d901      	bls.n	8117c <mailbox_set_databyte+0x24>
   81178:	2307      	movs	r3, #7
   8117a:	70fb      	strb	r3, [r7, #3]
	if (bytepos > 7) bytepos = 7;
   8117c:	78bb      	ldrb	r3, [r7, #2]
   8117e:	2b07      	cmp	r3, #7
   81180:	d901      	bls.n	81186 <mailbox_set_databyte+0x2e>
   81182:	2307      	movs	r3, #7
   81184:	70bb      	strb	r3, [r7, #2]
	shift = 8 * (bytepos & 3); //how many bytes to shift up into position
   81186:	78bb      	ldrb	r3, [r7, #2]
   81188:	f003 0303 	and.w	r3, r3, #3
   8118c:	b2db      	uxtb	r3, r3
   8118e:	00db      	lsls	r3, r3, #3
   81190:	73fb      	strb	r3, [r7, #15]
	if (bytepos < 4) { //low data block
   81192:	78bb      	ldrb	r3, [r7, #2]
   81194:	2b03      	cmp	r3, #3
   81196:	d81e      	bhi.n	811d6 <mailbox_set_databyte+0x7e>
		working = p_can->CAN_MB[uc_index].CAN_MDL & ~(255 << shift); //mask out where we have to be
   81198:	78fb      	ldrb	r3, [r7, #3]
   8119a:	687a      	ldr	r2, [r7, #4]
   8119c:	015b      	lsls	r3, r3, #5
   8119e:	4413      	add	r3, r2
   811a0:	f503 7305 	add.w	r3, r3, #532	; 0x214
   811a4:	681b      	ldr	r3, [r3, #0]
   811a6:	7bfa      	ldrb	r2, [r7, #15]
   811a8:	21ff      	movs	r1, #255	; 0xff
   811aa:	fa01 f202 	lsl.w	r2, r1, r2
   811ae:	43d2      	mvns	r2, r2
   811b0:	4013      	ands	r3, r2
   811b2:	60bb      	str	r3, [r7, #8]
		working |= (val << shift);
   811b4:	787a      	ldrb	r2, [r7, #1]
   811b6:	7bfb      	ldrb	r3, [r7, #15]
   811b8:	fa02 f303 	lsl.w	r3, r2, r3
   811bc:	461a      	mov	r2, r3
   811be:	68bb      	ldr	r3, [r7, #8]
   811c0:	4313      	orrs	r3, r2
   811c2:	60bb      	str	r3, [r7, #8]
		p_can->CAN_MB[uc_index].CAN_MDL = working;
   811c4:	78fb      	ldrb	r3, [r7, #3]
   811c6:	687a      	ldr	r2, [r7, #4]
   811c8:	015b      	lsls	r3, r3, #5
   811ca:	4413      	add	r3, r2
   811cc:	f503 7305 	add.w	r3, r3, #532	; 0x214
   811d0:	68ba      	ldr	r2, [r7, #8]
   811d2:	601a      	str	r2, [r3, #0]
	else { //high data block
		working = p_can->CAN_MB[uc_index].CAN_MDH & ~(255 << shift); //mask out where we have to be
		working |= (val << shift);
		p_can->CAN_MB[uc_index].CAN_MDH = working;
	}
}
   811d4:	e01d      	b.n	81212 <mailbox_set_databyte+0xba>
		working = p_can->CAN_MB[uc_index].CAN_MDH & ~(255 << shift); //mask out where we have to be
   811d6:	78fb      	ldrb	r3, [r7, #3]
   811d8:	687a      	ldr	r2, [r7, #4]
   811da:	015b      	lsls	r3, r3, #5
   811dc:	4413      	add	r3, r2
   811de:	f503 7306 	add.w	r3, r3, #536	; 0x218
   811e2:	681b      	ldr	r3, [r3, #0]
   811e4:	7bfa      	ldrb	r2, [r7, #15]
   811e6:	21ff      	movs	r1, #255	; 0xff
   811e8:	fa01 f202 	lsl.w	r2, r1, r2
   811ec:	43d2      	mvns	r2, r2
   811ee:	4013      	ands	r3, r2
   811f0:	60bb      	str	r3, [r7, #8]
		working |= (val << shift);
   811f2:	787a      	ldrb	r2, [r7, #1]
   811f4:	7bfb      	ldrb	r3, [r7, #15]
   811f6:	fa02 f303 	lsl.w	r3, r2, r3
   811fa:	461a      	mov	r2, r3
   811fc:	68bb      	ldr	r3, [r7, #8]
   811fe:	4313      	orrs	r3, r2
   81200:	60bb      	str	r3, [r7, #8]
		p_can->CAN_MB[uc_index].CAN_MDH = working;
   81202:	78fb      	ldrb	r3, [r7, #3]
   81204:	687a      	ldr	r2, [r7, #4]
   81206:	015b      	lsls	r3, r3, #5
   81208:	4413      	add	r3, r2
   8120a:	f503 7306 	add.w	r3, r3, #536	; 0x218
   8120e:	68ba      	ldr	r2, [r7, #8]
   81210:	601a      	str	r2, [r3, #0]
}
   81212:	bf00      	nop
   81214:	3714      	adds	r7, #20
   81216:	46bd      	mov	sp, r7
   81218:	bc80      	pop	{r7}
   8121a:	4770      	bx	lr

0008121c <get_timestamp_value>:
 *
 *
 * \retval The timestamp value.
 */
uint32_t get_timestamp_value(Can *p_can  )
{
   8121c:	b480      	push	{r7}
   8121e:	b083      	sub	sp, #12
   81220:	af00      	add	r7, sp, #0
   81222:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_TIMESTP);
   81224:	687b      	ldr	r3, [r7, #4]
   81226:	69db      	ldr	r3, [r3, #28]
}
   81228:	4618      	mov	r0, r3
   8122a:	370c      	adds	r7, #12
   8122c:	46bd      	mov	sp, r7
   8122e:	bc80      	pop	{r7}
   81230:	4770      	bx	lr

00081232 <mailbox_init>:
 * \brief Initialize the mailbox to a default, known state.
 *
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void mailbox_init(Can *p_can, uint8_t uc_index)
{
   81232:	b480      	push	{r7}
   81234:	b083      	sub	sp, #12
   81236:	af00      	add	r7, sp, #0
   81238:	6078      	str	r0, [r7, #4]
   8123a:	460b      	mov	r3, r1
   8123c:	70fb      	strb	r3, [r7, #3]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   8123e:	78fb      	ldrb	r3, [r7, #3]
   81240:	2b07      	cmp	r3, #7
   81242:	d901      	bls.n	81248 <mailbox_init+0x16>
   81244:	2307      	movs	r3, #7
   81246:	70fb      	strb	r3, [r7, #3]
	p_can->CAN_MB[uc_index].CAN_MMR = 0;
   81248:	78fb      	ldrb	r3, [r7, #3]
   8124a:	687a      	ldr	r2, [r7, #4]
   8124c:	3310      	adds	r3, #16
   8124e:	015b      	lsls	r3, r3, #5
   81250:	4413      	add	r3, r2
   81252:	2200      	movs	r2, #0
   81254:	601a      	str	r2, [r3, #0]
	p_can->CAN_MB[uc_index].CAN_MAM = 0;
   81256:	78fb      	ldrb	r3, [r7, #3]
   81258:	687a      	ldr	r2, [r7, #4]
   8125a:	3310      	adds	r3, #16
   8125c:	015b      	lsls	r3, r3, #5
   8125e:	4413      	add	r3, r2
   81260:	3304      	adds	r3, #4
   81262:	2200      	movs	r2, #0
   81264:	601a      	str	r2, [r3, #0]
	p_can->CAN_MB[uc_index].CAN_MID = 0;
   81266:	78fb      	ldrb	r3, [r7, #3]
   81268:	687a      	ldr	r2, [r7, #4]
   8126a:	015b      	lsls	r3, r3, #5
   8126c:	4413      	add	r3, r2
   8126e:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81272:	2200      	movs	r2, #0
   81274:	601a      	str	r2, [r3, #0]
	p_can->CAN_MB[uc_index].CAN_MDL = 0;
   81276:	78fb      	ldrb	r3, [r7, #3]
   81278:	687a      	ldr	r2, [r7, #4]
   8127a:	015b      	lsls	r3, r3, #5
   8127c:	4413      	add	r3, r2
   8127e:	f503 7305 	add.w	r3, r3, #532	; 0x214
   81282:	2200      	movs	r2, #0
   81284:	601a      	str	r2, [r3, #0]
	p_can->CAN_MB[uc_index].CAN_MDH = 0;
   81286:	78fb      	ldrb	r3, [r7, #3]
   81288:	687a      	ldr	r2, [r7, #4]
   8128a:	015b      	lsls	r3, r3, #5
   8128c:	4413      	add	r3, r2
   8128e:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81292:	2200      	movs	r2, #0
   81294:	601a      	str	r2, [r3, #0]
	p_can->CAN_MB[uc_index].CAN_MCR = 0;
   81296:	78fb      	ldrb	r3, [r7, #3]
   81298:	687a      	ldr	r2, [r7, #4]
   8129a:	015b      	lsls	r3, r3, #5
   8129c:	4413      	add	r3, r2
   8129e:	f503 7307 	add.w	r3, r3, #540	; 0x21c
   812a2:	2200      	movs	r2, #0
   812a4:	601a      	str	r2, [r3, #0]
}
   812a6:	bf00      	nop
   812a8:	370c      	adds	r7, #12
   812aa:	46bd      	mov	sp, r7
   812ac:	bc80      	pop	{r7}
   812ae:	4770      	bx	lr

000812b0 <reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param m_pCan Pointer to a CAN peripheral instance.
 */
void reset_all_mailbox(Can *p_can)
{
   812b0:	b580      	push	{r7, lr}
   812b2:	b084      	sub	sp, #16
   812b4:	af00      	add	r7, sp, #0
   812b6:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {		
   812b8:	2300      	movs	r3, #0
   812ba:	73fb      	strb	r3, [r7, #15]
   812bc:	e007      	b.n	812ce <reset_all_mailbox+0x1e>
		mailbox_init(p_can, i);
   812be:	7bfb      	ldrb	r3, [r7, #15]
   812c0:	4619      	mov	r1, r3
   812c2:	6878      	ldr	r0, [r7, #4]
   812c4:	4b05      	ldr	r3, [pc, #20]	; (812dc <reset_all_mailbox+0x2c>)
   812c6:	4798      	blx	r3
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {		
   812c8:	7bfb      	ldrb	r3, [r7, #15]
   812ca:	3301      	adds	r3, #1
   812cc:	73fb      	strb	r3, [r7, #15]
   812ce:	7bfb      	ldrb	r3, [r7, #15]
   812d0:	2b07      	cmp	r3, #7
   812d2:	d9f4      	bls.n	812be <reset_all_mailbox+0xe>
	}
}
   812d4:	bf00      	nop
   812d6:	3710      	adds	r7, #16
   812d8:	46bd      	mov	sp, r7
   812da:	bd80      	pop	{r7, pc}
   812dc:	00081233 	.word	0x00081233

000812e0 <sendFrame>:
 * if necessary.
 * 
 * Returns whether sending/queueing succeeded. Will not smash the queue if it gets full.
 */
bool sendFrame(Can *p_can, CAN_FRAME* txFrame) 
{
   812e0:	b590      	push	{r4, r7, lr}
   812e2:	b085      	sub	sp, #20
   812e4:	af00      	add	r7, sp, #0
   812e6:	6078      	str	r0, [r7, #4]
   812e8:	6039      	str	r1, [r7, #0]
	//void disable_interrupt(Can *p_can, uint32_t dw_mask);
	
	for (int i = 0; i < 8; i++) {
   812ea:	2300      	movs	r3, #0
   812ec:	60fb      	str	r3, [r7, #12]
   812ee:	e05c      	b.n	813aa <sendFrame+0xca>
		if (((p_can->CAN_MB[i].CAN_MMR >> 24) & 7) == CAN_MB_TX_MODE)
   812f0:	687a      	ldr	r2, [r7, #4]
   812f2:	68fb      	ldr	r3, [r7, #12]
   812f4:	3310      	adds	r3, #16
   812f6:	015b      	lsls	r3, r3, #5
   812f8:	4413      	add	r3, r2
   812fa:	681b      	ldr	r3, [r3, #0]
   812fc:	0e1b      	lsrs	r3, r3, #24
   812fe:	f003 0307 	and.w	r3, r3, #7
   81302:	2b03      	cmp	r3, #3
   81304:	d14e      	bne.n	813a4 <sendFrame+0xc4>
		{//is this mailbox set up as a TX box?
			if (p_can->CAN_MB[i].CAN_MSR & CAN_MSR_MRDY) 
   81306:	687a      	ldr	r2, [r7, #4]
   81308:	68fb      	ldr	r3, [r7, #12]
   8130a:	015b      	lsls	r3, r3, #5
   8130c:	4413      	add	r3, r2
   8130e:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81312:	681b      	ldr	r3, [r3, #0]
   81314:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   81318:	2b00      	cmp	r3, #0
   8131a:	d043      	beq.n	813a4 <sendFrame+0xc4>
			{//is it also available (not sending anything?)
				mailbox_set_id(p_can, i, txFrame->id, txFrame->extended);
   8131c:	68fb      	ldr	r3, [r7, #12]
   8131e:	b2d9      	uxtb	r1, r3
   81320:	683b      	ldr	r3, [r7, #0]
   81322:	681a      	ldr	r2, [r3, #0]
   81324:	683b      	ldr	r3, [r7, #0]
   81326:	7a9b      	ldrb	r3, [r3, #10]
   81328:	2b00      	cmp	r3, #0
   8132a:	bf14      	ite	ne
   8132c:	2301      	movne	r3, #1
   8132e:	2300      	moveq	r3, #0
   81330:	b2db      	uxtb	r3, r3
   81332:	6878      	ldr	r0, [r7, #4]
   81334:	4c4b      	ldr	r4, [pc, #300]	; (81464 <sendFrame+0x184>)
   81336:	47a0      	blx	r4
				mailbox_set_datalen(p_can,i, txFrame->length);
   81338:	68fb      	ldr	r3, [r7, #12]
   8133a:	b2d9      	uxtb	r1, r3
   8133c:	683b      	ldr	r3, [r7, #0]
   8133e:	7adb      	ldrb	r3, [r3, #11]
   81340:	461a      	mov	r2, r3
   81342:	6878      	ldr	r0, [r7, #4]
   81344:	4b48      	ldr	r3, [pc, #288]	; (81468 <sendFrame+0x188>)
   81346:	4798      	blx	r3
				mailbox_set_priority(p_can,i, txFrame->priority);
   81348:	68fb      	ldr	r3, [r7, #12]
   8134a:	b2d9      	uxtb	r1, r3
   8134c:	683b      	ldr	r3, [r7, #0]
   8134e:	7a5b      	ldrb	r3, [r3, #9]
   81350:	461a      	mov	r2, r3
   81352:	6878      	ldr	r0, [r7, #4]
   81354:	4b45      	ldr	r3, [pc, #276]	; (8146c <sendFrame+0x18c>)
   81356:	4798      	blx	r3
				for (uint8_t cnt = 0; cnt < 8; cnt++)
   81358:	2300      	movs	r3, #0
   8135a:	72fb      	strb	r3, [r7, #11]
   8135c:	e00c      	b.n	81378 <sendFrame+0x98>
				{    
					mailbox_set_databyte(p_can, i, cnt, txFrame->data.bytes[cnt]);
   8135e:	68fb      	ldr	r3, [r7, #12]
   81360:	b2d9      	uxtb	r1, r3
   81362:	7afb      	ldrb	r3, [r7, #11]
   81364:	683a      	ldr	r2, [r7, #0]
   81366:	4413      	add	r3, r2
   81368:	7c1b      	ldrb	r3, [r3, #16]
   8136a:	7afa      	ldrb	r2, [r7, #11]
   8136c:	6878      	ldr	r0, [r7, #4]
   8136e:	4c40      	ldr	r4, [pc, #256]	; (81470 <sendFrame+0x190>)
   81370:	47a0      	blx	r4
				for (uint8_t cnt = 0; cnt < 8; cnt++)
   81372:	7afb      	ldrb	r3, [r7, #11]
   81374:	3301      	adds	r3, #1
   81376:	72fb      	strb	r3, [r7, #11]
   81378:	7afb      	ldrb	r3, [r7, #11]
   8137a:	2b07      	cmp	r3, #7
   8137c:	d9ef      	bls.n	8135e <sendFrame+0x7e>
				}       
				enable_interrupt(p_can, 0x01u << i); //enable the TX interrupt for this box
   8137e:	2201      	movs	r2, #1
   81380:	68fb      	ldr	r3, [r7, #12]
   81382:	fa02 f303 	lsl.w	r3, r2, r3
   81386:	4619      	mov	r1, r3
   81388:	6878      	ldr	r0, [r7, #4]
   8138a:	4b3a      	ldr	r3, [pc, #232]	; (81474 <sendFrame+0x194>)
   8138c:	4798      	blx	r3
				global_send_transfer_cmd(p_can, (0x1u << i));
   8138e:	2201      	movs	r2, #1
   81390:	68fb      	ldr	r3, [r7, #12]
   81392:	fa02 f303 	lsl.w	r3, r2, r3
   81396:	b2db      	uxtb	r3, r3
   81398:	4619      	mov	r1, r3
   8139a:	6878      	ldr	r0, [r7, #4]
   8139c:	4b36      	ldr	r3, [pc, #216]	; (81478 <sendFrame+0x198>)
   8139e:	4798      	blx	r3
				return true; //we've sent it. mission accomplished.
   813a0:	2301      	movs	r3, #1
   813a2:	e05a      	b.n	8145a <sendFrame+0x17a>
	for (int i = 0; i < 8; i++) {
   813a4:	68fb      	ldr	r3, [r7, #12]
   813a6:	3301      	adds	r3, #1
   813a8:	60fb      	str	r3, [r7, #12]
   813aa:	68fb      	ldr	r3, [r7, #12]
   813ac:	2b07      	cmp	r3, #7
   813ae:	dd9f      	ble.n	812f0 <sendFrame+0x10>
	
    //if execution got to this point then no free mailbox was found above
    //so, queue the frame if possible. But, don't increment the 
	//tail if it would smash into the head and kill the queue.
	uint8_t temp;
	temp = (tx_buffer_tail + 1) % SIZE_TX_BUFFER;
   813b0:	4b32      	ldr	r3, [pc, #200]	; (8147c <sendFrame+0x19c>)
   813b2:	881b      	ldrh	r3, [r3, #0]
   813b4:	b29b      	uxth	r3, r3
   813b6:	3301      	adds	r3, #1
   813b8:	425a      	negs	r2, r3
   813ba:	f003 030f 	and.w	r3, r3, #15
   813be:	f002 020f 	and.w	r2, r2, #15
   813c2:	bf58      	it	pl
   813c4:	4253      	negpl	r3, r2
   813c6:	72bb      	strb	r3, [r7, #10]
	if (temp == tx_buffer_head) return false;
   813c8:	7abb      	ldrb	r3, [r7, #10]
   813ca:	b29a      	uxth	r2, r3
   813cc:	4b2c      	ldr	r3, [pc, #176]	; (81480 <sendFrame+0x1a0>)
   813ce:	881b      	ldrh	r3, [r3, #0]
   813d0:	b29b      	uxth	r3, r3
   813d2:	429a      	cmp	r2, r3
   813d4:	d101      	bne.n	813da <sendFrame+0xfa>
   813d6:	2300      	movs	r3, #0
   813d8:	e03f      	b.n	8145a <sendFrame+0x17a>
    tx_frame_buff[tx_buffer_tail].id = txFrame->id;
   813da:	4b28      	ldr	r3, [pc, #160]	; (8147c <sendFrame+0x19c>)
   813dc:	881b      	ldrh	r3, [r3, #0]
   813de:	b29b      	uxth	r3, r3
   813e0:	4618      	mov	r0, r3
   813e2:	683b      	ldr	r3, [r7, #0]
   813e4:	681a      	ldr	r2, [r3, #0]
   813e6:	4927      	ldr	r1, [pc, #156]	; (81484 <sendFrame+0x1a4>)
   813e8:	4603      	mov	r3, r0
   813ea:	005b      	lsls	r3, r3, #1
   813ec:	4403      	add	r3, r0
   813ee:	00db      	lsls	r3, r3, #3
   813f0:	440b      	add	r3, r1
   813f2:	601a      	str	r2, [r3, #0]
    tx_frame_buff[tx_buffer_tail].extended = txFrame->extended;
   813f4:	4b21      	ldr	r3, [pc, #132]	; (8147c <sendFrame+0x19c>)
   813f6:	881b      	ldrh	r3, [r3, #0]
   813f8:	b29b      	uxth	r3, r3
   813fa:	4619      	mov	r1, r3
   813fc:	683b      	ldr	r3, [r7, #0]
   813fe:	7a98      	ldrb	r0, [r3, #10]
   81400:	4a20      	ldr	r2, [pc, #128]	; (81484 <sendFrame+0x1a4>)
   81402:	460b      	mov	r3, r1
   81404:	005b      	lsls	r3, r3, #1
   81406:	440b      	add	r3, r1
   81408:	00db      	lsls	r3, r3, #3
   8140a:	4413      	add	r3, r2
   8140c:	330a      	adds	r3, #10
   8140e:	4602      	mov	r2, r0
   81410:	701a      	strb	r2, [r3, #0]
    tx_frame_buff[tx_buffer_tail].length = txFrame->length;
   81412:	4b1a      	ldr	r3, [pc, #104]	; (8147c <sendFrame+0x19c>)
   81414:	881b      	ldrh	r3, [r3, #0]
   81416:	b29b      	uxth	r3, r3
   81418:	4619      	mov	r1, r3
   8141a:	683b      	ldr	r3, [r7, #0]
   8141c:	7ad8      	ldrb	r0, [r3, #11]
   8141e:	4a19      	ldr	r2, [pc, #100]	; (81484 <sendFrame+0x1a4>)
   81420:	460b      	mov	r3, r1
   81422:	005b      	lsls	r3, r3, #1
   81424:	440b      	add	r3, r1
   81426:	00db      	lsls	r3, r3, #3
   81428:	4413      	add	r3, r2
   8142a:	330b      	adds	r3, #11
   8142c:	4602      	mov	r2, r0
   8142e:	701a      	strb	r2, [r3, #0]
    tx_frame_buff[tx_buffer_tail].data.value = txFrame->data.value;
   81430:	4b12      	ldr	r3, [pc, #72]	; (8147c <sendFrame+0x19c>)
   81432:	881b      	ldrh	r3, [r3, #0]
   81434:	b29b      	uxth	r3, r3
   81436:	461c      	mov	r4, r3
   81438:	683b      	ldr	r3, [r7, #0]
   8143a:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   8143e:	4811      	ldr	r0, [pc, #68]	; (81484 <sendFrame+0x1a4>)
   81440:	4623      	mov	r3, r4
   81442:	005b      	lsls	r3, r3, #1
   81444:	4423      	add	r3, r4
   81446:	00db      	lsls	r3, r3, #3
   81448:	4403      	add	r3, r0
   8144a:	3310      	adds	r3, #16
   8144c:	e9c3 1200 	strd	r1, r2, [r3]
    tx_buffer_tail = temp;
   81450:	7abb      	ldrb	r3, [r7, #10]
   81452:	b29a      	uxth	r2, r3
   81454:	4b09      	ldr	r3, [pc, #36]	; (8147c <sendFrame+0x19c>)
   81456:	801a      	strh	r2, [r3, #0]
	return true;
   81458:	2301      	movs	r3, #1
}
   8145a:	4618      	mov	r0, r3
   8145c:	3714      	adds	r7, #20
   8145e:	46bd      	mov	sp, r7
   81460:	bd90      	pop	{r4, r7, pc}
   81462:	bf00      	nop
   81464:	00081045 	.word	0x00081045
   81468:	00081489 	.word	0x00081489
   8146c:	000814e1 	.word	0x000814e1
   81470:	00081159 	.word	0x00081159
   81474:	00081527 	.word	0x00081527
   81478:	0008155b 	.word	0x0008155b
   8147c:	20071138 	.word	0x20071138
   81480:	20070c88 	.word	0x20070c88
   81484:	20070c90 	.word	0x20070c90

00081488 <mailbox_set_datalen>:
 * \param uc_index Which mailbox? (0-7)
 * \param dlen The number of data bytes to use (0-8)
 *
 */
void mailbox_set_datalen(Can *p_can, uint8_t uc_index, uint8_t dlen)
{
   81488:	b480      	push	{r7}
   8148a:	b083      	sub	sp, #12
   8148c:	af00      	add	r7, sp, #0
   8148e:	6078      	str	r0, [r7, #4]
   81490:	460b      	mov	r3, r1
   81492:	70fb      	strb	r3, [r7, #3]
   81494:	4613      	mov	r3, r2
   81496:	70bb      	strb	r3, [r7, #2]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   81498:	78fb      	ldrb	r3, [r7, #3]
   8149a:	2b07      	cmp	r3, #7
   8149c:	d901      	bls.n	814a2 <mailbox_set_datalen+0x1a>
   8149e:	2307      	movs	r3, #7
   814a0:	70fb      	strb	r3, [r7, #3]
	if (dlen > 8) dlen = 8;
   814a2:	78bb      	ldrb	r3, [r7, #2]
   814a4:	2b08      	cmp	r3, #8
   814a6:	d901      	bls.n	814ac <mailbox_set_datalen+0x24>
   814a8:	2308      	movs	r3, #8
   814aa:	70bb      	strb	r3, [r7, #2]
	p_can->CAN_MB[uc_index].CAN_MCR = (p_can->CAN_MB[uc_index].CAN_MCR &
   814ac:	78fb      	ldrb	r3, [r7, #3]
   814ae:	78fa      	ldrb	r2, [r7, #3]
   814b0:	6879      	ldr	r1, [r7, #4]
   814b2:	0152      	lsls	r2, r2, #5
   814b4:	440a      	add	r2, r1
   814b6:	f502 7207 	add.w	r2, r2, #540	; 0x21c
   814ba:	6812      	ldr	r2, [r2, #0]
   814bc:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
			~CAN_MCR_MDLC_Msk) | CAN_MCR_MDLC(dlen);
   814c0:	78ba      	ldrb	r2, [r7, #2]
   814c2:	0412      	lsls	r2, r2, #16
   814c4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   814c8:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MCR = (p_can->CAN_MB[uc_index].CAN_MCR &
   814ca:	6879      	ldr	r1, [r7, #4]
   814cc:	015b      	lsls	r3, r3, #5
   814ce:	440b      	add	r3, r1
   814d0:	f503 7307 	add.w	r3, r3, #540	; 0x21c
   814d4:	601a      	str	r2, [r3, #0]
}
   814d6:	bf00      	nop
   814d8:	370c      	adds	r7, #12
   814da:	46bd      	mov	sp, r7
   814dc:	bc80      	pop	{r7}
   814de:	4770      	bx	lr

000814e0 <mailbox_set_priority>:
 * \param uc_index The mailbox to use
 * \param pri The priority to set (0-15 in descending priority)
 *
 */
void mailbox_set_priority(Can *p_can, uint8_t uc_index, uint8_t pri) 
{
   814e0:	b480      	push	{r7}
   814e2:	b083      	sub	sp, #12
   814e4:	af00      	add	r7, sp, #0
   814e6:	6078      	str	r0, [r7, #4]
   814e8:	460b      	mov	r3, r1
   814ea:	70fb      	strb	r3, [r7, #3]
   814ec:	4613      	mov	r3, r2
   814ee:	70bb      	strb	r3, [r7, #2]
	if (uc_index > CANMB_NUMBER-1) uc_index = CANMB_NUMBER-1;
   814f0:	78fb      	ldrb	r3, [r7, #3]
   814f2:	2b07      	cmp	r3, #7
   814f4:	d901      	bls.n	814fa <mailbox_set_priority+0x1a>
   814f6:	2307      	movs	r3, #7
   814f8:	70fb      	strb	r3, [r7, #3]
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR & ~CAN_MMR_PRIOR_Msk) | (pri << CAN_MMR_PRIOR_Pos);
   814fa:	78fb      	ldrb	r3, [r7, #3]
   814fc:	78fa      	ldrb	r2, [r7, #3]
   814fe:	6879      	ldr	r1, [r7, #4]
   81500:	3210      	adds	r2, #16
   81502:	0152      	lsls	r2, r2, #5
   81504:	440a      	add	r2, r1
   81506:	6812      	ldr	r2, [r2, #0]
   81508:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
   8150c:	78b9      	ldrb	r1, [r7, #2]
   8150e:	0409      	lsls	r1, r1, #16
   81510:	430a      	orrs	r2, r1
   81512:	6879      	ldr	r1, [r7, #4]
   81514:	3310      	adds	r3, #16
   81516:	015b      	lsls	r3, r3, #5
   81518:	440b      	add	r3, r1
   8151a:	601a      	str	r2, [r3, #0]
}
   8151c:	bf00      	nop
   8151e:	370c      	adds	r7, #12
   81520:	46bd      	mov	sp, r7
   81522:	bc80      	pop	{r7}
   81524:	4770      	bx	lr

00081526 <enable_interrupt>:
 * \brief Enable CAN interrupt.
 *
 * \param dw_mask Interrupt to be enabled.
 */
void enable_interrupt(Can *p_can, uint32_t dw_mask)
{
   81526:	b480      	push	{r7}
   81528:	b083      	sub	sp, #12
   8152a:	af00      	add	r7, sp, #0
   8152c:	6078      	str	r0, [r7, #4]
   8152e:	6039      	str	r1, [r7, #0]
	p_can->CAN_IER = dw_mask;
   81530:	687b      	ldr	r3, [r7, #4]
   81532:	683a      	ldr	r2, [r7, #0]
   81534:	605a      	str	r2, [r3, #4]
}
   81536:	bf00      	nop
   81538:	370c      	adds	r7, #12
   8153a:	46bd      	mov	sp, r7
   8153c:	bc80      	pop	{r7}
   8153e:	4770      	bx	lr

00081540 <disable_interrupt>:
 * \brief Disable CAN interrupt.
 *
 * \param dw_mask Interrupt to be disabled.
 */
void disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   81540:	b480      	push	{r7}
   81542:	b083      	sub	sp, #12
   81544:	af00      	add	r7, sp, #0
   81546:	6078      	str	r0, [r7, #4]
   81548:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   8154a:	687b      	ldr	r3, [r7, #4]
   8154c:	683a      	ldr	r2, [r7, #0]
   8154e:	609a      	str	r2, [r3, #8]
}
   81550:	bf00      	nop
   81552:	370c      	adds	r7, #12
   81554:	46bd      	mov	sp, r7
   81556:	bc80      	pop	{r7}
   81558:	4770      	bx	lr

0008155a <global_send_transfer_cmd>:
 * \brief Send global transfer request.
 *
 * \param uc_mask Mask for mailboxes that are requested to transfer.
 */
void global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
   8155a:	b480      	push	{r7}
   8155c:	b085      	sub	sp, #20
   8155e:	af00      	add	r7, sp, #0
   81560:	6078      	str	r0, [r7, #4]
   81562:	460b      	mov	r3, r1
   81564:	70fb      	strb	r3, [r7, #3]
	
		uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   81566:	687b      	ldr	r3, [r7, #4]
   81568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8156a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   8156e:	60fb      	str	r3, [r7, #12]
	p_can->CAN_TCR = ul_reg | uc_mask;
   81570:	78fa      	ldrb	r2, [r7, #3]
   81572:	68fb      	ldr	r3, [r7, #12]
   81574:	431a      	orrs	r2, r3
   81576:	687b      	ldr	r3, [r7, #4]
   81578:	625a      	str	r2, [r3, #36]	; 0x24
	
	//p_can->CAN_TCR = uc_mask & GLOBAL_MAILBOX_MASK;
}
   8157a:	bf00      	nop
   8157c:	3714      	adds	r7, #20
   8157e:	46bd      	mov	sp, r7
   81580:	bc80      	pop	{r7}
   81582:	4770      	bx	lr

00081584 <setCallback>:
 * \param mailbox Which mailbox (0-7) to assign callback to.
 * \param cb A function pointer to a function with prototype "void functionname(CAN_FRAME *frame);"
 *
 */
void setCallback(int mailbox, void (*cb)(CAN_FRAME *))
{
   81584:	b480      	push	{r7}
   81586:	b083      	sub	sp, #12
   81588:	af00      	add	r7, sp, #0
   8158a:	6078      	str	r0, [r7, #4]
   8158c:	6039      	str	r1, [r7, #0]
	if ((mailbox < 0) || (mailbox > 7)) return;
   8158e:	687b      	ldr	r3, [r7, #4]
   81590:	2b00      	cmp	r3, #0
   81592:	db08      	blt.n	815a6 <setCallback+0x22>
   81594:	687b      	ldr	r3, [r7, #4]
   81596:	2b07      	cmp	r3, #7
   81598:	dc05      	bgt.n	815a6 <setCallback+0x22>
	cbCANFrame[mailbox] = cb;
   8159a:	4905      	ldr	r1, [pc, #20]	; (815b0 <setCallback+0x2c>)
   8159c:	687b      	ldr	r3, [r7, #4]
   8159e:	683a      	ldr	r2, [r7, #0]
   815a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   815a4:	e000      	b.n	815a8 <setCallback+0x24>
	if ((mailbox < 0) || (mailbox > 7)) return;
   815a6:	bf00      	nop
}
   815a8:	370c      	adds	r7, #12
   815aa:	46bd      	mov	sp, r7
   815ac:	bc80      	pop	{r7}
   815ae:	4770      	bx	lr
   815b0:	20070e10 	.word	0x20070e10

000815b4 <vInitCanImage>:
static CAN_FRAME cRPDO_408;
static CAN_FRAME cRPDO_409;
static CAN_FRAME cRPDO_40a;

void vInitCanImage( void )
{
   815b4:	b490      	push	{r4, r7}
   815b6:	af00      	add	r7, sp, #0
	cRPDO_401.data.value = 0;
   815b8:	4a2d      	ldr	r2, [pc, #180]	; (81670 <vInitCanImage+0xbc>)
   815ba:	f04f 0300 	mov.w	r3, #0
   815be:	f04f 0400 	mov.w	r4, #0
   815c2:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_401.id = 0x401;
   815c6:	4b2a      	ldr	r3, [pc, #168]	; (81670 <vInitCanImage+0xbc>)
   815c8:	f240 4201 	movw	r2, #1025	; 0x401
   815cc:	601a      	str	r2, [r3, #0]
	
	cRPDO_402.data.value = 0;
   815ce:	4a29      	ldr	r2, [pc, #164]	; (81674 <vInitCanImage+0xc0>)
   815d0:	f04f 0300 	mov.w	r3, #0
   815d4:	f04f 0400 	mov.w	r4, #0
   815d8:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_402.id = 0x402;
   815dc:	4b25      	ldr	r3, [pc, #148]	; (81674 <vInitCanImage+0xc0>)
   815de:	f240 4202 	movw	r2, #1026	; 0x402
   815e2:	601a      	str	r2, [r3, #0]
	cRPDO_403.data.value = 0;
   815e4:	4a24      	ldr	r2, [pc, #144]	; (81678 <vInitCanImage+0xc4>)
   815e6:	f04f 0300 	mov.w	r3, #0
   815ea:	f04f 0400 	mov.w	r4, #0
   815ee:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_403.id = 0x403;
   815f2:	4b21      	ldr	r3, [pc, #132]	; (81678 <vInitCanImage+0xc4>)
   815f4:	f240 4203 	movw	r2, #1027	; 0x403
   815f8:	601a      	str	r2, [r3, #0]
	cRPDO_404.data.value = 0;
   815fa:	4a20      	ldr	r2, [pc, #128]	; (8167c <vInitCanImage+0xc8>)
   815fc:	f04f 0300 	mov.w	r3, #0
   81600:	f04f 0400 	mov.w	r4, #0
   81604:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_404.id = 0x404;
   81608:	4b1c      	ldr	r3, [pc, #112]	; (8167c <vInitCanImage+0xc8>)
   8160a:	f240 4204 	movw	r2, #1028	; 0x404
   8160e:	601a      	str	r2, [r3, #0]
	cRPDO_406.data.value = 0;
   81610:	4a1b      	ldr	r2, [pc, #108]	; (81680 <vInitCanImage+0xcc>)
   81612:	f04f 0300 	mov.w	r3, #0
   81616:	f04f 0400 	mov.w	r4, #0
   8161a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_406.id = 0x406;
   8161e:	4b18      	ldr	r3, [pc, #96]	; (81680 <vInitCanImage+0xcc>)
   81620:	f240 4206 	movw	r2, #1030	; 0x406
   81624:	601a      	str	r2, [r3, #0]
	cRPDO_407.data.value = 0;
   81626:	4a17      	ldr	r2, [pc, #92]	; (81684 <vInitCanImage+0xd0>)
   81628:	f04f 0300 	mov.w	r3, #0
   8162c:	f04f 0400 	mov.w	r4, #0
   81630:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_407.id = 0x407;
   81634:	4b13      	ldr	r3, [pc, #76]	; (81684 <vInitCanImage+0xd0>)
   81636:	f240 4207 	movw	r2, #1031	; 0x407
   8163a:	601a      	str	r2, [r3, #0]
	cRPDO_408.data.value = 0;
   8163c:	4a12      	ldr	r2, [pc, #72]	; (81688 <vInitCanImage+0xd4>)
   8163e:	f04f 0300 	mov.w	r3, #0
   81642:	f04f 0400 	mov.w	r4, #0
   81646:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_408.id = 0x408;
   8164a:	4b0f      	ldr	r3, [pc, #60]	; (81688 <vInitCanImage+0xd4>)
   8164c:	f44f 6281 	mov.w	r2, #1032	; 0x408
   81650:	601a      	str	r2, [r3, #0]
	cRPDO_409.data.value = 0;
   81652:	4a0e      	ldr	r2, [pc, #56]	; (8168c <vInitCanImage+0xd8>)
   81654:	f04f 0300 	mov.w	r3, #0
   81658:	f04f 0400 	mov.w	r4, #0
   8165c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	cRPDO_409.id = 0x408;	
   81660:	4b0a      	ldr	r3, [pc, #40]	; (8168c <vInitCanImage+0xd8>)
   81662:	f44f 6281 	mov.w	r2, #1032	; 0x408
   81666:	601a      	str	r2, [r3, #0]
}
   81668:	bf00      	nop
   8166a:	46bd      	mov	sp, r7
   8166c:	bc90      	pop	{r4, r7}
   8166e:	4770      	bx	lr
   81670:	20070ac8 	.word	0x20070ac8
   81674:	20070ae0 	.word	0x20070ae0
   81678:	20070af8 	.word	0x20070af8
   8167c:	20070b10 	.word	0x20070b10
   81680:	20070b28 	.word	0x20070b28
   81684:	20070b40 	.word	0x20070b40
   81688:	20070b58 	.word	0x20070b58
   8168c:	20070b70 	.word	0x20070b70

00081690 <getCan401>:
eMpbError_t getCan401( CAN_FRAME *pCan)
{
   81690:	b580      	push	{r7, lr}
   81692:	b084      	sub	sp, #16
   81694:	af00      	add	r7, sp, #0
   81696:	6078      	str	r0, [r7, #4]
	uint8_t size;
	size = sizeof(CAN_FRAME);
   81698:	2318      	movs	r3, #24
   8169a:	73fb      	strb	r3, [r7, #15]
	
	memcpy(pCan, &cRPDO_401, size ); 
   8169c:	7bfb      	ldrb	r3, [r7, #15]
   8169e:	461a      	mov	r2, r3
   816a0:	4904      	ldr	r1, [pc, #16]	; (816b4 <getCan401+0x24>)
   816a2:	6878      	ldr	r0, [r7, #4]
   816a4:	4b04      	ldr	r3, [pc, #16]	; (816b8 <getCan401+0x28>)
   816a6:	4798      	blx	r3
}
   816a8:	bf00      	nop
   816aa:	4618      	mov	r0, r3
   816ac:	3710      	adds	r7, #16
   816ae:	46bd      	mov	sp, r7
   816b0:	bd80      	pop	{r7, pc}
   816b2:	bf00      	nop
   816b4:	20070ac8 	.word	0x20070ac8
   816b8:	00086469 	.word	0x00086469

000816bc <getCan402>:
eMpbError_t getCan402( CAN_FRAME *pCan)
{
   816bc:	b580      	push	{r7, lr}
   816be:	b084      	sub	sp, #16
   816c0:	af00      	add	r7, sp, #0
   816c2:	6078      	str	r0, [r7, #4]
	uint8_t size;
	size = sizeof(CAN_FRAME);
   816c4:	2318      	movs	r3, #24
   816c6:	73fb      	strb	r3, [r7, #15]
	
	memcpy(pCan, &cRPDO_402, size );
   816c8:	7bfb      	ldrb	r3, [r7, #15]
   816ca:	461a      	mov	r2, r3
   816cc:	4904      	ldr	r1, [pc, #16]	; (816e0 <getCan402+0x24>)
   816ce:	6878      	ldr	r0, [r7, #4]
   816d0:	4b04      	ldr	r3, [pc, #16]	; (816e4 <getCan402+0x28>)
   816d2:	4798      	blx	r3
}
   816d4:	bf00      	nop
   816d6:	4618      	mov	r0, r3
   816d8:	3710      	adds	r7, #16
   816da:	46bd      	mov	sp, r7
   816dc:	bd80      	pop	{r7, pc}
   816de:	bf00      	nop
   816e0:	20070ae0 	.word	0x20070ae0
   816e4:	00086469 	.word	0x00086469

000816e8 <getCan403>:
eMpbError_t getCan403( CAN_FRAME *pCan)
{
   816e8:	b580      	push	{r7, lr}
   816ea:	b084      	sub	sp, #16
   816ec:	af00      	add	r7, sp, #0
   816ee:	6078      	str	r0, [r7, #4]
	uint8_t size;
	size = sizeof(CAN_FRAME);
   816f0:	2318      	movs	r3, #24
   816f2:	73fb      	strb	r3, [r7, #15]
	
	memcpy(pCan, &cRPDO_403, size );
   816f4:	7bfb      	ldrb	r3, [r7, #15]
   816f6:	461a      	mov	r2, r3
   816f8:	4904      	ldr	r1, [pc, #16]	; (8170c <getCan403+0x24>)
   816fa:	6878      	ldr	r0, [r7, #4]
   816fc:	4b04      	ldr	r3, [pc, #16]	; (81710 <getCan403+0x28>)
   816fe:	4798      	blx	r3
}
   81700:	bf00      	nop
   81702:	4618      	mov	r0, r3
   81704:	3710      	adds	r7, #16
   81706:	46bd      	mov	sp, r7
   81708:	bd80      	pop	{r7, pc}
   8170a:	bf00      	nop
   8170c:	20070af8 	.word	0x20070af8
   81710:	00086469 	.word	0x00086469

00081714 <getCan404>:
eMpbError_t getCan404( CAN_FRAME *pCan)
{
   81714:	b580      	push	{r7, lr}
   81716:	b084      	sub	sp, #16
   81718:	af00      	add	r7, sp, #0
   8171a:	6078      	str	r0, [r7, #4]
	uint8_t size;
	size = sizeof(CAN_FRAME);
   8171c:	2318      	movs	r3, #24
   8171e:	73fb      	strb	r3, [r7, #15]
	
	memcpy(pCan, &cRPDO_404, size );
   81720:	7bfb      	ldrb	r3, [r7, #15]
   81722:	461a      	mov	r2, r3
   81724:	4904      	ldr	r1, [pc, #16]	; (81738 <getCan404+0x24>)
   81726:	6878      	ldr	r0, [r7, #4]
   81728:	4b04      	ldr	r3, [pc, #16]	; (8173c <getCan404+0x28>)
   8172a:	4798      	blx	r3
}
   8172c:	bf00      	nop
   8172e:	4618      	mov	r0, r3
   81730:	3710      	adds	r7, #16
   81732:	46bd      	mov	sp, r7
   81734:	bd80      	pop	{r7, pc}
   81736:	bf00      	nop
   81738:	20070b10 	.word	0x20070b10
   8173c:	00086469 	.word	0x00086469

00081740 <setCan406>:
	size = sizeof(CAN_FRAME);
	
	memcpy(pCan, &cRPDO_406, size );
}
eMpbError_t setCan406( CAN_FRAME *pCan)
{
   81740:	b580      	push	{r7, lr}
   81742:	b084      	sub	sp, #16
   81744:	af00      	add	r7, sp, #0
   81746:	6078      	str	r0, [r7, #4]
	uint8_t size;
	size = sizeof(CAN_FRAME);
   81748:	2318      	movs	r3, #24
   8174a:	73fb      	strb	r3, [r7, #15]
	
	memcpy(&cRPDO_406, pCan, size );
   8174c:	7bfb      	ldrb	r3, [r7, #15]
   8174e:	461a      	mov	r2, r3
   81750:	6879      	ldr	r1, [r7, #4]
   81752:	4804      	ldr	r0, [pc, #16]	; (81764 <setCan406+0x24>)
   81754:	4b04      	ldr	r3, [pc, #16]	; (81768 <setCan406+0x28>)
   81756:	4798      	blx	r3
}
   81758:	bf00      	nop
   8175a:	4618      	mov	r0, r3
   8175c:	3710      	adds	r7, #16
   8175e:	46bd      	mov	sp, r7
   81760:	bd80      	pop	{r7, pc}
   81762:	bf00      	nop
   81764:	20070b28 	.word	0x20070b28
   81768:	00086469 	.word	0x00086469

0008176c <setCan408>:
	
	memcpy(&cRPDO_407, pCan, size );
}

eMpbError_t setCan408( CAN_FRAME *pCan)
{
   8176c:	b580      	push	{r7, lr}
   8176e:	b084      	sub	sp, #16
   81770:	af00      	add	r7, sp, #0
   81772:	6078      	str	r0, [r7, #4]
	uint8_t size;
	size = sizeof(CAN_FRAME);
   81774:	2318      	movs	r3, #24
   81776:	73fb      	strb	r3, [r7, #15]
	
	memcpy(&cRPDO_408, pCan, size );
   81778:	7bfb      	ldrb	r3, [r7, #15]
   8177a:	461a      	mov	r2, r3
   8177c:	6879      	ldr	r1, [r7, #4]
   8177e:	4804      	ldr	r0, [pc, #16]	; (81790 <setCan408+0x24>)
   81780:	4b04      	ldr	r3, [pc, #16]	; (81794 <setCan408+0x28>)
   81782:	4798      	blx	r3
}
   81784:	bf00      	nop
   81786:	4618      	mov	r0, r3
   81788:	3710      	adds	r7, #16
   8178a:	46bd      	mov	sp, r7
   8178c:	bd80      	pop	{r7, pc}
   8178e:	bf00      	nop
   81790:	20070b58 	.word	0x20070b58
   81794:	00086469 	.word	0x00086469

00081798 <setCan409>:

eMpbError_t setCan409( CAN_FRAME *pCan)
{
   81798:	b580      	push	{r7, lr}
   8179a:	b084      	sub	sp, #16
   8179c:	af00      	add	r7, sp, #0
   8179e:	6078      	str	r0, [r7, #4]
	uint8_t size;
	size = sizeof(CAN_FRAME);
   817a0:	2318      	movs	r3, #24
   817a2:	73fb      	strb	r3, [r7, #15]
	
	memcpy(&cRPDO_409, pCan, size );
   817a4:	7bfb      	ldrb	r3, [r7, #15]
   817a6:	461a      	mov	r2, r3
   817a8:	6879      	ldr	r1, [r7, #4]
   817aa:	4804      	ldr	r0, [pc, #16]	; (817bc <setCan409+0x24>)
   817ac:	4b04      	ldr	r3, [pc, #16]	; (817c0 <setCan409+0x28>)
   817ae:	4798      	blx	r3
}
   817b0:	bf00      	nop
   817b2:	4618      	mov	r0, r3
   817b4:	3710      	adds	r7, #16
   817b6:	46bd      	mov	sp, r7
   817b8:	bd80      	pop	{r7, pc}
   817ba:	bf00      	nop
   817bc:	20070b70 	.word	0x20070b70
   817c0:	00086469 	.word	0x00086469

000817c4 <eMpbCan401Encode>:
	
}
/*-------------------------------------------------------------*/

eMpbError_t eMpbCan401Encode( c401Status1Definition_t *c401Status1Definition, eBool_t bInputBoosterChannelSelection, eBool_t bOutputLnaChannelSelection )
{
   817c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   817c8:	b0a5      	sub	sp, #148	; 0x94
   817ca:	af02      	add	r7, sp, #8
   817cc:	6278      	str	r0, [r7, #36]	; 0x24
   817ce:	460b      	mov	r3, r1
   817d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   817d4:	4613      	mov	r3, r2
   817d6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	BytesUnion	cxLaserPump3CurrentOfBooster;
	BytesUnion	cxLaserPump4CurrentOfLna;
	BytesUnion	cxBoosterOpticalInputPower;
	BytesUnion	cxLnaOpticalOutputPower;
	BytesUnion	cxBoosterOutputOpticalPower;
	float		fdBbmCoertedTofloat255 = 0.0f;
   817da:	f04f 0300 	mov.w	r3, #0
   817de:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint8_t		cBoosterValue = 0;
   817e0:	2300      	movs	r3, #0
   817e2:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
	floatUnion	fxBoosterOutputOpticalPower;
	floatUnion  fxValue;
	float fCoertedTofloat255 = 0.0f;
   817e6:	f04f 0300 	mov.w	r3, #0
   817ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	mpb_coerced_t coerce = coerced;
   817ee:	2300      	movs	r3, #0
   817f0:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
	eMpbError_t eMpbError = eSuccess;
   817f4:	2300      	movs	r3, #0
   817f6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	uint8_t    cTempValue = SECOND_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER ;
   817fa:	2325      	movs	r3, #37	; 0x25
   817fc:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
	eBool_t  compareforRange2 = eFalse;
   81800:	2300      	movs	r3, #0
   81802:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
	eBool_t  compareforRange2a = eFalse;
   81806:	2300      	movs	r3, #0
   81808:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	eBool_t  compareforRange2b = eFalse;
   8180c:	2300      	movs	r3, #0
   8180e:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	eBool_t  compareForRange1 = eFalse;
   81812:	2300      	movs	r3, #0
   81814:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	eBool_t  compareforRange3 = eFalse;
   81818:	2300      	movs	r3, #0
   8181a:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	
	compareforRange2 = mpb_float1_minor_than_float2(c401Status1Definition->fInternalMountingSurfaceTemperature, X1_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE, DEF_PRECITION); // if temp < -40 -> out
   8181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81820:	681b      	ldr	r3, [r3, #0]
   81822:	2264      	movs	r2, #100	; 0x64
   81824:	4914      	ldr	r1, [pc, #80]	; (81878 <eMpbCan401Encode+0xb4>)
   81826:	4618      	mov	r0, r3
   81828:	4b14      	ldr	r3, [pc, #80]	; (8187c <eMpbCan401Encode+0xb8>)
   8182a:	4798      	blx	r3
   8182c:	4603      	mov	r3, r0
   8182e:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
	compareforRange2a = mpb_float1_minor_than_float2(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc, X1_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER, DEF_PRECITION); // if powerApc < -30  -> out
   81832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81834:	69db      	ldr	r3, [r3, #28]
   81836:	2264      	movs	r2, #100	; 0x64
   81838:	4911      	ldr	r1, [pc, #68]	; (81880 <eMpbCan401Encode+0xbc>)
   8183a:	4618      	mov	r0, r3
   8183c:	4b0f      	ldr	r3, [pc, #60]	; (8187c <eMpbCan401Encode+0xb8>)
   8183e:	4798      	blx	r3
   81840:	4603      	mov	r3, r0
   81842:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	compareforRange2b = mpb_float1_minor_than_float2(THIRD_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER, c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc, DEF_PRECITION); // if powerApc > THIRD_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER  -> out
   81846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81848:	69db      	ldr	r3, [r3, #28]
   8184a:	2264      	movs	r2, #100	; 0x64
   8184c:	4619      	mov	r1, r3
   8184e:	480d      	ldr	r0, [pc, #52]	; (81884 <eMpbCan401Encode+0xc0>)
   81850:	4b0a      	ldr	r3, [pc, #40]	; (8187c <eMpbCan401Encode+0xb8>)
   81852:	4798      	blx	r3
   81854:	4603      	mov	r3, r0
   81856:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	
	if( (compareforRange2 == eTrue) || (compareforRange2a == eTrue) || (compareforRange2b == eTrue) )
   8185a:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
   8185e:	2b01      	cmp	r3, #1
   81860:	d007      	beq.n	81872 <eMpbCan401Encode+0xae>
   81862:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
   81866:	2b01      	cmp	r3, #1
   81868:	d003      	beq.n	81872 <eMpbCan401Encode+0xae>
   8186a:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
   8186e:	2b01      	cmp	r3, #1
   81870:	d10a      	bne.n	81888 <eMpbCan401Encode+0xc4>
	{
		return eInvalidParameter;
   81872:	f04f 33ff 	mov.w	r3, #4294967295
   81876:	e356      	b.n	81f26 <eMpbCan401Encode+0x762>
   81878:	c2200000 	.word	0xc2200000
   8187c:	00083ff9 	.word	0x00083ff9
   81880:	c1f00000 	.word	0xc1f00000
   81884:	42200000 	.word	0x42200000
	}
	
	
	if(c401Status1Definition != NULL)
   81888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8188a:	2b00      	cmp	r3, #0
   8188c:	f000 8346 	beq.w	81f1c <eMpbCan401Encode+0x758>
	{
		/* Bit 0-7: value internal unit mounting surface temperature, detection range from -40C to +90C.	The resolution is determined by the bit range 0..255. */	
		if(c401Status1Definition->fInternalMountingSurfaceTemperature > X2_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE )
   81890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81892:	681a      	ldr	r2, [r3, #0]
   81894:	4b9d      	ldr	r3, [pc, #628]	; (81b0c <eMpbCan401Encode+0x348>)
   81896:	499e      	ldr	r1, [pc, #632]	; (81b10 <eMpbCan401Encode+0x34c>)
   81898:	4610      	mov	r0, r2
   8189a:	4798      	blx	r3
   8189c:	4603      	mov	r3, r0
   8189e:	2b00      	cmp	r3, #0
   818a0:	d002      	beq.n	818a8 <eMpbCan401Encode+0xe4>
		{
			c401Status1Definition->fInternalMountingSurfaceTemperature = X2_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE;
   818a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   818a4:	4b9a      	ldr	r3, [pc, #616]	; (81b10 <eMpbCan401Encode+0x34c>)
   818a6:	6013      	str	r3, [r2, #0]
		}
				
		if(c401Status1Definition->fInternalMountingSurfaceTemperature < X1_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE )
   818a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   818aa:	681a      	ldr	r2, [r3, #0]
   818ac:	4b99      	ldr	r3, [pc, #612]	; (81b14 <eMpbCan401Encode+0x350>)
   818ae:	499a      	ldr	r1, [pc, #616]	; (81b18 <eMpbCan401Encode+0x354>)
   818b0:	4610      	mov	r0, r2
   818b2:	4798      	blx	r3
   818b4:	4603      	mov	r3, r0
   818b6:	2b00      	cmp	r3, #0
   818b8:	d002      	beq.n	818c0 <eMpbCan401Encode+0xfc>
		{
					c401Status1Definition->fInternalMountingSurfaceTemperature = X1_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE;
   818ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   818bc:	4b96      	ldr	r3, [pc, #600]	; (81b18 <eMpbCan401Encode+0x354>)
   818be:	6013      	str	r3, [r2, #0]
		}
					
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE),
   818c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   818c2:	681a      	ldr	r2, [r3, #0]
   818c4:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
   818c8:	9301      	str	r3, [sp, #4]
   818ca:	9200      	str	r2, [sp, #0]
   818cc:	4b93      	ldr	r3, [pc, #588]	; (81b1c <eMpbCan401Encode+0x358>)
   818ce:	4a90      	ldr	r2, [pc, #576]	; (81b10 <eMpbCan401Encode+0x34c>)
   818d0:	f04f 0100 	mov.w	r1, #0
   818d4:	4890      	ldr	r0, [pc, #576]	; (81b18 <eMpbCan401Encode+0x354>)
   818d6:	4c92      	ldr	r4, [pc, #584]	; (81b20 <eMpbCan401Encode+0x35c>)
   818d8:	47a0      	blx	r4
   818da:	4603      	mov	r3, r0
   818dc:	62bb      	str	r3, [r7, #40]	; 0x28
																						(float)(Y1_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE),
																						(float)(X2_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE),
																						(float)(Y2_INTERNAL_TEMP_SURFACE_TEMP_LINEAR_APROX_ENCODE),
																						c401Status1Definition->fInternalMountingSurfaceTemperature ,  coerce );																																												
		cxInternalMountingSurfaceTemperature.byte[0]			= (uint8_t)(fxValue.fValue);			
   818de:	6aba      	ldr	r2, [r7, #40]	; 0x28
   818e0:	4b90      	ldr	r3, [pc, #576]	; (81b24 <eMpbCan401Encode+0x360>)
   818e2:	4610      	mov	r0, r2
   818e4:	4798      	blx	r3
   818e6:	4603      	mov	r3, r0
   818e8:	b2db      	uxtb	r3, r3
   818ea:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
		cxInternalMountingSurfaceTemperature.value				= ( cxInternalMountingSurfaceTemperature.value << DEF_CAN_0401_INTERNAL_MOUNTING_TEMPERATURE) & 0x00000000000000FF; /* bits 0-7 */
   818ee:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
   818f2:	f04f 03ff 	mov.w	r3, #255	; 0xff
   818f6:	f04f 0400 	mov.w	r4, #0
   818fa:	ea03 0301 	and.w	r3, r3, r1
   818fe:	ea04 0402 	and.w	r4, r4, r2
   81902:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		cRPDO_401.data.bytes[0]									= cxInternalMountingSurfaceTemperature.value;		
   81906:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
   8190a:	b2db      	uxtb	r3, r3
   8190c:	4a86      	ldr	r2, [pc, #536]	; (81b28 <eMpbCan401Encode+0x364>)
   8190e:	7413      	strb	r3, [r2, #16]
	//	cRPDO_401.data.value									= cRPDO_401.data.value |  cxInternalMountingSurfaceTemperature.value;
		
	
	
		/*Bit 8-15: value laser pump1 current of the Booster section.	The resolution is determined by the bit range 0..255. */
		if(c401Status1Definition->fLaserPump1CurrentOfBooster > X2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   81910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81912:	685a      	ldr	r2, [r3, #4]
   81914:	4b7d      	ldr	r3, [pc, #500]	; (81b0c <eMpbCan401Encode+0x348>)
   81916:	4985      	ldr	r1, [pc, #532]	; (81b2c <eMpbCan401Encode+0x368>)
   81918:	4610      	mov	r0, r2
   8191a:	4798      	blx	r3
   8191c:	4603      	mov	r3, r0
   8191e:	2b00      	cmp	r3, #0
   81920:	d002      	beq.n	81928 <eMpbCan401Encode+0x164>
		{
			c401Status1Definition->fLaserPump1CurrentOfBooster = X2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   81922:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   81924:	4b81      	ldr	r3, [pc, #516]	; (81b2c <eMpbCan401Encode+0x368>)
   81926:	6053      	str	r3, [r2, #4]
		}
		
		if(c401Status1Definition->fLaserPump1CurrentOfBooster < X1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   81928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8192a:	685a      	ldr	r2, [r3, #4]
   8192c:	4b79      	ldr	r3, [pc, #484]	; (81b14 <eMpbCan401Encode+0x350>)
   8192e:	f04f 0100 	mov.w	r1, #0
   81932:	4610      	mov	r0, r2
   81934:	4798      	blx	r3
   81936:	4603      	mov	r3, r0
   81938:	2b00      	cmp	r3, #0
   8193a:	d003      	beq.n	81944 <eMpbCan401Encode+0x180>
		{
			c401Status1Definition->fLaserPump1CurrentOfBooster = X1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   8193c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   8193e:	f04f 0300 	mov.w	r3, #0
   81942:	6053      	str	r3, [r2, #4]
		}		
		
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
   81944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81946:	685a      	ldr	r2, [r3, #4]
   81948:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
   8194c:	9301      	str	r3, [sp, #4]
   8194e:	9200      	str	r2, [sp, #0]
   81950:	4b72      	ldr	r3, [pc, #456]	; (81b1c <eMpbCan401Encode+0x358>)
   81952:	4a76      	ldr	r2, [pc, #472]	; (81b2c <eMpbCan401Encode+0x368>)
   81954:	f04f 0100 	mov.w	r1, #0
   81958:	f04f 0000 	mov.w	r0, #0
   8195c:	4c70      	ldr	r4, [pc, #448]	; (81b20 <eMpbCan401Encode+0x35c>)
   8195e:	47a0      	blx	r4
   81960:	4603      	mov	r3, r0
   81962:	62bb      	str	r3, [r7, #40]	; 0x28
																						(float)(Y1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						(float)(X2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						(float)(Y2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						c401Status1Definition->fLaserPump1CurrentOfBooster,  coerce );
																						
		cxLaserPump1CurrentOfBooster.byte[0]					= (uint8_t)(fxValue.fValue);	
   81964:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81966:	4b6f      	ldr	r3, [pc, #444]	; (81b24 <eMpbCan401Encode+0x360>)
   81968:	4610      	mov	r0, r2
   8196a:	4798      	blx	r3
   8196c:	4603      	mov	r3, r0
   8196e:	b2db      	uxtb	r3, r3
   81970:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		cxLaserPump1CurrentOfBooster.value						= ( cxLaserPump1CurrentOfBooster.value << DEF_CAN_0401_PUMP1_CURRENT_IN_BOOSTER) & 0x000000000000FF00; /* bits 8-15 */
   81974:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
   81978:	0226      	lsls	r6, r4, #8
   8197a:	ea46 6613 	orr.w	r6, r6, r3, lsr #24
   8197e:	021d      	lsls	r5, r3, #8
   81980:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81984:	f04f 0400 	mov.w	r4, #0
   81988:	ea03 0305 	and.w	r3, r3, r5
   8198c:	ea04 0406 	and.w	r4, r4, r6
   81990:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	//	cRPDO_401.data.value									= cRPDO_401.data.value |  cxLaserPump1CurrentOfBooster.value;
		cRPDO_401.data.bytes[1]									=  (uint8_t)(fxValue.fValue);
   81994:	6abb      	ldr	r3, [r7, #40]	; 0x28
   81996:	4a63      	ldr	r2, [pc, #396]	; (81b24 <eMpbCan401Encode+0x360>)
   81998:	4618      	mov	r0, r3
   8199a:	4790      	blx	r2
   8199c:	4603      	mov	r3, r0
   8199e:	b2db      	uxtb	r3, r3
   819a0:	4a61      	ldr	r2, [pc, #388]	; (81b28 <eMpbCan401Encode+0x364>)
   819a2:	7453      	strb	r3, [r2, #17]
	
	
		/*Bit 16-23: value laser pump2 current (if such hardware is present).	The resolution is determined by the bit range 0..255.*/
		if(c401Status1Definition->fLaserPump2CurrentOfBooster > X2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   819a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819a6:	689b      	ldr	r3, [r3, #8]
   819a8:	4a58      	ldr	r2, [pc, #352]	; (81b0c <eMpbCan401Encode+0x348>)
   819aa:	4960      	ldr	r1, [pc, #384]	; (81b2c <eMpbCan401Encode+0x368>)
   819ac:	4618      	mov	r0, r3
   819ae:	4790      	blx	r2
   819b0:	4603      	mov	r3, r0
   819b2:	2b00      	cmp	r3, #0
   819b4:	d002      	beq.n	819bc <eMpbCan401Encode+0x1f8>
		{
			c401Status1Definition->fLaserPump2CurrentOfBooster = X2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   819b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819b8:	4a5c      	ldr	r2, [pc, #368]	; (81b2c <eMpbCan401Encode+0x368>)
   819ba:	609a      	str	r2, [r3, #8]
		}
		
		if(c401Status1Definition->fLaserPump2CurrentOfBooster < X1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   819bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819be:	689b      	ldr	r3, [r3, #8]
   819c0:	4a54      	ldr	r2, [pc, #336]	; (81b14 <eMpbCan401Encode+0x350>)
   819c2:	f04f 0100 	mov.w	r1, #0
   819c6:	4618      	mov	r0, r3
   819c8:	4790      	blx	r2
   819ca:	4603      	mov	r3, r0
   819cc:	2b00      	cmp	r3, #0
   819ce:	d003      	beq.n	819d8 <eMpbCan401Encode+0x214>
		{
			c401Status1Definition->fLaserPump2CurrentOfBooster = X1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   819d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819d2:	f04f 0200 	mov.w	r2, #0
   819d6:	609a      	str	r2, [r3, #8]
		}		
		
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
   819d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819da:	689b      	ldr	r3, [r3, #8]
   819dc:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   819e0:	9201      	str	r2, [sp, #4]
   819e2:	9300      	str	r3, [sp, #0]
   819e4:	4b4d      	ldr	r3, [pc, #308]	; (81b1c <eMpbCan401Encode+0x358>)
   819e6:	4a51      	ldr	r2, [pc, #324]	; (81b2c <eMpbCan401Encode+0x368>)
   819e8:	f04f 0100 	mov.w	r1, #0
   819ec:	f04f 0000 	mov.w	r0, #0
   819f0:	4c4b      	ldr	r4, [pc, #300]	; (81b20 <eMpbCan401Encode+0x35c>)
   819f2:	47a0      	blx	r4
   819f4:	4603      	mov	r3, r0
   819f6:	62bb      	str	r3, [r7, #40]	; 0x28
																						(float)(Y1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						(float)(X2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						(float)(Y2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						c401Status1Definition->fLaserPump2CurrentOfBooster,  coerce );
		
		cxLaserPump2CurrentOfBooster.byte[0]					= (uint8_t)(fxValue.fValue);	
   819f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
   819fa:	4a4a      	ldr	r2, [pc, #296]	; (81b24 <eMpbCan401Encode+0x360>)
   819fc:	4618      	mov	r0, r3
   819fe:	4790      	blx	r2
   81a00:	4603      	mov	r3, r0
   81a02:	b2db      	uxtb	r3, r3
   81a04:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
		cxLaserPump2CurrentOfBooster.value						= ( cxLaserPump2CurrentOfBooster.value << DEF_CAN_0401_PUMP2_CURRENT_IN_BOOSTER) & 0x0000000000FF0000; /* bits 16-23 */
   81a08:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
   81a0c:	ea4f 4904 	mov.w	r9, r4, lsl #16
   81a10:	ea49 4913 	orr.w	r9, r9, r3, lsr #16
   81a14:	ea4f 4803 	mov.w	r8, r3, lsl #16
   81a18:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   81a1c:	f04f 0400 	mov.w	r4, #0
   81a20:	ea03 0308 	and.w	r3, r3, r8
   81a24:	ea04 0409 	and.w	r4, r4, r9
   81a28:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		//cRPDO_401.data.value									= cRPDO_401.data.value | cxLaserPump2CurrentOfBooster.value;
		cRPDO_401.data.bytes[2]									= (uint8_t)(fxValue.fValue);;
   81a2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81a2e:	4b3d      	ldr	r3, [pc, #244]	; (81b24 <eMpbCan401Encode+0x360>)
   81a30:	4610      	mov	r0, r2
   81a32:	4798      	blx	r3
   81a34:	4603      	mov	r3, r0
   81a36:	b2da      	uxtb	r2, r3
   81a38:	4b3b      	ldr	r3, [pc, #236]	; (81b28 <eMpbCan401Encode+0x364>)
   81a3a:	749a      	strb	r2, [r3, #18]
	
	
	
		/*	Bit 24-31: value laser pump3 current (if such hardware is present).The resolution is determined by the bit range 0..255.*/
		if(c401Status1Definition->fLaserPump3CurrentOfBooster > X2_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   81a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81a3e:	68da      	ldr	r2, [r3, #12]
   81a40:	4b32      	ldr	r3, [pc, #200]	; (81b0c <eMpbCan401Encode+0x348>)
   81a42:	493a      	ldr	r1, [pc, #232]	; (81b2c <eMpbCan401Encode+0x368>)
   81a44:	4610      	mov	r0, r2
   81a46:	4798      	blx	r3
   81a48:	4603      	mov	r3, r0
   81a4a:	2b00      	cmp	r3, #0
   81a4c:	d002      	beq.n	81a54 <eMpbCan401Encode+0x290>
		{
			c401Status1Definition->fLaserPump3CurrentOfBooster = X2_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   81a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81a50:	4a36      	ldr	r2, [pc, #216]	; (81b2c <eMpbCan401Encode+0x368>)
   81a52:	60da      	str	r2, [r3, #12]
		}
		
		if(c401Status1Definition->fLaserPump3CurrentOfBooster < X1_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   81a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81a56:	68da      	ldr	r2, [r3, #12]
   81a58:	4b2e      	ldr	r3, [pc, #184]	; (81b14 <eMpbCan401Encode+0x350>)
   81a5a:	f04f 0100 	mov.w	r1, #0
   81a5e:	4610      	mov	r0, r2
   81a60:	4798      	blx	r3
   81a62:	4603      	mov	r3, r0
   81a64:	2b00      	cmp	r3, #0
   81a66:	d003      	beq.n	81a70 <eMpbCan401Encode+0x2ac>
		{
			c401Status1Definition->fLaserPump3CurrentOfBooster = X1_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   81a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81a6a:	f04f 0200 	mov.w	r2, #0
   81a6e:	60da      	str	r2, [r3, #12]
		}
				
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
   81a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81a72:	68db      	ldr	r3, [r3, #12]
   81a74:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81a78:	9201      	str	r2, [sp, #4]
   81a7a:	9300      	str	r3, [sp, #0]
   81a7c:	4b27      	ldr	r3, [pc, #156]	; (81b1c <eMpbCan401Encode+0x358>)
   81a7e:	4a2b      	ldr	r2, [pc, #172]	; (81b2c <eMpbCan401Encode+0x368>)
   81a80:	f04f 0100 	mov.w	r1, #0
   81a84:	f04f 0000 	mov.w	r0, #0
   81a88:	4c25      	ldr	r4, [pc, #148]	; (81b20 <eMpbCan401Encode+0x35c>)
   81a8a:	47a0      	blx	r4
   81a8c:	4603      	mov	r3, r0
   81a8e:	62bb      	str	r3, [r7, #40]	; 0x28
																						(float)(Y1_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						(float)(X2_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						(float)(Y2_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																						c401Status1Definition->fLaserPump3CurrentOfBooster,  coerce );
	
		cxLaserPump3CurrentOfBooster.byte[0]					= (uint8_t)(fxValue.fValue);	
   81a90:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81a92:	4b24      	ldr	r3, [pc, #144]	; (81b24 <eMpbCan401Encode+0x360>)
   81a94:	4610      	mov	r0, r2
   81a96:	4798      	blx	r3
   81a98:	4603      	mov	r3, r0
   81a9a:	b2db      	uxtb	r3, r3
   81a9c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		cxLaserPump3CurrentOfBooster.value						= ( cxLaserPump3CurrentOfBooster.value << DEF_CAN_0401_PUMP3_CURRENT_IN_BOOSTER) & 0x00000000FF000000; /* bits 24-31 */
   81aa0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
   81aa4:	ea4f 6b04 	mov.w	fp, r4, lsl #24
   81aa8:	ea4b 2b13 	orr.w	fp, fp, r3, lsr #8
   81aac:	ea4f 6a03 	mov.w	sl, r3, lsl #24
   81ab0:	f04f 33ff 	mov.w	r3, #4294967295
   81ab4:	f04f 0400 	mov.w	r4, #0
   81ab8:	ea03 030a 	and.w	r3, r3, sl
   81abc:	ea04 040b 	and.w	r4, r4, fp
   81ac0:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		//cRPDO_401.data.value									= cRPDO_401.data.value | cxLaserPump3CurrentOfBooster.value;
		cRPDO_401.data.bytes[3]									= (uint8_t)(fxValue.fValue);
   81ac4:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81ac6:	4b17      	ldr	r3, [pc, #92]	; (81b24 <eMpbCan401Encode+0x360>)
   81ac8:	4610      	mov	r0, r2
   81aca:	4798      	blx	r3
   81acc:	4603      	mov	r3, r0
   81ace:	b2da      	uxtb	r2, r3
   81ad0:	4b15      	ldr	r3, [pc, #84]	; (81b28 <eMpbCan401Encode+0x364>)
   81ad2:	74da      	strb	r2, [r3, #19]
	
	
		/*	Bit 32-39: value laser pump4 current of the LNA section.	The resolution is determined by the bit range 0..255.*/
		if(c401Status1Definition->fLaserPump4CurrentOfLna > X2_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE )
   81ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81ad6:	691a      	ldr	r2, [r3, #16]
   81ad8:	4b0c      	ldr	r3, [pc, #48]	; (81b0c <eMpbCan401Encode+0x348>)
   81ada:	4914      	ldr	r1, [pc, #80]	; (81b2c <eMpbCan401Encode+0x368>)
   81adc:	4610      	mov	r0, r2
   81ade:	4798      	blx	r3
   81ae0:	4603      	mov	r3, r0
   81ae2:	2b00      	cmp	r3, #0
   81ae4:	d002      	beq.n	81aec <eMpbCan401Encode+0x328>
		{
			c401Status1Definition->fLaserPump4CurrentOfLna = X2_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE;
   81ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81ae8:	4a10      	ldr	r2, [pc, #64]	; (81b2c <eMpbCan401Encode+0x368>)
   81aea:	611a      	str	r2, [r3, #16]
		}
		
		if(c401Status1Definition->fLaserPump4CurrentOfLna < X1_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE )
   81aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81aee:	691a      	ldr	r2, [r3, #16]
   81af0:	4b08      	ldr	r3, [pc, #32]	; (81b14 <eMpbCan401Encode+0x350>)
   81af2:	f04f 0100 	mov.w	r1, #0
   81af6:	4610      	mov	r0, r2
   81af8:	4798      	blx	r3
   81afa:	4603      	mov	r3, r0
   81afc:	2b00      	cmp	r3, #0
   81afe:	d017      	beq.n	81b30 <eMpbCan401Encode+0x36c>
		{
			c401Status1Definition->fLaserPump4CurrentOfLna = X1_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE;
   81b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81b02:	f04f 0200 	mov.w	r2, #0
   81b06:	611a      	str	r2, [r3, #16]
   81b08:	e012      	b.n	81b30 <eMpbCan401Encode+0x36c>
   81b0a:	bf00      	nop
   81b0c:	000863c5 	.word	0x000863c5
   81b10:	42b40000 	.word	0x42b40000
   81b14:	00086389 	.word	0x00086389
   81b18:	c2200000 	.word	0xc2200000
   81b1c:	437f0000 	.word	0x437f0000
   81b20:	00083f09 	.word	0x00083f09
   81b24:	000863d9 	.word	0x000863d9
   81b28:	20070ac8 	.word	0x20070ac8
   81b2c:	447a0000 	.word	0x447a0000
		}
				
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE),
   81b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81b32:	691b      	ldr	r3, [r3, #16]
   81b34:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81b38:	9201      	str	r2, [sp, #4]
   81b3a:	9300      	str	r3, [sp, #0]
   81b3c:	4b6c      	ldr	r3, [pc, #432]	; (81cf0 <eMpbCan401Encode+0x52c>)
   81b3e:	4a6d      	ldr	r2, [pc, #436]	; (81cf4 <eMpbCan401Encode+0x530>)
   81b40:	f04f 0100 	mov.w	r1, #0
   81b44:	f04f 0000 	mov.w	r0, #0
   81b48:	4c6b      	ldr	r4, [pc, #428]	; (81cf8 <eMpbCan401Encode+0x534>)
   81b4a:	47a0      	blx	r4
   81b4c:	4603      	mov	r3, r0
   81b4e:	62bb      	str	r3, [r7, #40]	; 0x28
																						(float)(Y1_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE),
																						(float)(X2_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE),
																						(float)(Y2_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE),
																						c401Status1Definition->fLaserPump4CurrentOfLna ,  coerce );

		cxLaserPump4CurrentOfLna.byte[0]						= (uint8_t)(fxValue.fValue);
   81b50:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81b52:	4b6a      	ldr	r3, [pc, #424]	; (81cfc <eMpbCan401Encode+0x538>)
   81b54:	4610      	mov	r0, r2
   81b56:	4798      	blx	r3
   81b58:	4603      	mov	r3, r0
   81b5a:	b2db      	uxtb	r3, r3
   81b5c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		cxLaserPump4CurrentOfLna.value							= ( cxLaserPump4CurrentOfLna.value << DEF_CAN_0401_PUMP4_CURRENT_IN_LNA ) & 0x000000FF00000000; /* bits 32-39 */
   81b60:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
   81b64:	001b      	movs	r3, r3
   81b66:	61fb      	str	r3, [r7, #28]
   81b68:	2300      	movs	r3, #0
   81b6a:	61bb      	str	r3, [r7, #24]
   81b6c:	f04f 0300 	mov.w	r3, #0
   81b70:	f04f 04ff 	mov.w	r4, #255	; 0xff
   81b74:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
   81b78:	ea01 0103 	and.w	r1, r1, r3
   81b7c:	ea02 0204 	and.w	r2, r2, r4
   81b80:	460b      	mov	r3, r1
   81b82:	4614      	mov	r4, r2
   81b84:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		//cRPDO_401.data.value									= cRPDO_401.data.value | cxLaserPump4CurrentOfLna.value;
		cRPDO_401.data.bytes[4]									= (uint8_t)(fxValue.fValue);
   81b88:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81b8a:	4b5c      	ldr	r3, [pc, #368]	; (81cfc <eMpbCan401Encode+0x538>)
   81b8c:	4610      	mov	r0, r2
   81b8e:	4798      	blx	r3
   81b90:	4603      	mov	r3, r0
   81b92:	b2da      	uxtb	r2, r3
   81b94:	4b5a      	ldr	r3, [pc, #360]	; (81d00 <eMpbCan401Encode+0x53c>)
   81b96:	751a      	strb	r2, [r3, #20]
	
		/*Bit 40-47:  for the selected input channel, the value of the booster optical input power. The resolution is determined by the specified input dBm range and the bit range 0...255.*/	
		if(bInputBoosterChannelSelection == eFalse ) 
   81b98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   81b9c:	2b00      	cmp	r3, #0
   81b9e:	d12a      	bne.n	81bf6 <eMpbCan401Encode+0x432>
		{
			if(c401Status1Definition->fBoosterOpticalInputPower > X2_CHANEL_30_1553_NM_INPUT_OPT_POW_BOOSTER_ENCODE )
   81ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81ba2:	695a      	ldr	r2, [r3, #20]
   81ba4:	4b57      	ldr	r3, [pc, #348]	; (81d04 <eMpbCan401Encode+0x540>)
   81ba6:	4953      	ldr	r1, [pc, #332]	; (81cf4 <eMpbCan401Encode+0x530>)
   81ba8:	4610      	mov	r0, r2
   81baa:	4798      	blx	r3
   81bac:	4603      	mov	r3, r0
   81bae:	2b00      	cmp	r3, #0
   81bb0:	d002      	beq.n	81bb8 <eMpbCan401Encode+0x3f4>
			{
				c401Status1Definition->fBoosterOpticalInputPower = X2_CHANEL_30_1553_NM_INPUT_OPT_POW_BOOSTER_ENCODE;
   81bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81bb4:	4a4f      	ldr	r2, [pc, #316]	; (81cf4 <eMpbCan401Encode+0x530>)
   81bb6:	615a      	str	r2, [r3, #20]
			}
		
			if(c401Status1Definition->fBoosterOpticalInputPower < X1_CHANEL_30_1553_NM_INPUT_OPT_POW_BOOSTER_ENCODE )
   81bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81bba:	695a      	ldr	r2, [r3, #20]
   81bbc:	4b52      	ldr	r3, [pc, #328]	; (81d08 <eMpbCan401Encode+0x544>)
   81bbe:	f04f 0100 	mov.w	r1, #0
   81bc2:	4610      	mov	r0, r2
   81bc4:	4798      	blx	r3
   81bc6:	4603      	mov	r3, r0
   81bc8:	2b00      	cmp	r3, #0
   81bca:	d003      	beq.n	81bd4 <eMpbCan401Encode+0x410>
			{
				c401Status1Definition->fBoosterOpticalInputPower = X1_CHANEL_30_1553_NM_INPUT_OPT_POW_BOOSTER_ENCODE;
   81bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81bce:	f04f 0200 	mov.w	r2, #0
   81bd2:	615a      	str	r2, [r3, #20]
			}			
			
			fxValue.fValue										= mpb_math_flinear_approx(  (float)(X1_CHANEL_30_1553_NM_INPUT_OPT_POW_BOOSTER_ENCODE),
   81bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81bd6:	695b      	ldr	r3, [r3, #20]
   81bd8:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81bdc:	9201      	str	r2, [sp, #4]
   81bde:	9300      	str	r3, [sp, #0]
   81be0:	4b43      	ldr	r3, [pc, #268]	; (81cf0 <eMpbCan401Encode+0x52c>)
   81be2:	4a44      	ldr	r2, [pc, #272]	; (81cf4 <eMpbCan401Encode+0x530>)
   81be4:	f04f 0100 	mov.w	r1, #0
   81be8:	f04f 0000 	mov.w	r0, #0
   81bec:	4c42      	ldr	r4, [pc, #264]	; (81cf8 <eMpbCan401Encode+0x534>)
   81bee:	47a0      	blx	r4
   81bf0:	4603      	mov	r3, r0
   81bf2:	62bb      	str	r3, [r7, #40]	; 0x28
   81bf4:	e029      	b.n	81c4a <eMpbCan401Encode+0x486>
																						(float)(Y2_CHANEL_30_1553_NM_INPUT_OPT_POW_BOOSTER_ENCODE),
																						c401Status1Definition->fBoosterOpticalInputPower,  coerce );
		}
		else
		{
			if(c401Status1Definition->fBoosterOpticalInputPower > X2_CHANEL_1_CH51_1536_NM_IN_OPT_POW_BOOSTER_ENCODE )
   81bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81bf8:	695a      	ldr	r2, [r3, #20]
   81bfa:	4b42      	ldr	r3, [pc, #264]	; (81d04 <eMpbCan401Encode+0x540>)
   81bfc:	493d      	ldr	r1, [pc, #244]	; (81cf4 <eMpbCan401Encode+0x530>)
   81bfe:	4610      	mov	r0, r2
   81c00:	4798      	blx	r3
   81c02:	4603      	mov	r3, r0
   81c04:	2b00      	cmp	r3, #0
   81c06:	d002      	beq.n	81c0e <eMpbCan401Encode+0x44a>
			{
				c401Status1Definition->fBoosterOpticalInputPower = X2_CHANEL_1_CH51_1536_NM_IN_OPT_POW_BOOSTER_ENCODE;
   81c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81c0a:	4a3a      	ldr	r2, [pc, #232]	; (81cf4 <eMpbCan401Encode+0x530>)
   81c0c:	615a      	str	r2, [r3, #20]
			}
			
			if(c401Status1Definition->fBoosterOpticalInputPower < X1_CHANEL_1_CH51_1536_NM_IN_OPT_POW_BOOSTER_ENCODE )
   81c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81c10:	695a      	ldr	r2, [r3, #20]
   81c12:	4b3d      	ldr	r3, [pc, #244]	; (81d08 <eMpbCan401Encode+0x544>)
   81c14:	f04f 0100 	mov.w	r1, #0
   81c18:	4610      	mov	r0, r2
   81c1a:	4798      	blx	r3
   81c1c:	4603      	mov	r3, r0
   81c1e:	2b00      	cmp	r3, #0
   81c20:	d003      	beq.n	81c2a <eMpbCan401Encode+0x466>
			{
				c401Status1Definition->fBoosterOpticalInputPower = X1_CHANEL_1_CH51_1536_NM_IN_OPT_POW_BOOSTER_ENCODE;
   81c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81c24:	f04f 0200 	mov.w	r2, #0
   81c28:	615a      	str	r2, [r3, #20]
			}
						
			fxValue.fValue										= mpb_math_flinear_approx(  (float)(X1_CHANEL_1_CH51_1536_NM_IN_OPT_POW_BOOSTER_ENCODE),
   81c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81c2c:	695b      	ldr	r3, [r3, #20]
   81c2e:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81c32:	9201      	str	r2, [sp, #4]
   81c34:	9300      	str	r3, [sp, #0]
   81c36:	4b2e      	ldr	r3, [pc, #184]	; (81cf0 <eMpbCan401Encode+0x52c>)
   81c38:	4a2e      	ldr	r2, [pc, #184]	; (81cf4 <eMpbCan401Encode+0x530>)
   81c3a:	f04f 0100 	mov.w	r1, #0
   81c3e:	f04f 0000 	mov.w	r0, #0
   81c42:	4c2d      	ldr	r4, [pc, #180]	; (81cf8 <eMpbCan401Encode+0x534>)
   81c44:	47a0      	blx	r4
   81c46:	4603      	mov	r3, r0
   81c48:	62bb      	str	r3, [r7, #40]	; 0x28
																						(float)(X2_CHANEL_1_CH51_1536_NM_IN_OPT_POW_BOOSTER_ENCODE),
																						(float)(Y2_CHANEL_1_CH51_1536_NM_IN_OPT_POW_BOOSTER_ENCODE),
																						c401Status1Definition->fBoosterOpticalInputPower,  coerce );	
		}
																						
		cxBoosterOpticalInputPower.byte[0]									= (uint8_t)(fxValue.fValue);
   81c4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81c4c:	4b2b      	ldr	r3, [pc, #172]	; (81cfc <eMpbCan401Encode+0x538>)
   81c4e:	4610      	mov	r0, r2
   81c50:	4798      	blx	r3
   81c52:	4603      	mov	r3, r0
   81c54:	b2db      	uxtb	r3, r3
   81c56:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
		cxBoosterOpticalInputPower.value									= ( cxBoosterOpticalInputPower.value << DEF_CAN_0401_BOOSTER_OPTICAL_INPUT_POWER ) & 0x0000FF0000000000; /* bits 40-47 */
   81c5a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
   81c5e:	021b      	lsls	r3, r3, #8
   81c60:	617b      	str	r3, [r7, #20]
   81c62:	2300      	movs	r3, #0
   81c64:	613b      	str	r3, [r7, #16]
   81c66:	f04f 0300 	mov.w	r3, #0
   81c6a:	f44f 447f 	mov.w	r4, #65280	; 0xff00
   81c6e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
   81c72:	ea01 0103 	and.w	r1, r1, r3
   81c76:	ea02 0204 	and.w	r2, r2, r4
   81c7a:	460b      	mov	r3, r1
   81c7c:	4614      	mov	r4, r2
   81c7e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	//	cRPDO_401.data.value												= cRPDO_401.data.value | cxBoosterOpticalInputPower.value;
		cRPDO_401.data.bytes[5]									            = (uint8_t)(fxValue.fValue);
   81c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81c84:	4b1d      	ldr	r3, [pc, #116]	; (81cfc <eMpbCan401Encode+0x538>)
   81c86:	4610      	mov	r0, r2
   81c88:	4798      	blx	r3
   81c8a:	4603      	mov	r3, r0
   81c8c:	b2da      	uxtb	r2, r3
   81c8e:	4b1c      	ldr	r3, [pc, #112]	; (81d00 <eMpbCan401Encode+0x53c>)
   81c90:	755a      	strb	r2, [r3, #21]
	
		/*Bit 48-55:  for the selected output channel, the value of the LNA optical output power. The resolution is determined by the specified output dBm range and the bit range 0...255.*/
		
		if(bOutputLnaChannelSelection == eFalse )
   81c92:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
   81c96:	2b00      	cmp	r3, #0
   81c98:	d138      	bne.n	81d0c <eMpbCan401Encode+0x548>
		{
			if(c401Status1Definition->fLnaOpticalOutputPower > X2_CHANEL_30_1553_NM_OUTPUT_POW_LNA_ENCODE )
   81c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81c9c:	699a      	ldr	r2, [r3, #24]
   81c9e:	4b19      	ldr	r3, [pc, #100]	; (81d04 <eMpbCan401Encode+0x540>)
   81ca0:	4914      	ldr	r1, [pc, #80]	; (81cf4 <eMpbCan401Encode+0x530>)
   81ca2:	4610      	mov	r0, r2
   81ca4:	4798      	blx	r3
   81ca6:	4603      	mov	r3, r0
   81ca8:	2b00      	cmp	r3, #0
   81caa:	d002      	beq.n	81cb2 <eMpbCan401Encode+0x4ee>
			{
				c401Status1Definition->fLnaOpticalOutputPower = X2_CHANEL_30_1553_NM_OUTPUT_POW_LNA_ENCODE;
   81cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81cae:	4a11      	ldr	r2, [pc, #68]	; (81cf4 <eMpbCan401Encode+0x530>)
   81cb0:	619a      	str	r2, [r3, #24]
			}
			
			if(c401Status1Definition->fLnaOpticalOutputPower < X1_CHANEL_30_1553_NM_OUTPUT_POW_LNA_ENCODE )
   81cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81cb4:	699a      	ldr	r2, [r3, #24]
   81cb6:	4b14      	ldr	r3, [pc, #80]	; (81d08 <eMpbCan401Encode+0x544>)
   81cb8:	f04f 0100 	mov.w	r1, #0
   81cbc:	4610      	mov	r0, r2
   81cbe:	4798      	blx	r3
   81cc0:	4603      	mov	r3, r0
   81cc2:	2b00      	cmp	r3, #0
   81cc4:	d003      	beq.n	81cce <eMpbCan401Encode+0x50a>
			{
				c401Status1Definition->fLnaOpticalOutputPower = X1_CHANEL_30_1553_NM_OUTPUT_POW_LNA_ENCODE;
   81cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81cc8:	f04f 0200 	mov.w	r2, #0
   81ccc:	619a      	str	r2, [r3, #24]
			}
						
			fxValue.fValue													= mpb_math_flinear_approx(  (float)(X1_CHANEL_30_1553_NM_OUTPUT_POW_LNA_ENCODE),
   81cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81cd0:	699b      	ldr	r3, [r3, #24]
   81cd2:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81cd6:	9201      	str	r2, [sp, #4]
   81cd8:	9300      	str	r3, [sp, #0]
   81cda:	4b05      	ldr	r3, [pc, #20]	; (81cf0 <eMpbCan401Encode+0x52c>)
   81cdc:	4a05      	ldr	r2, [pc, #20]	; (81cf4 <eMpbCan401Encode+0x530>)
   81cde:	f04f 0100 	mov.w	r1, #0
   81ce2:	f04f 0000 	mov.w	r0, #0
   81ce6:	4c04      	ldr	r4, [pc, #16]	; (81cf8 <eMpbCan401Encode+0x534>)
   81ce8:	47a0      	blx	r4
   81cea:	4603      	mov	r3, r0
   81cec:	62bb      	str	r3, [r7, #40]	; 0x28
   81cee:	e037      	b.n	81d60 <eMpbCan401Encode+0x59c>
   81cf0:	437f0000 	.word	0x437f0000
   81cf4:	447a0000 	.word	0x447a0000
   81cf8:	00083f09 	.word	0x00083f09
   81cfc:	000863d9 	.word	0x000863d9
   81d00:	20070ac8 	.word	0x20070ac8
   81d04:	000863c5 	.word	0x000863c5
   81d08:	00086389 	.word	0x00086389
																									(float)(Y2_CHANEL_30_1553_NM_OUTPUT_POW_LNA_ENCODE),
																									c401Status1Definition->fLnaOpticalOutputPower,  coerce );
		}
		else
		{
			if(c401Status1Definition->fLnaOpticalOutputPower > X2_CHANEL_51_1536_NM_OUTPUT_POW_LNA_ENCODE )
   81d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81d0e:	699a      	ldr	r2, [r3, #24]
   81d10:	4b87      	ldr	r3, [pc, #540]	; (81f30 <eMpbCan401Encode+0x76c>)
   81d12:	4988      	ldr	r1, [pc, #544]	; (81f34 <eMpbCan401Encode+0x770>)
   81d14:	4610      	mov	r0, r2
   81d16:	4798      	blx	r3
   81d18:	4603      	mov	r3, r0
   81d1a:	2b00      	cmp	r3, #0
   81d1c:	d002      	beq.n	81d24 <eMpbCan401Encode+0x560>
			{
				c401Status1Definition->fLnaOpticalOutputPower = X2_CHANEL_51_1536_NM_OUTPUT_POW_LNA_ENCODE;
   81d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81d20:	4a84      	ldr	r2, [pc, #528]	; (81f34 <eMpbCan401Encode+0x770>)
   81d22:	619a      	str	r2, [r3, #24]
			}
			
			if(c401Status1Definition->fLnaOpticalOutputPower < X1_CHANEL_51_1536_NM_OUTPUT_POW_LNA_ENCODE )
   81d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81d26:	699a      	ldr	r2, [r3, #24]
   81d28:	4b83      	ldr	r3, [pc, #524]	; (81f38 <eMpbCan401Encode+0x774>)
   81d2a:	f04f 0100 	mov.w	r1, #0
   81d2e:	4610      	mov	r0, r2
   81d30:	4798      	blx	r3
   81d32:	4603      	mov	r3, r0
   81d34:	2b00      	cmp	r3, #0
   81d36:	d003      	beq.n	81d40 <eMpbCan401Encode+0x57c>
			{
				c401Status1Definition->fLnaOpticalOutputPower = X1_CHANEL_51_1536_NM_OUTPUT_POW_LNA_ENCODE;
   81d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81d3a:	f04f 0200 	mov.w	r2, #0
   81d3e:	619a      	str	r2, [r3, #24]
			}			
			fxValue.fValue													= mpb_math_flinear_approx(  (float)(X1_CHANEL_51_1536_NM_OUTPUT_POW_LNA_ENCODE),
   81d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81d42:	699b      	ldr	r3, [r3, #24]
   81d44:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81d48:	9201      	str	r2, [sp, #4]
   81d4a:	9300      	str	r3, [sp, #0]
   81d4c:	4b7b      	ldr	r3, [pc, #492]	; (81f3c <eMpbCan401Encode+0x778>)
   81d4e:	4a79      	ldr	r2, [pc, #484]	; (81f34 <eMpbCan401Encode+0x770>)
   81d50:	f04f 0100 	mov.w	r1, #0
   81d54:	f04f 0000 	mov.w	r0, #0
   81d58:	4c79      	ldr	r4, [pc, #484]	; (81f40 <eMpbCan401Encode+0x77c>)
   81d5a:	47a0      	blx	r4
   81d5c:	4603      	mov	r3, r0
   81d5e:	62bb      	str	r3, [r7, #40]	; 0x28
																									(float)(X2_CHANEL_51_1536_NM_OUTPUT_POW_LNA_ENCODE),
																									(float)(Y2_CHANEL_51_1536_NM_OUTPUT_POW_LNA_ENCODE),
																									c401Status1Definition->fLnaOpticalOutputPower,  coerce );
		
		}
		cxLnaOpticalOutputPower.byte[0]										= (uint8_t)(fxValue.fValue);
   81d60:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81d62:	4b78      	ldr	r3, [pc, #480]	; (81f44 <eMpbCan401Encode+0x780>)
   81d64:	4610      	mov	r0, r2
   81d66:	4798      	blx	r3
   81d68:	4603      	mov	r3, r0
   81d6a:	b2db      	uxtb	r3, r3
   81d6c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		cxLnaOpticalOutputPower.value										= ( cxLnaOpticalOutputPower.value << DEF_CAN_0401_LNA_OPTICAL_OUTPUT_POWER ) & 0x00FF000000000000; /* bits 48-55 */
   81d70:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
   81d74:	041b      	lsls	r3, r3, #16
   81d76:	60fb      	str	r3, [r7, #12]
   81d78:	2300      	movs	r3, #0
   81d7a:	60bb      	str	r3, [r7, #8]
   81d7c:	f04f 0300 	mov.w	r3, #0
   81d80:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
   81d84:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
   81d88:	ea01 0103 	and.w	r1, r1, r3
   81d8c:	ea02 0204 	and.w	r2, r2, r4
   81d90:	460b      	mov	r3, r1
   81d92:	4614      	mov	r4, r2
   81d94:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		//cRPDO_401.data.value												= cRPDO_401.data.value | cxLnaOpticalOutputPower.value;
		cRPDO_401.data.bytes[6]												= (uint8_t)(fxValue.fValue);
   81d98:	6aba      	ldr	r2, [r7, #40]	; 0x28
   81d9a:	4b6a      	ldr	r3, [pc, #424]	; (81f44 <eMpbCan401Encode+0x780>)
   81d9c:	4610      	mov	r0, r2
   81d9e:	4798      	blx	r3
   81da0:	4603      	mov	r3, r0
   81da2:	b2da      	uxtb	r2, r3
   81da4:	4b68      	ldr	r3, [pc, #416]	; (81f48 <eMpbCan401Encode+0x784>)
   81da6:	759a      	strb	r2, [r3, #22]
		Value 0..17 allocated to the range -30 dBm to +19 dBm
		Value 18..193 allocated to the range 20 dBm to >36 dBm (for example 37.5 dBm)
		Value 194..255 allocated to the maximum output dBm value, for example 37.5 dBm.*/

		
		compareForRange1 = mpb_float1_minor_than_float2(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc, FIRST_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER, DEF_PRECITION);
   81da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81daa:	69db      	ldr	r3, [r3, #28]
   81dac:	2264      	movs	r2, #100	; 0x64
   81dae:	4967      	ldr	r1, [pc, #412]	; (81f4c <eMpbCan401Encode+0x788>)
   81db0:	4618      	mov	r0, r3
   81db2:	4b67      	ldr	r3, [pc, #412]	; (81f50 <eMpbCan401Encode+0x78c>)
   81db4:	4798      	blx	r3
   81db6:	4603      	mov	r3, r0
   81db8:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
		
		compareforRange2  = mpb_float1_minor_than_float2(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc, SECOND_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER, DEF_PRECITION); // power < 37
   81dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81dbe:	69db      	ldr	r3, [r3, #28]
   81dc0:	2264      	movs	r2, #100	; 0x64
   81dc2:	4964      	ldr	r1, [pc, #400]	; (81f54 <eMpbCan401Encode+0x790>)
   81dc4:	4618      	mov	r0, r3
   81dc6:	4b62      	ldr	r3, [pc, #392]	; (81f50 <eMpbCan401Encode+0x78c>)
   81dc8:	4798      	blx	r3
   81dca:	4603      	mov	r3, r0
   81dcc:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
		compareforRange2a  = mpb_float1_minor_than_float2(FIRST_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER_, c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc, DEF_PRECITION);// power > 19
   81dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81dd2:	69db      	ldr	r3, [r3, #28]
   81dd4:	2264      	movs	r2, #100	; 0x64
   81dd6:	4619      	mov	r1, r3
   81dd8:	485f      	ldr	r0, [pc, #380]	; (81f58 <eMpbCan401Encode+0x794>)
   81dda:	4b5d      	ldr	r3, [pc, #372]	; (81f50 <eMpbCan401Encode+0x78c>)
   81ddc:	4798      	blx	r3
   81dde:	4603      	mov	r3, r0
   81de0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		
		//compare = mpb_float1_minor_than_float2(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc, 0, DEF_PRECITION);
	
		if ( compareForRange1 == eTrue )  
   81de4:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
   81de8:	2b01      	cmp	r3, #1
   81dea:	d127      	bne.n	81e3c <eMpbCan401Encode+0x678>
		{
			if(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc > X2_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER )
   81dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81dee:	69da      	ldr	r2, [r3, #28]
   81df0:	4b4f      	ldr	r3, [pc, #316]	; (81f30 <eMpbCan401Encode+0x76c>)
   81df2:	4959      	ldr	r1, [pc, #356]	; (81f58 <eMpbCan401Encode+0x794>)
   81df4:	4610      	mov	r0, r2
   81df6:	4798      	blx	r3
   81df8:	4603      	mov	r3, r0
   81dfa:	2b00      	cmp	r3, #0
   81dfc:	d002      	beq.n	81e04 <eMpbCan401Encode+0x640>
			{
				c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc = X2_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER;
   81dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e00:	4a55      	ldr	r2, [pc, #340]	; (81f58 <eMpbCan401Encode+0x794>)
   81e02:	61da      	str	r2, [r3, #28]
			}
			
			if(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc < X1_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER )
   81e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e06:	69da      	ldr	r2, [r3, #28]
   81e08:	4b4b      	ldr	r3, [pc, #300]	; (81f38 <eMpbCan401Encode+0x774>)
   81e0a:	4954      	ldr	r1, [pc, #336]	; (81f5c <eMpbCan401Encode+0x798>)
   81e0c:	4610      	mov	r0, r2
   81e0e:	4798      	blx	r3
   81e10:	4603      	mov	r3, r0
   81e12:	2b00      	cmp	r3, #0
   81e14:	d002      	beq.n	81e1c <eMpbCan401Encode+0x658>
			{
				c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc = X1_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER;
   81e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e18:	4a50      	ldr	r2, [pc, #320]	; (81f5c <eMpbCan401Encode+0x798>)
   81e1a:	61da      	str	r2, [r3, #28]
			}
						
			fCoertedTofloat255										= mpb_math_flinear_approx(  (float)(X1_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER),
   81e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e1e:	69db      	ldr	r3, [r3, #28]
   81e20:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81e24:	9201      	str	r2, [sp, #4]
   81e26:	9300      	str	r3, [sp, #0]
   81e28:	4b4d      	ldr	r3, [pc, #308]	; (81f60 <eMpbCan401Encode+0x79c>)
   81e2a:	4a4b      	ldr	r2, [pc, #300]	; (81f58 <eMpbCan401Encode+0x794>)
   81e2c:	f04f 0100 	mov.w	r1, #0
   81e30:	484a      	ldr	r0, [pc, #296]	; (81f5c <eMpbCan401Encode+0x798>)
   81e32:	4c43      	ldr	r4, [pc, #268]	; (81f40 <eMpbCan401Encode+0x77c>)
   81e34:	47a0      	blx	r4
   81e36:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
   81e3a:	e054      	b.n	81ee6 <eMpbCan401Encode+0x722>
																								(float)(X2_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER),
																								(float)(Y2_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER),
																								c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc,  coerce );
		}
		//else if( (cTempValue > SECOND_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER ) ||  (cTempValue <= THIRD_LIMIT_FOR_BOOSTER_OUTPUT_OPTICAL_POWER ) )
		else if( (compareforRange2 == eTrue )  && ( compareforRange2a == eTrue) )
   81e3c:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
   81e40:	2b01      	cmp	r3, #1
   81e42:	d12a      	bne.n	81e9a <eMpbCan401Encode+0x6d6>
   81e44:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
   81e48:	2b01      	cmp	r3, #1
   81e4a:	d126      	bne.n	81e9a <eMpbCan401Encode+0x6d6>
		{
			if(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc > X2_RANGE_2_BOOSTER_OUTPUT_OPTICAL_POWER )
   81e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e4e:	69da      	ldr	r2, [r3, #28]
   81e50:	4b37      	ldr	r3, [pc, #220]	; (81f30 <eMpbCan401Encode+0x76c>)
   81e52:	4944      	ldr	r1, [pc, #272]	; (81f64 <eMpbCan401Encode+0x7a0>)
   81e54:	4610      	mov	r0, r2
   81e56:	4798      	blx	r3
   81e58:	4603      	mov	r3, r0
   81e5a:	2b00      	cmp	r3, #0
   81e5c:	d002      	beq.n	81e64 <eMpbCan401Encode+0x6a0>
			{
				c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc = X2_RANGE_1_BOOSTER_OUTPUT_OPTICAL_POWER;
   81e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e60:	4a3d      	ldr	r2, [pc, #244]	; (81f58 <eMpbCan401Encode+0x794>)
   81e62:	61da      	str	r2, [r3, #28]
			}
			
			if(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc < X1_RANGE_2_BOOSTER_OUTPUT_OPTICAL_POWER )
   81e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e66:	69da      	ldr	r2, [r3, #28]
   81e68:	4b33      	ldr	r3, [pc, #204]	; (81f38 <eMpbCan401Encode+0x774>)
   81e6a:	4938      	ldr	r1, [pc, #224]	; (81f4c <eMpbCan401Encode+0x788>)
   81e6c:	4610      	mov	r0, r2
   81e6e:	4798      	blx	r3
   81e70:	4603      	mov	r3, r0
   81e72:	2b00      	cmp	r3, #0
   81e74:	d002      	beq.n	81e7c <eMpbCan401Encode+0x6b8>
			{
				c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc = X1_RANGE_2_BOOSTER_OUTPUT_OPTICAL_POWER;
   81e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e78:	4a34      	ldr	r2, [pc, #208]	; (81f4c <eMpbCan401Encode+0x788>)
   81e7a:	61da      	str	r2, [r3, #28]
			}
						
			fCoertedTofloat255										= mpb_math_flinear_approx(  (float)(X1_RANGE_2_BOOSTER_OUTPUT_OPTICAL_POWER),
   81e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e7e:	69db      	ldr	r3, [r3, #28]
   81e80:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81e84:	9201      	str	r2, [sp, #4]
   81e86:	9300      	str	r3, [sp, #0]
   81e88:	4b37      	ldr	r3, [pc, #220]	; (81f68 <eMpbCan401Encode+0x7a4>)
   81e8a:	4a36      	ldr	r2, [pc, #216]	; (81f64 <eMpbCan401Encode+0x7a0>)
   81e8c:	4937      	ldr	r1, [pc, #220]	; (81f6c <eMpbCan401Encode+0x7a8>)
   81e8e:	482f      	ldr	r0, [pc, #188]	; (81f4c <eMpbCan401Encode+0x788>)
   81e90:	4c2b      	ldr	r4, [pc, #172]	; (81f40 <eMpbCan401Encode+0x77c>)
   81e92:	47a0      	blx	r4
   81e94:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
   81e98:	e025      	b.n	81ee6 <eMpbCan401Encode+0x722>
																								(float)(Y2_RANGE_2_BOOSTER_OUTPUT_OPTICAL_POWER),
																								c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc,  coerce );
		}
		else
		{
			if(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc > X2_RANGE_3_BOOSTER_OUTPUT_OPTICAL_POWER )
   81e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e9c:	69da      	ldr	r2, [r3, #28]
   81e9e:	4b24      	ldr	r3, [pc, #144]	; (81f30 <eMpbCan401Encode+0x76c>)
   81ea0:	4933      	ldr	r1, [pc, #204]	; (81f70 <eMpbCan401Encode+0x7ac>)
   81ea2:	4610      	mov	r0, r2
   81ea4:	4798      	blx	r3
   81ea6:	4603      	mov	r3, r0
   81ea8:	2b00      	cmp	r3, #0
   81eaa:	d002      	beq.n	81eb2 <eMpbCan401Encode+0x6ee>
			{
				c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc = X2_RANGE_3_BOOSTER_OUTPUT_OPTICAL_POWER;
   81eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81eae:	4a30      	ldr	r2, [pc, #192]	; (81f70 <eMpbCan401Encode+0x7ac>)
   81eb0:	61da      	str	r2, [r3, #28]
			}
			
			if(c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc < X1_RANGE_3_BOOSTER_OUTPUT_OPTICAL_POWER )
   81eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81eb4:	69da      	ldr	r2, [r3, #28]
   81eb6:	4b20      	ldr	r3, [pc, #128]	; (81f38 <eMpbCan401Encode+0x774>)
   81eb8:	4926      	ldr	r1, [pc, #152]	; (81f54 <eMpbCan401Encode+0x790>)
   81eba:	4610      	mov	r0, r2
   81ebc:	4798      	blx	r3
   81ebe:	4603      	mov	r3, r0
   81ec0:	2b00      	cmp	r3, #0
   81ec2:	d002      	beq.n	81eca <eMpbCan401Encode+0x706>
			{
				c401Status1Definition->fBoosterOutputOpticalPowerIndBmApc = X1_RANGE_3_BOOSTER_OUTPUT_OPTICAL_POWER;
   81ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81ec6:	4a23      	ldr	r2, [pc, #140]	; (81f54 <eMpbCan401Encode+0x790>)
   81ec8:	61da      	str	r2, [r3, #28]
			}			
			fCoertedTofloat255										= mpb_math_flinear_approx(  (float)(X1_RANGE_3_BOOSTER_OUTPUT_OPTICAL_POWER),
   81eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81ecc:	69db      	ldr	r3, [r3, #28]
   81ece:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
   81ed2:	9201      	str	r2, [sp, #4]
   81ed4:	9300      	str	r3, [sp, #0]
   81ed6:	4b19      	ldr	r3, [pc, #100]	; (81f3c <eMpbCan401Encode+0x778>)
   81ed8:	4a25      	ldr	r2, [pc, #148]	; (81f70 <eMpbCan401Encode+0x7ac>)
   81eda:	4926      	ldr	r1, [pc, #152]	; (81f74 <eMpbCan401Encode+0x7b0>)
   81edc:	481d      	ldr	r0, [pc, #116]	; (81f54 <eMpbCan401Encode+0x790>)
   81ede:	4c18      	ldr	r4, [pc, #96]	; (81f40 <eMpbCan401Encode+0x77c>)
   81ee0:	47a0      	blx	r4
   81ee2:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

																									 
																									
																									 
																									 
		cxBoosterOutputOpticalPower.byte[0]									= fCoertedTofloat255;
   81ee6:	4b17      	ldr	r3, [pc, #92]	; (81f44 <eMpbCan401Encode+0x780>)
   81ee8:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
   81eec:	4798      	blx	r3
   81eee:	4603      	mov	r3, r0
   81ef0:	b2db      	uxtb	r3, r3
   81ef2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		cxBoosterOutputOpticalPower.value									= ( cxBoosterOutputOpticalPower.value << DEF_CAN_0401_BOOSTER_OPTICAL_OUTPUT_POWER ) & 0xFF00000000000000; /* bits 56-63 */
   81ef6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
   81efa:	061b      	lsls	r3, r3, #24
   81efc:	607b      	str	r3, [r7, #4]
   81efe:	2300      	movs	r3, #0
   81f00:	603b      	str	r3, [r7, #0]
   81f02:	e9d7 3400 	ldrd	r3, r4, [r7]
   81f06:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	//	cRPDO_401.data.value												= cRPDO_401.data.value | cxBoosterOutputOpticalPower.value;
		cRPDO_401.data.bytes[7]												= fCoertedTofloat255;
   81f0a:	4b0e      	ldr	r3, [pc, #56]	; (81f44 <eMpbCan401Encode+0x780>)
   81f0c:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
   81f10:	4798      	blx	r3
   81f12:	4603      	mov	r3, r0
   81f14:	b2da      	uxtb	r2, r3
   81f16:	4b0c      	ldr	r3, [pc, #48]	; (81f48 <eMpbCan401Encode+0x784>)
   81f18:	75da      	strb	r2, [r3, #23]
   81f1a:	e002      	b.n	81f22 <eMpbCan401Encode+0x75e>
	}
	else
	{		
		eMpbError = eOutOfMemory;
   81f1c:	23f8      	movs	r3, #248	; 0xf8
   81f1e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	}
	return eMpbError;
   81f22:	f997 3083 	ldrsb.w	r3, [r7, #131]	; 0x83
	
}
   81f26:	4618      	mov	r0, r3
   81f28:	378c      	adds	r7, #140	; 0x8c
   81f2a:	46bd      	mov	sp, r7
   81f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81f30:	000863c5 	.word	0x000863c5
   81f34:	447a0000 	.word	0x447a0000
   81f38:	00086389 	.word	0x00086389
   81f3c:	437f0000 	.word	0x437f0000
   81f40:	00083f09 	.word	0x00083f09
   81f44:	000863d9 	.word	0x000863d9
   81f48:	20070ac8 	.word	0x20070ac8
   81f4c:	41a00000 	.word	0x41a00000
   81f50:	00083ff9 	.word	0x00083ff9
   81f54:	42140000 	.word	0x42140000
   81f58:	41980000 	.word	0x41980000
   81f5c:	c1f00000 	.word	0xc1f00000
   81f60:	41880000 	.word	0x41880000
   81f64:	42100000 	.word	0x42100000
   81f68:	43410000 	.word	0x43410000
   81f6c:	41900000 	.word	0x41900000
   81f70:	42200000 	.word	0x42200000
   81f74:	43420000 	.word	0x43420000

00081f78 <eMpbCan402Encode>:
}
/*-----------------------------------------------------------------------------*/
	
	
eMpbError_t eMpbCan402Encode( c402Status2Definition_t *c402Status2Definition )
{
   81f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81f7c:	b09f      	sub	sp, #124	; 0x7c
   81f7e:	af02      	add	r7, sp, #8
   81f80:	6278      	str	r0, [r7, #36]	; 0x24
	eMpbError_t eMpbError = eSuccess;
   81f82:	2300      	movs	r3, #0
   81f84:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	BytesUnion ValueOfLaserPump2TemperatureBooster;
	BytesUnion ValueOfLaserPump3TemperatureBooster;
	BytesUnion ValueOfLaserTemperatureLna;
	BytesUnion ValueBackFacetCurrentLaserPump1Booster;
	BytesUnion ValueBackFacetCurrentLaserPumpLna;
	mpb_coerced_t coerce = coerced;
   81f88:	2300      	movs	r3, #0
   81f8a:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	float fTempCoertedTofloat127 = 0.0f;
   81f8e:	f04f 0300 	mov.w	r3, #0
   81f92:	66bb      	str	r3, [r7, #104]	; 0x68
	float fTempCoertedTofloat255 = 0.0f;
   81f94:	f04f 0300 	mov.w	r3, #0
   81f98:	667b      	str	r3, [r7, #100]	; 0x64
	
	
	if(c402Status2Definition != NULL)
   81f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81f9c:	2b00      	cmp	r3, #0
   81f9e:	f000 831f 	beq.w	825e0 <eMpbCan402Encode+0x668>
	{	
		/* Bit 0-14: alarms */
		cRPDO_402.data.s0									=  c402Status2Definition->xAlarmAndStatusRegister.AlarmStatusGlobalValue;
   81fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81fa4:	8b9b      	ldrh	r3, [r3, #28]
   81fa6:	4aa0      	ldr	r2, [pc, #640]	; (82228 <eMpbCan402Encode+0x2b0>)
   81fa8:	8213      	strh	r3, [r2, #16]
		
		/* Bit 15-19:  Value of power supply voltage within the detection range of 0VDC to +28VDC, resolution determined by the bit value range 0..31.*/
		if(c402Status2Definition->fValueOfPowerSupplyVoltage > 28)
   81faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81fac:	681a      	ldr	r2, [r3, #0]
   81fae:	4b9f      	ldr	r3, [pc, #636]	; (8222c <eMpbCan402Encode+0x2b4>)
   81fb0:	499f      	ldr	r1, [pc, #636]	; (82230 <eMpbCan402Encode+0x2b8>)
   81fb2:	4610      	mov	r0, r2
   81fb4:	4798      	blx	r3
   81fb6:	4603      	mov	r3, r0
   81fb8:	2b00      	cmp	r3, #0
   81fba:	d002      	beq.n	81fc2 <eMpbCan402Encode+0x4a>
		{
			c402Status2Definition->fValueOfPowerSupplyVoltage = 28;
   81fbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   81fbe:	4b9c      	ldr	r3, [pc, #624]	; (82230 <eMpbCan402Encode+0x2b8>)
   81fc0:	6013      	str	r3, [r2, #0]
		}
		
		if(c402Status2Definition->fValueOfPowerSupplyVoltage < 0)
   81fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81fc4:	681a      	ldr	r2, [r3, #0]
   81fc6:	4b9b      	ldr	r3, [pc, #620]	; (82234 <eMpbCan402Encode+0x2bc>)
   81fc8:	f04f 0100 	mov.w	r1, #0
   81fcc:	4610      	mov	r0, r2
   81fce:	4798      	blx	r3
   81fd0:	4603      	mov	r3, r0
   81fd2:	2b00      	cmp	r3, #0
   81fd4:	d003      	beq.n	81fde <eMpbCan402Encode+0x66>
		{
			c402Status2Definition->fValueOfPowerSupplyVoltage = 0;
   81fd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   81fd8:	f04f 0300 	mov.w	r3, #0
   81fdc:	6013      	str	r3, [r2, #0]
		}
		
		float fTempCoertedTofloat32 = 0.0f;
   81fde:	f04f 0300 	mov.w	r3, #0
   81fe2:	663b      	str	r3, [r7, #96]	; 0x60
		
		fTempCoertedTofloat32								= mpb_math_flinear_approx(  (float)(X1_VOLTAGE_LINEAR_APROXIMATION_ENCODE),
   81fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81fe6:	681a      	ldr	r2, [r3, #0]
   81fe8:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
   81fec:	9301      	str	r3, [sp, #4]
   81fee:	9200      	str	r2, [sp, #0]
   81ff0:	f04f 4384 	mov.w	r3, #1107296256	; 0x42000000
   81ff4:	4a90      	ldr	r2, [pc, #576]	; (82238 <eMpbCan402Encode+0x2c0>)
   81ff6:	f04f 0100 	mov.w	r1, #0
   81ffa:	f04f 0000 	mov.w	r0, #0
   81ffe:	4c8f      	ldr	r4, [pc, #572]	; (8223c <eMpbCan402Encode+0x2c4>)
   82000:	47a0      	blx	r4
   82002:	6638      	str	r0, [r7, #96]	; 0x60
																						(float)(X2_VOLTAGE_LINEAR_APROXIMATION_ENCODE),
																						(float)(Y2_VOLTAGE_LINEAR_APROXIMATION_ENCODE),
																					   c402Status2Definition->fValueOfPowerSupplyVoltage,  coerce );
		
		
		ValueOfPowerSupplyVoltage.value = 0;
   82004:	f04f 0300 	mov.w	r3, #0
   82008:	f04f 0400 	mov.w	r4, #0
   8200c:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		ValueOfPowerSupplyVoltage.byte[0]					= (uint8_t)(fTempCoertedTofloat32) ;//+ DEF_ADJUST ;	
   82010:	4b8b      	ldr	r3, [pc, #556]	; (82240 <eMpbCan402Encode+0x2c8>)
   82012:	6e38      	ldr	r0, [r7, #96]	; 0x60
   82014:	4798      	blx	r3
   82016:	4603      	mov	r3, r0
   82018:	b2db      	uxtb	r3, r3
   8201a:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
		ValueOfPowerSupplyVoltage.value						= ( ValueOfPowerSupplyVoltage.value << DEF_CAN_0402_POWER_SUPPLY_VOLTAGE) & 0x00000000000F8000; // bits 15-19 
   8201e:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
   82022:	03e6      	lsls	r6, r4, #15
   82024:	ea46 4653 	orr.w	r6, r6, r3, lsr #17
   82028:	03dd      	lsls	r5, r3, #15
   8202a:	f44f 2378 	mov.w	r3, #1015808	; 0xf8000
   8202e:	f04f 0400 	mov.w	r4, #0
   82032:	ea03 0305 	and.w	r3, r3, r5
   82036:	ea04 0406 	and.w	r4, r4, r6
   8203a:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		cRPDO_402.data.value								= cRPDO_402.data.value & 0xFFFFFFFFFFF07FFF;
   8203e:	4b7a      	ldr	r3, [pc, #488]	; (82228 <eMpbCan402Encode+0x2b0>)
   82040:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   82044:	f46f 2378 	mvn.w	r3, #1015808	; 0xf8000
   82048:	f04f 34ff 	mov.w	r4, #4294967295
   8204c:	ea03 0301 	and.w	r3, r3, r1
   82050:	ea04 0402 	and.w	r4, r4, r2
   82054:	4a74      	ldr	r2, [pc, #464]	; (82228 <eMpbCan402Encode+0x2b0>)
   82056:	e9c2 3404 	strd	r3, r4, [r2, #16]
		cRPDO_402.data.value								= cRPDO_402.data.value |  ValueOfPowerSupplyVoltage.value;
   8205a:	4b73      	ldr	r3, [pc, #460]	; (82228 <eMpbCan402Encode+0x2b0>)
   8205c:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   82060:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
   82064:	ea43 0301 	orr.w	r3, r3, r1
   82068:	ea44 0402 	orr.w	r4, r4, r2
   8206c:	4a6e      	ldr	r2, [pc, #440]	; (82228 <eMpbCan402Encode+0x2b0>)
   8206e:	e9c2 3404 	strd	r3, r4, [r2, #16]
				
		/* Bit 20-26:  Value of laser pump 1 temperature in Booster section, within the detection range of -40C to +90C, resolution determined by the bit value range 0..127. */	
		if(c402Status2Definition->fValueOfLaserPump1TemperatureBooster > X2_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   82072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82074:	685b      	ldr	r3, [r3, #4]
   82076:	4a6d      	ldr	r2, [pc, #436]	; (8222c <eMpbCan402Encode+0x2b4>)
   82078:	4972      	ldr	r1, [pc, #456]	; (82244 <eMpbCan402Encode+0x2cc>)
   8207a:	4618      	mov	r0, r3
   8207c:	4790      	blx	r2
   8207e:	4603      	mov	r3, r0
   82080:	2b00      	cmp	r3, #0
   82082:	d002      	beq.n	8208a <eMpbCan402Encode+0x112>
		{
			c402Status2Definition->fValueOfLaserPump1TemperatureBooster = X2_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   82084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82086:	4a6f      	ldr	r2, [pc, #444]	; (82244 <eMpbCan402Encode+0x2cc>)
   82088:	605a      	str	r2, [r3, #4]
		}
					
		if(c402Status2Definition->fValueOfLaserPump1TemperatureBooster < X1_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   8208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8208c:	685b      	ldr	r3, [r3, #4]
   8208e:	4a69      	ldr	r2, [pc, #420]	; (82234 <eMpbCan402Encode+0x2bc>)
   82090:	496d      	ldr	r1, [pc, #436]	; (82248 <eMpbCan402Encode+0x2d0>)
   82092:	4618      	mov	r0, r3
   82094:	4790      	blx	r2
   82096:	4603      	mov	r3, r0
   82098:	2b00      	cmp	r3, #0
   8209a:	d002      	beq.n	820a2 <eMpbCan402Encode+0x12a>
		{
			c402Status2Definition->fValueOfLaserPump1TemperatureBooster = X1_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   8209c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8209e:	4a6a      	ldr	r2, [pc, #424]	; (82248 <eMpbCan402Encode+0x2d0>)
   820a0:	605a      	str	r2, [r3, #4]
		}
					
			
		fTempCoertedTofloat127								= mpb_math_flinear_approx(  (float)(X1_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
   820a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   820a4:	685b      	ldr	r3, [r3, #4]
   820a6:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   820aa:	9201      	str	r2, [sp, #4]
   820ac:	9300      	str	r3, [sp, #0]
   820ae:	4b67      	ldr	r3, [pc, #412]	; (8224c <eMpbCan402Encode+0x2d4>)
   820b0:	4a64      	ldr	r2, [pc, #400]	; (82244 <eMpbCan402Encode+0x2cc>)
   820b2:	f04f 0100 	mov.w	r1, #0
   820b6:	4864      	ldr	r0, [pc, #400]	; (82248 <eMpbCan402Encode+0x2d0>)
   820b8:	4c60      	ldr	r4, [pc, #384]	; (8223c <eMpbCan402Encode+0x2c4>)
   820ba:	47a0      	blx	r4
   820bc:	66b8      	str	r0, [r7, #104]	; 0x68
																						(float)(Y1_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(X2_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(Y2_PUMP1_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						c402Status2Definition->fValueOfLaserPump1TemperatureBooster,  coerce );
		ValueOfLaserPump1TemperatureBooster.value = 0;
   820be:	f04f 0300 	mov.w	r3, #0
   820c2:	f04f 0400 	mov.w	r4, #0
   820c6:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		ValueOfLaserPump1TemperatureBooster.byte[0]			= (uint8_t)(fTempCoertedTofloat127) ;//+ DEF_ADJUST;
   820ca:	4b5d      	ldr	r3, [pc, #372]	; (82240 <eMpbCan402Encode+0x2c8>)
   820cc:	6eb8      	ldr	r0, [r7, #104]	; 0x68
   820ce:	4798      	blx	r3
   820d0:	4603      	mov	r3, r0
   820d2:	b2db      	uxtb	r3, r3
   820d4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		ValueOfLaserPump1TemperatureBooster.value			= ( ValueOfLaserPump1TemperatureBooster.value << DEF_CAN_0402_LASER_PUMP1_TEMPERATURE) & 0x0000000007F00000; // bits 20-26
   820d8:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
   820dc:	ea4f 5904 	mov.w	r9, r4, lsl #20
   820e0:	ea49 3913 	orr.w	r9, r9, r3, lsr #12
   820e4:	ea4f 5803 	mov.w	r8, r3, lsl #20
   820e8:	f04f 63fe 	mov.w	r3, #133169152	; 0x7f00000
   820ec:	f04f 0400 	mov.w	r4, #0
   820f0:	ea03 0308 	and.w	r3, r3, r8
   820f4:	ea04 0409 	and.w	r4, r4, r9
   820f8:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		cRPDO_402.data.value								= cRPDO_402.data.value & 0xFFFFFFFFF80FFFFF;
   820fc:	4b4a      	ldr	r3, [pc, #296]	; (82228 <eMpbCan402Encode+0x2b0>)
   820fe:	f103 0410 	add.w	r4, r3, #16
   82102:	e9d4 3400 	ldrd	r3, r4, [r4]
   82106:	f06f 61fe 	mvn.w	r1, #133169152	; 0x7f00000
   8210a:	f04f 32ff 	mov.w	r2, #4294967295
   8210e:	ea03 0301 	and.w	r3, r3, r1
   82112:	ea04 0402 	and.w	r4, r4, r2
   82116:	4a44      	ldr	r2, [pc, #272]	; (82228 <eMpbCan402Encode+0x2b0>)
   82118:	e9c2 3404 	strd	r3, r4, [r2, #16]
		cRPDO_402.data.value								= cRPDO_402.data.value |  ValueOfLaserPump1TemperatureBooster.value;
   8211c:	4b42      	ldr	r3, [pc, #264]	; (82228 <eMpbCan402Encode+0x2b0>)
   8211e:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   82122:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
   82126:	ea43 0301 	orr.w	r3, r3, r1
   8212a:	ea44 0402 	orr.w	r4, r4, r2
   8212e:	4a3e      	ldr	r2, [pc, #248]	; (82228 <eMpbCan402Encode+0x2b0>)
   82130:	e9c2 3404 	strd	r3, r4, [r2, #16]
		
		/*Bit 27-33:  Value of laser pump 2 temperature in Booster section, if such hardware is present, within the detection range of -40C to +90VDC, resolution determined by the bit value range 0..127.   */
		if(c402Status2Definition->fValueOfLaserPump2TemperatureBooster > X2_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   82134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82136:	689a      	ldr	r2, [r3, #8]
   82138:	4b3c      	ldr	r3, [pc, #240]	; (8222c <eMpbCan402Encode+0x2b4>)
   8213a:	4942      	ldr	r1, [pc, #264]	; (82244 <eMpbCan402Encode+0x2cc>)
   8213c:	4610      	mov	r0, r2
   8213e:	4798      	blx	r3
   82140:	4603      	mov	r3, r0
   82142:	2b00      	cmp	r3, #0
   82144:	d002      	beq.n	8214c <eMpbCan402Encode+0x1d4>
		{
			c402Status2Definition->fValueOfLaserPump2TemperatureBooster = X2_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   82146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82148:	4a3e      	ldr	r2, [pc, #248]	; (82244 <eMpbCan402Encode+0x2cc>)
   8214a:	609a      	str	r2, [r3, #8]
		}
		
		if(c402Status2Definition->fValueOfLaserPump2TemperatureBooster < X1_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   8214c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8214e:	689a      	ldr	r2, [r3, #8]
   82150:	4b38      	ldr	r3, [pc, #224]	; (82234 <eMpbCan402Encode+0x2bc>)
   82152:	493d      	ldr	r1, [pc, #244]	; (82248 <eMpbCan402Encode+0x2d0>)
   82154:	4610      	mov	r0, r2
   82156:	4798      	blx	r3
   82158:	4603      	mov	r3, r0
   8215a:	2b00      	cmp	r3, #0
   8215c:	d002      	beq.n	82164 <eMpbCan402Encode+0x1ec>
		{
			c402Status2Definition->fValueOfLaserPump2TemperatureBooster = X1_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   8215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82160:	4a39      	ldr	r2, [pc, #228]	; (82248 <eMpbCan402Encode+0x2d0>)
   82162:	609a      	str	r2, [r3, #8]
		}
				
		fTempCoertedTofloat127								= mpb_math_flinear_approx(  (float)(X1_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
   82164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82166:	689b      	ldr	r3, [r3, #8]
   82168:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   8216c:	9201      	str	r2, [sp, #4]
   8216e:	9300      	str	r3, [sp, #0]
   82170:	4b36      	ldr	r3, [pc, #216]	; (8224c <eMpbCan402Encode+0x2d4>)
   82172:	4a34      	ldr	r2, [pc, #208]	; (82244 <eMpbCan402Encode+0x2cc>)
   82174:	f04f 0100 	mov.w	r1, #0
   82178:	4833      	ldr	r0, [pc, #204]	; (82248 <eMpbCan402Encode+0x2d0>)
   8217a:	4c30      	ldr	r4, [pc, #192]	; (8223c <eMpbCan402Encode+0x2c4>)
   8217c:	47a0      	blx	r4
   8217e:	66b8      	str	r0, [r7, #104]	; 0x68
																						(float)(Y1_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(X2_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(Y2_PUMP2_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						c402Status2Definition->fValueOfLaserPump2TemperatureBooster,  coerce );
		ValueOfLaserPump2TemperatureBooster.value			= 0;
   82180:	f04f 0300 	mov.w	r3, #0
   82184:	f04f 0400 	mov.w	r4, #0
   82188:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		ValueOfLaserPump2TemperatureBooster.byte[0]			=  (uint8_t)(fTempCoertedTofloat127) ;//+ DEF_ADJUST;
   8218c:	4b2c      	ldr	r3, [pc, #176]	; (82240 <eMpbCan402Encode+0x2c8>)
   8218e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
   82190:	4798      	blx	r3
   82192:	4603      	mov	r3, r0
   82194:	b2db      	uxtb	r3, r3
   82196:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		ValueOfLaserPump2TemperatureBooster.value			= ( ValueOfLaserPump2TemperatureBooster.value << DEF_CAN_0402_LASER_PUMP2_TEMPERATURE) & 0x00000003F8000000; // bits 27-33
   8219a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
   8219e:	ea4f 6bc4 	mov.w	fp, r4, lsl #27
   821a2:	ea4b 1b53 	orr.w	fp, fp, r3, lsr #5
   821a6:	ea4f 6ac3 	mov.w	sl, r3, lsl #27
   821aa:	f04f 4378 	mov.w	r3, #4160749568	; 0xf8000000
   821ae:	f04f 0403 	mov.w	r4, #3
   821b2:	ea03 030a 	and.w	r3, r3, sl
   821b6:	ea04 040b 	and.w	r4, r4, fp
   821ba:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		cRPDO_402.data.value								= cRPDO_402.data.value & 0xFFFFFFFC07FFFFFF;
   821be:	4b1a      	ldr	r3, [pc, #104]	; (82228 <eMpbCan402Encode+0x2b0>)
   821c0:	f103 0410 	add.w	r4, r3, #16
   821c4:	e9d4 3400 	ldrd	r3, r4, [r4]
   821c8:	f06f 4178 	mvn.w	r1, #4160749568	; 0xf8000000
   821cc:	f06f 0203 	mvn.w	r2, #3
   821d0:	ea03 0301 	and.w	r3, r3, r1
   821d4:	ea04 0402 	and.w	r4, r4, r2
   821d8:	4a13      	ldr	r2, [pc, #76]	; (82228 <eMpbCan402Encode+0x2b0>)
   821da:	e9c2 3404 	strd	r3, r4, [r2, #16]
		cRPDO_402.data.value								= cRPDO_402.data.value |  ValueOfLaserPump2TemperatureBooster.value;
   821de:	4b12      	ldr	r3, [pc, #72]	; (82228 <eMpbCan402Encode+0x2b0>)
   821e0:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   821e4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
   821e8:	ea43 0301 	orr.w	r3, r3, r1
   821ec:	ea44 0402 	orr.w	r4, r4, r2
   821f0:	4a0d      	ldr	r2, [pc, #52]	; (82228 <eMpbCan402Encode+0x2b0>)
   821f2:	e9c2 3404 	strd	r3, r4, [r2, #16]
	
	
		/*Bit 34-40:  Value of laser pump 3 temperature in Booster section, if such hardware is present, within the detection range of -40C to +90C, resolution determined by the bit value range 0..127. */
		if(c402Status2Definition->fValueOfLaserPump3TemperatureBooster > X2_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   821f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   821f8:	68da      	ldr	r2, [r3, #12]
   821fa:	4b0c      	ldr	r3, [pc, #48]	; (8222c <eMpbCan402Encode+0x2b4>)
   821fc:	4911      	ldr	r1, [pc, #68]	; (82244 <eMpbCan402Encode+0x2cc>)
   821fe:	4610      	mov	r0, r2
   82200:	4798      	blx	r3
   82202:	4603      	mov	r3, r0
   82204:	2b00      	cmp	r3, #0
   82206:	d002      	beq.n	8220e <eMpbCan402Encode+0x296>
		{
			c402Status2Definition->fValueOfLaserPump3TemperatureBooster = X2_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   82208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8220a:	4a0e      	ldr	r2, [pc, #56]	; (82244 <eMpbCan402Encode+0x2cc>)
   8220c:	60da      	str	r2, [r3, #12]
		}
		
		if(c402Status2Definition->fValueOfLaserPump3TemperatureBooster < X1_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   8220e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82210:	68da      	ldr	r2, [r3, #12]
   82212:	4b08      	ldr	r3, [pc, #32]	; (82234 <eMpbCan402Encode+0x2bc>)
   82214:	490c      	ldr	r1, [pc, #48]	; (82248 <eMpbCan402Encode+0x2d0>)
   82216:	4610      	mov	r0, r2
   82218:	4798      	blx	r3
   8221a:	4603      	mov	r3, r0
   8221c:	2b00      	cmp	r3, #0
   8221e:	d017      	beq.n	82250 <eMpbCan402Encode+0x2d8>
		{
			c402Status2Definition->fValueOfLaserPump3TemperatureBooster = X1_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   82220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82222:	4a09      	ldr	r2, [pc, #36]	; (82248 <eMpbCan402Encode+0x2d0>)
   82224:	60da      	str	r2, [r3, #12]
   82226:	e013      	b.n	82250 <eMpbCan402Encode+0x2d8>
   82228:	20070ae0 	.word	0x20070ae0
   8222c:	000863c5 	.word	0x000863c5
   82230:	41e00000 	.word	0x41e00000
   82234:	00086389 	.word	0x00086389
   82238:	41f00000 	.word	0x41f00000
   8223c:	00083f09 	.word	0x00083f09
   82240:	000863d9 	.word	0x000863d9
   82244:	42b40000 	.word	0x42b40000
   82248:	c2200000 	.word	0xc2200000
   8224c:	42fe0000 	.word	0x42fe0000
		}
				
		fTempCoertedTofloat127								= mpb_math_flinear_approx(  (float)(X1_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
   82250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82252:	68db      	ldr	r3, [r3, #12]
   82254:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82258:	9201      	str	r2, [sp, #4]
   8225a:	9300      	str	r3, [sp, #0]
   8225c:	4ba5      	ldr	r3, [pc, #660]	; (824f4 <eMpbCan402Encode+0x57c>)
   8225e:	4aa6      	ldr	r2, [pc, #664]	; (824f8 <eMpbCan402Encode+0x580>)
   82260:	f04f 0100 	mov.w	r1, #0
   82264:	48a5      	ldr	r0, [pc, #660]	; (824fc <eMpbCan402Encode+0x584>)
   82266:	4ca6      	ldr	r4, [pc, #664]	; (82500 <eMpbCan402Encode+0x588>)
   82268:	47a0      	blx	r4
   8226a:	66b8      	str	r0, [r7, #104]	; 0x68
																						(float)(Y1_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(X2_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(Y2_PUMP3_TEMP_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						c402Status2Definition->fValueOfLaserPump3TemperatureBooster,  coerce );
		ValueOfLaserPump3TemperatureBooster.value			= 0;		
   8226c:	f04f 0300 	mov.w	r3, #0
   82270:	f04f 0400 	mov.w	r4, #0
   82274:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		ValueOfLaserPump3TemperatureBooster.byte[0]			=  (uint8_t)(fTempCoertedTofloat127) ;//+ DEF_ADJUST;
   82278:	4ba2      	ldr	r3, [pc, #648]	; (82504 <eMpbCan402Encode+0x58c>)
   8227a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
   8227c:	4798      	blx	r3
   8227e:	4603      	mov	r3, r0
   82280:	b2db      	uxtb	r3, r3
   82282:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
		ValueOfLaserPump3TemperatureBooster.value			= ( ValueOfLaserPump3TemperatureBooster.value << DEF_CAN_0402_LASER_PUMP3_TEMPERATURE) & 0x000001FC00000000; // bits 34-40
   82286:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
   8228a:	009b      	lsls	r3, r3, #2
   8228c:	61fb      	str	r3, [r7, #28]
   8228e:	2300      	movs	r3, #0
   82290:	61bb      	str	r3, [r7, #24]
   82292:	f04f 0300 	mov.w	r3, #0
   82296:	f44f 74fe 	mov.w	r4, #508	; 0x1fc
   8229a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
   8229e:	ea01 0103 	and.w	r1, r1, r3
   822a2:	ea02 0204 	and.w	r2, r2, r4
   822a6:	460b      	mov	r3, r1
   822a8:	4614      	mov	r4, r2
   822aa:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		cRPDO_402.data.value								= cRPDO_402.data.value & 0xFFFFFE03FFFFFFFF;
   822ae:	4b96      	ldr	r3, [pc, #600]	; (82508 <eMpbCan402Encode+0x590>)
   822b0:	f103 0410 	add.w	r4, r3, #16
   822b4:	e9d4 3400 	ldrd	r3, r4, [r4]
   822b8:	f04f 31ff 	mov.w	r1, #4294967295
   822bc:	f46f 72fe 	mvn.w	r2, #508	; 0x1fc
   822c0:	ea03 0301 	and.w	r3, r3, r1
   822c4:	ea04 0402 	and.w	r4, r4, r2
   822c8:	4a8f      	ldr	r2, [pc, #572]	; (82508 <eMpbCan402Encode+0x590>)
   822ca:	e9c2 3404 	strd	r3, r4, [r2, #16]
		cRPDO_402.data.value								= cRPDO_402.data.value |  ValueOfLaserPump3TemperatureBooster.value;
   822ce:	4b8e      	ldr	r3, [pc, #568]	; (82508 <eMpbCan402Encode+0x590>)
   822d0:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   822d4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
   822d8:	ea43 0301 	orr.w	r3, r3, r1
   822dc:	ea44 0402 	orr.w	r4, r4, r2
   822e0:	4a89      	ldr	r2, [pc, #548]	; (82508 <eMpbCan402Encode+0x590>)
   822e2:	e9c2 3404 	strd	r3, r4, [r2, #16]
		
		
	   /*Bit 41-47:  Value of the laser pump temperature in the LNA section, within the detection range of -40C to +90VDC, resolution determined by the bit value range 0..127.*/
		if(c402Status2Definition->fValueOfLaserPumpTemperatureLna > X2_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE )
   822e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   822e8:	691a      	ldr	r2, [r3, #16]
   822ea:	4b88      	ldr	r3, [pc, #544]	; (8250c <eMpbCan402Encode+0x594>)
   822ec:	4982      	ldr	r1, [pc, #520]	; (824f8 <eMpbCan402Encode+0x580>)
   822ee:	4610      	mov	r0, r2
   822f0:	4798      	blx	r3
   822f2:	4603      	mov	r3, r0
   822f4:	2b00      	cmp	r3, #0
   822f6:	d002      	beq.n	822fe <eMpbCan402Encode+0x386>
		{
			c402Status2Definition->fValueOfLaserPumpTemperatureLna = X2_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE;
   822f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   822fa:	4a7f      	ldr	r2, [pc, #508]	; (824f8 <eMpbCan402Encode+0x580>)
   822fc:	611a      	str	r2, [r3, #16]
		}
		
		if(c402Status2Definition->fValueOfLaserPumpTemperatureLna < X1_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE )
   822fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82300:	691a      	ldr	r2, [r3, #16]
   82302:	4b83      	ldr	r3, [pc, #524]	; (82510 <eMpbCan402Encode+0x598>)
   82304:	497d      	ldr	r1, [pc, #500]	; (824fc <eMpbCan402Encode+0x584>)
   82306:	4610      	mov	r0, r2
   82308:	4798      	blx	r3
   8230a:	4603      	mov	r3, r0
   8230c:	2b00      	cmp	r3, #0
   8230e:	d002      	beq.n	82316 <eMpbCan402Encode+0x39e>
		{
			c402Status2Definition->fValueOfLaserPumpTemperatureLna = X1_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE;
   82310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82312:	4a7a      	ldr	r2, [pc, #488]	; (824fc <eMpbCan402Encode+0x584>)
   82314:	611a      	str	r2, [r3, #16]
		}
			   
		fTempCoertedTofloat127								= mpb_math_flinear_approx(  (float)(X1_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE),
   82316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82318:	691b      	ldr	r3, [r3, #16]
   8231a:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   8231e:	9201      	str	r2, [sp, #4]
   82320:	9300      	str	r3, [sp, #0]
   82322:	4b74      	ldr	r3, [pc, #464]	; (824f4 <eMpbCan402Encode+0x57c>)
   82324:	4a74      	ldr	r2, [pc, #464]	; (824f8 <eMpbCan402Encode+0x580>)
   82326:	f04f 0100 	mov.w	r1, #0
   8232a:	4874      	ldr	r0, [pc, #464]	; (824fc <eMpbCan402Encode+0x584>)
   8232c:	4c74      	ldr	r4, [pc, #464]	; (82500 <eMpbCan402Encode+0x588>)
   8232e:	47a0      	blx	r4
   82330:	66b8      	str	r0, [r7, #104]	; 0x68
																						(float)(Y1_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE),
																						(float)(X2_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE),
																						(float)(Y2_PUMP_TEMP_LNA_LINEAR_APROXIMATION_ENCODE),
																						c402Status2Definition->fValueOfLaserPumpTemperatureLna,  coerce );
		ValueOfLaserTemperatureLna.value					= 0;	   
   82332:	f04f 0300 	mov.w	r3, #0
   82336:	f04f 0400 	mov.w	r4, #0
   8233a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		ValueOfLaserTemperatureLna.byte[0]					= (uint8_t)(fTempCoertedTofloat127)+ DEF_ADJUST;
   8233e:	4b71      	ldr	r3, [pc, #452]	; (82504 <eMpbCan402Encode+0x58c>)
   82340:	6eb8      	ldr	r0, [r7, #104]	; 0x68
   82342:	4798      	blx	r3
   82344:	4603      	mov	r3, r0
   82346:	b2db      	uxtb	r3, r3
   82348:	461a      	mov	r2, r3
   8234a:	4b72      	ldr	r3, [pc, #456]	; (82514 <eMpbCan402Encode+0x59c>)
   8234c:	4610      	mov	r0, r2
   8234e:	4798      	blx	r3
   82350:	4c71      	ldr	r4, [pc, #452]	; (82518 <eMpbCan402Encode+0x5a0>)
   82352:	f04f 0200 	mov.w	r2, #0
   82356:	4b71      	ldr	r3, [pc, #452]	; (8251c <eMpbCan402Encode+0x5a4>)
   82358:	47a0      	blx	r4
   8235a:	4603      	mov	r3, r0
   8235c:	460c      	mov	r4, r1
   8235e:	4619      	mov	r1, r3
   82360:	4622      	mov	r2, r4
   82362:	4b6f      	ldr	r3, [pc, #444]	; (82520 <eMpbCan402Encode+0x5a8>)
   82364:	4608      	mov	r0, r1
   82366:	4611      	mov	r1, r2
   82368:	4798      	blx	r3
   8236a:	4603      	mov	r3, r0
   8236c:	b2db      	uxtb	r3, r3
   8236e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		ValueOfLaserTemperatureLna.value					= ( ValueOfLaserTemperatureLna.value << DEF_CAN_0402_LASER_PUMP_TEMPERATURE_LNA) & 0x0000FE0000000000; // bits 41-47
   82372:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
   82376:	025b      	lsls	r3, r3, #9
   82378:	617b      	str	r3, [r7, #20]
   8237a:	2300      	movs	r3, #0
   8237c:	613b      	str	r3, [r7, #16]
   8237e:	f04f 0300 	mov.w	r3, #0
   82382:	f44f 447e 	mov.w	r4, #65024	; 0xfe00
   82386:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
   8238a:	ea01 0103 	and.w	r1, r1, r3
   8238e:	ea02 0204 	and.w	r2, r2, r4
   82392:	460b      	mov	r3, r1
   82394:	4614      	mov	r4, r2
   82396:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		cRPDO_402.data.value								= cRPDO_402.data.value & 0xFFFF01FFFFFFFFFF;
   8239a:	4b5b      	ldr	r3, [pc, #364]	; (82508 <eMpbCan402Encode+0x590>)
   8239c:	f103 0410 	add.w	r4, r3, #16
   823a0:	e9d4 3400 	ldrd	r3, r4, [r4]
   823a4:	f04f 31ff 	mov.w	r1, #4294967295
   823a8:	f46f 427e 	mvn.w	r2, #65024	; 0xfe00
   823ac:	ea03 0301 	and.w	r3, r3, r1
   823b0:	ea04 0402 	and.w	r4, r4, r2
   823b4:	4a54      	ldr	r2, [pc, #336]	; (82508 <eMpbCan402Encode+0x590>)
   823b6:	e9c2 3404 	strd	r3, r4, [r2, #16]
		cRPDO_402.data.value								= cRPDO_402.data.value |  ValueOfLaserTemperatureLna.value;
   823ba:	4b53      	ldr	r3, [pc, #332]	; (82508 <eMpbCan402Encode+0x590>)
   823bc:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   823c0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
   823c4:	ea43 0301 	orr.w	r3, r3, r1
   823c8:	ea44 0402 	orr.w	r4, r4, r2
   823cc:	4a4e      	ldr	r2, [pc, #312]	; (82508 <eMpbCan402Encode+0x590>)
   823ce:	e9c2 3404 	strd	r3, r4, [r2, #16]
	
	
		/*Bit 48-55:  Value back facet current of laser pump1 in the Booster section, within the applicable operational back facet current range, resolution determined by the bit value range 0..255. */
		if(c402Status2Definition->fValueBackFacetCurrentLaserPump1Booster > X2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   823d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823d4:	695a      	ldr	r2, [r3, #20]
   823d6:	4b4d      	ldr	r3, [pc, #308]	; (8250c <eMpbCan402Encode+0x594>)
   823d8:	4952      	ldr	r1, [pc, #328]	; (82524 <eMpbCan402Encode+0x5ac>)
   823da:	4610      	mov	r0, r2
   823dc:	4798      	blx	r3
   823de:	4603      	mov	r3, r0
   823e0:	2b00      	cmp	r3, #0
   823e2:	d002      	beq.n	823ea <eMpbCan402Encode+0x472>
		{
			c402Status2Definition->fValueBackFacetCurrentLaserPump1Booster = X2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   823e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823e6:	4a4f      	ldr	r2, [pc, #316]	; (82524 <eMpbCan402Encode+0x5ac>)
   823e8:	615a      	str	r2, [r3, #20]
		}
		
		if(c402Status2Definition->fValueBackFacetCurrentLaserPump1Booster < X1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   823ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823ec:	695a      	ldr	r2, [r3, #20]
   823ee:	4b48      	ldr	r3, [pc, #288]	; (82510 <eMpbCan402Encode+0x598>)
   823f0:	f04f 0100 	mov.w	r1, #0
   823f4:	4610      	mov	r0, r2
   823f6:	4798      	blx	r3
   823f8:	4603      	mov	r3, r0
   823fa:	2b00      	cmp	r3, #0
   823fc:	d003      	beq.n	82406 <eMpbCan402Encode+0x48e>
		{
			c402Status2Definition->fValueBackFacetCurrentLaserPump1Booster = X1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   823fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82400:	f04f 0200 	mov.w	r2, #0
   82404:	615a      	str	r2, [r3, #20]
		}
				
		fTempCoertedTofloat255								= mpb_math_flinear_approx(  (float)(X1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
   82406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82408:	695b      	ldr	r3, [r3, #20]
   8240a:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   8240e:	9201      	str	r2, [sp, #4]
   82410:	9300      	str	r3, [sp, #0]
   82412:	4b45      	ldr	r3, [pc, #276]	; (82528 <eMpbCan402Encode+0x5b0>)
   82414:	4a43      	ldr	r2, [pc, #268]	; (82524 <eMpbCan402Encode+0x5ac>)
   82416:	f04f 0100 	mov.w	r1, #0
   8241a:	f04f 0000 	mov.w	r0, #0
   8241e:	4c38      	ldr	r4, [pc, #224]	; (82500 <eMpbCan402Encode+0x588>)
   82420:	47a0      	blx	r4
   82422:	6678      	str	r0, [r7, #100]	; 0x64
																						(float)(Y1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(X2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(Y2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						c402Status2Definition->fValueBackFacetCurrentLaserPump1Booster,  coerce );
		ValueBackFacetCurrentLaserPump1Booster.value		= 0;
   82424:	f04f 0300 	mov.w	r3, #0
   82428:	f04f 0400 	mov.w	r4, #0
   8242c:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		ValueBackFacetCurrentLaserPump1Booster.byte[0]		= (uint8_t)(fTempCoertedTofloat255)+ DEF_ADJUST; 
   82430:	4b34      	ldr	r3, [pc, #208]	; (82504 <eMpbCan402Encode+0x58c>)
   82432:	6e78      	ldr	r0, [r7, #100]	; 0x64
   82434:	4798      	blx	r3
   82436:	4603      	mov	r3, r0
   82438:	b2db      	uxtb	r3, r3
   8243a:	461a      	mov	r2, r3
   8243c:	4b35      	ldr	r3, [pc, #212]	; (82514 <eMpbCan402Encode+0x59c>)
   8243e:	4610      	mov	r0, r2
   82440:	4798      	blx	r3
   82442:	4c35      	ldr	r4, [pc, #212]	; (82518 <eMpbCan402Encode+0x5a0>)
   82444:	f04f 0200 	mov.w	r2, #0
   82448:	4b34      	ldr	r3, [pc, #208]	; (8251c <eMpbCan402Encode+0x5a4>)
   8244a:	47a0      	blx	r4
   8244c:	4603      	mov	r3, r0
   8244e:	460c      	mov	r4, r1
   82450:	4619      	mov	r1, r3
   82452:	4622      	mov	r2, r4
   82454:	4b32      	ldr	r3, [pc, #200]	; (82520 <eMpbCan402Encode+0x5a8>)
   82456:	4608      	mov	r0, r1
   82458:	4611      	mov	r1, r2
   8245a:	4798      	blx	r3
   8245c:	4603      	mov	r3, r0
   8245e:	b2db      	uxtb	r3, r3
   82460:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		ValueBackFacetCurrentLaserPump1Booster.value		= ( ValueBackFacetCurrentLaserPump1Booster.value << DEF_CAN_0402_BACKFACER_CURRENT_PUMP1_BOOSTER) & 0x00FF000000000000; // bits 48-55
   82464:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
   82468:	041b      	lsls	r3, r3, #16
   8246a:	60fb      	str	r3, [r7, #12]
   8246c:	2300      	movs	r3, #0
   8246e:	60bb      	str	r3, [r7, #8]
   82470:	f04f 0300 	mov.w	r3, #0
   82474:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
   82478:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
   8247c:	ea01 0103 	and.w	r1, r1, r3
   82480:	ea02 0204 	and.w	r2, r2, r4
   82484:	460b      	mov	r3, r1
   82486:	4614      	mov	r4, r2
   82488:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		cRPDO_402.data.value								= cRPDO_402.data.value & 0xFF00FFFFFFFFFFFF;
   8248c:	4b1e      	ldr	r3, [pc, #120]	; (82508 <eMpbCan402Encode+0x590>)
   8248e:	f103 0410 	add.w	r4, r3, #16
   82492:	e9d4 3400 	ldrd	r3, r4, [r4]
   82496:	f04f 31ff 	mov.w	r1, #4294967295
   8249a:	f46f 027f 	mvn.w	r2, #16711680	; 0xff0000
   8249e:	ea03 0301 	and.w	r3, r3, r1
   824a2:	ea04 0402 	and.w	r4, r4, r2
   824a6:	4a18      	ldr	r2, [pc, #96]	; (82508 <eMpbCan402Encode+0x590>)
   824a8:	e9c2 3404 	strd	r3, r4, [r2, #16]
		cRPDO_402.data.value								= cRPDO_402.data.value |  ValueBackFacetCurrentLaserPump1Booster.value;
   824ac:	4b16      	ldr	r3, [pc, #88]	; (82508 <eMpbCan402Encode+0x590>)
   824ae:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   824b2:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
   824b6:	ea43 0301 	orr.w	r3, r3, r1
   824ba:	ea44 0402 	orr.w	r4, r4, r2
   824be:	4a12      	ldr	r2, [pc, #72]	; (82508 <eMpbCan402Encode+0x590>)
   824c0:	e9c2 3404 	strd	r3, r4, [r2, #16]
		
		/* Bit 56-63:  Value back facet current of laser pump in the LNA section, within the applicable operational back facet current range, resolution determined by the bit value range 0..255.*/
		if(c402Status2Definition->fValueBackFacetCurrentLaserPumpLna > X2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   824c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   824c6:	699a      	ldr	r2, [r3, #24]
   824c8:	4b10      	ldr	r3, [pc, #64]	; (8250c <eMpbCan402Encode+0x594>)
   824ca:	4916      	ldr	r1, [pc, #88]	; (82524 <eMpbCan402Encode+0x5ac>)
   824cc:	4610      	mov	r0, r2
   824ce:	4798      	blx	r3
   824d0:	4603      	mov	r3, r0
   824d2:	2b00      	cmp	r3, #0
   824d4:	d002      	beq.n	824dc <eMpbCan402Encode+0x564>
		{
			c402Status2Definition->fValueBackFacetCurrentLaserPumpLna = X2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   824d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   824d8:	4a12      	ldr	r2, [pc, #72]	; (82524 <eMpbCan402Encode+0x5ac>)
   824da:	619a      	str	r2, [r3, #24]
		}
		
		if(c402Status2Definition->fValueBackFacetCurrentLaserPumpLna < X1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE )
   824dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   824de:	699a      	ldr	r2, [r3, #24]
   824e0:	4b0b      	ldr	r3, [pc, #44]	; (82510 <eMpbCan402Encode+0x598>)
   824e2:	f04f 0100 	mov.w	r1, #0
   824e6:	4610      	mov	r0, r2
   824e8:	4798      	blx	r3
   824ea:	4603      	mov	r3, r0
   824ec:	2b00      	cmp	r3, #0
   824ee:	d021      	beq.n	82534 <eMpbCan402Encode+0x5bc>
   824f0:	e01c      	b.n	8252c <eMpbCan402Encode+0x5b4>
   824f2:	bf00      	nop
   824f4:	42fe0000 	.word	0x42fe0000
   824f8:	42b40000 	.word	0x42b40000
   824fc:	c2200000 	.word	0xc2200000
   82500:	00083f09 	.word	0x00083f09
   82504:	000863d9 	.word	0x000863d9
   82508:	20070ae0 	.word	0x20070ae0
   8250c:	000863c5 	.word	0x000863c5
   82510:	00086389 	.word	0x00086389
   82514:	00085cd5 	.word	0x00085cd5
   82518:	00085a3d 	.word	0x00085a3d
   8251c:	3fe00000 	.word	0x3fe00000
   82520:	00085df1 	.word	0x00085df1
   82524:	447a0000 	.word	0x447a0000
   82528:	437f0000 	.word	0x437f0000
		{
			c402Status2Definition->fValueBackFacetCurrentLaserPumpLna = X1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE;
   8252c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8252e:	f04f 0200 	mov.w	r2, #0
   82532:	619a      	str	r2, [r3, #24]
		}
				
		fTempCoertedTofloat255								= mpb_math_flinear_approx(  (float)(X1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
   82534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82536:	699b      	ldr	r3, [r3, #24]
   82538:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   8253c:	9201      	str	r2, [sp, #4]
   8253e:	9300      	str	r3, [sp, #0]
   82540:	4b2c      	ldr	r3, [pc, #176]	; (825f4 <eMpbCan402Encode+0x67c>)
   82542:	4a2d      	ldr	r2, [pc, #180]	; (825f8 <eMpbCan402Encode+0x680>)
   82544:	f04f 0100 	mov.w	r1, #0
   82548:	f04f 0000 	mov.w	r0, #0
   8254c:	4c2b      	ldr	r4, [pc, #172]	; (825fc <eMpbCan402Encode+0x684>)
   8254e:	47a0      	blx	r4
   82550:	6678      	str	r0, [r7, #100]	; 0x64
																						(float)(Y1_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(X2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						(float)(Y2_BACKFACET_CURRENT_BOOSTER_LINEAR_APROXIMATION_ENCODE),
																						c402Status2Definition->fValueBackFacetCurrentLaserPumpLna,  coerce );	
		ValueBackFacetCurrentLaserPumpLna.value				= 0;
   82552:	f04f 0300 	mov.w	r3, #0
   82556:	f04f 0400 	mov.w	r4, #0
   8255a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		ValueBackFacetCurrentLaserPumpLna.byte[0]			= (uint8_t)(fTempCoertedTofloat255)+ DEF_ADJUST;
   8255e:	4b28      	ldr	r3, [pc, #160]	; (82600 <eMpbCan402Encode+0x688>)
   82560:	6e78      	ldr	r0, [r7, #100]	; 0x64
   82562:	4798      	blx	r3
   82564:	4603      	mov	r3, r0
   82566:	b2db      	uxtb	r3, r3
   82568:	461a      	mov	r2, r3
   8256a:	4b26      	ldr	r3, [pc, #152]	; (82604 <eMpbCan402Encode+0x68c>)
   8256c:	4610      	mov	r0, r2
   8256e:	4798      	blx	r3
   82570:	4c25      	ldr	r4, [pc, #148]	; (82608 <eMpbCan402Encode+0x690>)
   82572:	f04f 0200 	mov.w	r2, #0
   82576:	4b25      	ldr	r3, [pc, #148]	; (8260c <eMpbCan402Encode+0x694>)
   82578:	47a0      	blx	r4
   8257a:	4603      	mov	r3, r0
   8257c:	460c      	mov	r4, r1
   8257e:	4619      	mov	r1, r3
   82580:	4622      	mov	r2, r4
   82582:	4b23      	ldr	r3, [pc, #140]	; (82610 <eMpbCan402Encode+0x698>)
   82584:	4608      	mov	r0, r1
   82586:	4611      	mov	r1, r2
   82588:	4798      	blx	r3
   8258a:	4603      	mov	r3, r0
   8258c:	b2db      	uxtb	r3, r3
   8258e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		ValueBackFacetCurrentLaserPumpLna.value				= ( ValueBackFacetCurrentLaserPumpLna.value << DEF_CAN_0402_BACKFACER_CURRENT_PUMP_LNA) & 0xFF00000000000000; // bits 56-63
   82592:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
   82596:	061b      	lsls	r3, r3, #24
   82598:	607b      	str	r3, [r7, #4]
   8259a:	2300      	movs	r3, #0
   8259c:	603b      	str	r3, [r7, #0]
   8259e:	e9d7 3400 	ldrd	r3, r4, [r7]
   825a2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		cRPDO_402.data.value								= cRPDO_402.data.value & 0x00FFFFFFFFFFFFFF;
   825a6:	4b1b      	ldr	r3, [pc, #108]	; (82614 <eMpbCan402Encode+0x69c>)
   825a8:	f103 0410 	add.w	r4, r3, #16
   825ac:	e9d4 3400 	ldrd	r3, r4, [r4]
   825b0:	f04f 31ff 	mov.w	r1, #4294967295
   825b4:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
   825b8:	ea03 0301 	and.w	r3, r3, r1
   825bc:	ea04 0402 	and.w	r4, r4, r2
   825c0:	4a14      	ldr	r2, [pc, #80]	; (82614 <eMpbCan402Encode+0x69c>)
   825c2:	e9c2 3404 	strd	r3, r4, [r2, #16]
		cRPDO_402.data.value								= cRPDO_402.data.value |  ValueBackFacetCurrentLaserPumpLna.value;
   825c6:	4b13      	ldr	r3, [pc, #76]	; (82614 <eMpbCan402Encode+0x69c>)
   825c8:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   825cc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
   825d0:	ea43 0301 	orr.w	r3, r3, r1
   825d4:	ea44 0402 	orr.w	r4, r4, r2
   825d8:	4a0e      	ldr	r2, [pc, #56]	; (82614 <eMpbCan402Encode+0x69c>)
   825da:	e9c2 3404 	strd	r3, r4, [r2, #16]
   825de:	e002      	b.n	825e6 <eMpbCan402Encode+0x66e>
	}
	else
	{
		eMpbError = eOutOfMemory;
   825e0:	23f8      	movs	r3, #248	; 0xf8
   825e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}
	
	return eMpbError;
   825e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
	
}
   825ea:	4618      	mov	r0, r3
   825ec:	3774      	adds	r7, #116	; 0x74
   825ee:	46bd      	mov	sp, r7
   825f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   825f4:	437f0000 	.word	0x437f0000
   825f8:	447a0000 	.word	0x447a0000
   825fc:	00083f09 	.word	0x00083f09
   82600:	000863d9 	.word	0x000863d9
   82604:	00085cd5 	.word	0x00085cd5
   82608:	00085a3d 	.word	0x00085a3d
   8260c:	3fe00000 	.word	0x3fe00000
   82610:	00085df1 	.word	0x00085df1
   82614:	20070ae0 	.word	0x20070ae0

00082618 <eMpbCan406Decode>:
/*------------------------------------------------------------*/

eMpbError_t eMpbCan406Decode( c406PacketControl1Definition_t *c406PacketControl1Definition, eBool_t *bCommandReset )
{
   82618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8261c:	b09b      	sub	sp, #108	; 0x6c
   8261e:	af02      	add	r7, sp, #8
   82620:	61f8      	str	r0, [r7, #28]
   82622:	61b9      	str	r1, [r7, #24]
	BytesUnion ValueSetCurrentOnLaserPump1OnBooster;
	BytesUnion ValueSetCurrentOnLaserPump2OnBooster;
	BytesUnion ValueSetCurrentOnLaserPump3OnBooster;	
	BytesUnion ValueSetCurrentOnLaserPumpOnLNA;
	BytesUnion ValueForRangeBoosterOpticalPowerOutput; 
	eMpbError_t eMpbError = eSuccess;
   82624:	2300      	movs	r3, #0
   82626:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	floatUnion  fxValue;
	mpb_coerced_t coerce = coerced;
   8262a:	2300      	movs	r3, #0
   8262c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	BytesUnion ValueReset;
	eBool_t compare = eFalse;
   82630:	2300      	movs	r3, #0
   82632:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	
	if(c406PacketControl1Definition != NULL)
   82636:	69fb      	ldr	r3, [r7, #28]
   82638:	2b00      	cmp	r3, #0
   8263a:	f000 826b 	beq.w	82b14 <eMpbCan406Decode+0x4fc>
	{
		
		/* BIT 0..7  Settings */
		c406PacketControl1Definition->Status_406_Register.ucStatus_406_RegisterGlobalValue	= cRPDO_406.data.byte[0] ;
   8263e:	4b82      	ldr	r3, [pc, #520]	; (82848 <eMpbCan406Decode+0x230>)
   82640:	7c1b      	ldrb	r3, [r3, #16]
   82642:	69fa      	ldr	r2, [r7, #28]
   82644:	7513      	strb	r3, [r2, #20]
		/*Bit 8-15: Set current on laser pump1 on Booster section, within the applicable operational laser current range, resolution determined by bit value range 0..255.*/
		ValueSetCurrentOnLaserPump1OnBooster.value						= ( cRPDO_406.data.value >> DEF_CAN_0406_LASER_PUMP1_IN_BOOSTER) & 0x00000000000000FF; // bits 8-15
   82646:	4b80      	ldr	r3, [pc, #512]	; (82848 <eMpbCan406Decode+0x230>)
   82648:	f103 0410 	add.w	r4, r3, #16
   8264c:	e9d4 3400 	ldrd	r3, r4, [r4]
   82650:	0a1d      	lsrs	r5, r3, #8
   82652:	ea45 6504 	orr.w	r5, r5, r4, lsl #24
   82656:	0a26      	lsrs	r6, r4, #8
   82658:	f04f 03ff 	mov.w	r3, #255	; 0xff
   8265c:	f04f 0400 	mov.w	r4, #0
   82660:	ea03 0305 	and.w	r3, r3, r5
   82664:	ea04 0406 	and.w	r4, r4, r6
   82668:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		c406PacketControl1Definition->fSetCurrentOnLaserPump1OnBooster =  (float)(ValueSetCurrentOnLaserPump1OnBooster.s0);
   8266c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
   82670:	4b76      	ldr	r3, [pc, #472]	; (8284c <eMpbCan406Decode+0x234>)
   82672:	4610      	mov	r0, r2
   82674:	4798      	blx	r3
   82676:	4602      	mov	r2, r0
   82678:	69fb      	ldr	r3, [r7, #28]
   8267a:	601a      	str	r2, [r3, #0]
		
		if(c406PacketControl1Definition->fSetCurrentOnLaserPump1OnBooster > Y2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   8267c:	69fb      	ldr	r3, [r7, #28]
   8267e:	681a      	ldr	r2, [r3, #0]
   82680:	4b73      	ldr	r3, [pc, #460]	; (82850 <eMpbCan406Decode+0x238>)
   82682:	4974      	ldr	r1, [pc, #464]	; (82854 <eMpbCan406Decode+0x23c>)
   82684:	4610      	mov	r0, r2
   82686:	4798      	blx	r3
   82688:	4603      	mov	r3, r0
   8268a:	2b00      	cmp	r3, #0
   8268c:	d002      	beq.n	82694 <eMpbCan406Decode+0x7c>
		{
			c406PacketControl1Definition->fSetCurrentOnLaserPump1OnBooster = Y2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   8268e:	69fb      	ldr	r3, [r7, #28]
   82690:	4a70      	ldr	r2, [pc, #448]	; (82854 <eMpbCan406Decode+0x23c>)
   82692:	601a      	str	r2, [r3, #0]
		}
		
		if(c406PacketControl1Definition->fSetCurrentOnLaserPump1OnBooster < Y1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   82694:	69fb      	ldr	r3, [r7, #28]
   82696:	681a      	ldr	r2, [r3, #0]
   82698:	4b6f      	ldr	r3, [pc, #444]	; (82858 <eMpbCan406Decode+0x240>)
   8269a:	f04f 0100 	mov.w	r1, #0
   8269e:	4610      	mov	r0, r2
   826a0:	4798      	blx	r3
   826a2:	4603      	mov	r3, r0
   826a4:	2b00      	cmp	r3, #0
   826a6:	d003      	beq.n	826b0 <eMpbCan406Decode+0x98>
		{
			c406PacketControl1Definition->fSetCurrentOnLaserPump1OnBooster = Y1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   826a8:	69fb      	ldr	r3, [r7, #28]
   826aa:	f04f 0200 	mov.w	r2, #0
   826ae:	601a      	str	r2, [r3, #0]
		}
		
				
		
	
		fxValue.fValue													= mpb_math_flinear_approx(  (float)(Y1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
   826b0:	69fb      	ldr	r3, [r7, #28]
   826b2:	681b      	ldr	r3, [r3, #0]
   826b4:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   826b8:	9201      	str	r2, [sp, #4]
   826ba:	9300      	str	r3, [sp, #0]
   826bc:	4b67      	ldr	r3, [pc, #412]	; (8285c <eMpbCan406Decode+0x244>)
   826be:	4a65      	ldr	r2, [pc, #404]	; (82854 <eMpbCan406Decode+0x23c>)
   826c0:	f04f 0100 	mov.w	r1, #0
   826c4:	f04f 0000 	mov.w	r0, #0
   826c8:	4c65      	ldr	r4, [pc, #404]	; (82860 <eMpbCan406Decode+0x248>)
   826ca:	47a0      	blx	r4
   826cc:	4603      	mov	r3, r0
   826ce:	62fb      	str	r3, [r7, #44]	; 0x2c
																									(float)(X1_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																									(float)(Y2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																									(float)(X2_LASER_PUM1_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																									c406PacketControl1Definition->fSetCurrentOnLaserPump1OnBooster,  coerce );
																									
		c406PacketControl1Definition->fSetCurrentOnLaserPump1OnBooster	= fxValue.fValue;
   826d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   826d2:	69fb      	ldr	r3, [r7, #28]
   826d4:	601a      	str	r2, [r3, #0]
	

		/*Bit 16-23: Set current on laser pump 2, if such hardware is present, on Booster section, within the applicable operational laser current range, resolution determined by bit value range 0..255.*/
		ValueSetCurrentOnLaserPump2OnBooster.value						= ( cRPDO_406.data.value >> DEF_CAN_0406_LASER_PUMP2_IN_BOOSTER) & 0x00000000000000FF; // bits 16-23
   826d6:	4b5c      	ldr	r3, [pc, #368]	; (82848 <eMpbCan406Decode+0x230>)
   826d8:	f103 0410 	add.w	r4, r3, #16
   826dc:	e9d4 3400 	ldrd	r3, r4, [r4]
   826e0:	ea4f 4813 	mov.w	r8, r3, lsr #16
   826e4:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
   826e8:	ea4f 4914 	mov.w	r9, r4, lsr #16
   826ec:	f04f 03ff 	mov.w	r3, #255	; 0xff
   826f0:	f04f 0400 	mov.w	r4, #0
   826f4:	ea03 0308 	and.w	r3, r3, r8
   826f8:	ea04 0409 	and.w	r4, r4, r9
   826fc:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		c406PacketControl1Definition->fSetCurrentOnLaserPump2OnBooster  = (float)(ValueSetCurrentOnLaserPump2OnBooster.s0);
   82700:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
   82704:	4b51      	ldr	r3, [pc, #324]	; (8284c <eMpbCan406Decode+0x234>)
   82706:	4610      	mov	r0, r2
   82708:	4798      	blx	r3
   8270a:	4602      	mov	r2, r0
   8270c:	69fb      	ldr	r3, [r7, #28]
   8270e:	605a      	str	r2, [r3, #4]
		
		if(c406PacketControl1Definition->fSetCurrentOnLaserPump2OnBooster > Y2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   82710:	69fb      	ldr	r3, [r7, #28]
   82712:	685a      	ldr	r2, [r3, #4]
   82714:	4b4e      	ldr	r3, [pc, #312]	; (82850 <eMpbCan406Decode+0x238>)
   82716:	494f      	ldr	r1, [pc, #316]	; (82854 <eMpbCan406Decode+0x23c>)
   82718:	4610      	mov	r0, r2
   8271a:	4798      	blx	r3
   8271c:	4603      	mov	r3, r0
   8271e:	2b00      	cmp	r3, #0
   82720:	d002      	beq.n	82728 <eMpbCan406Decode+0x110>
		{
			c406PacketControl1Definition->fSetCurrentOnLaserPump2OnBooster = Y2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   82722:	69fb      	ldr	r3, [r7, #28]
   82724:	4a4b      	ldr	r2, [pc, #300]	; (82854 <eMpbCan406Decode+0x23c>)
   82726:	605a      	str	r2, [r3, #4]
		}
		
		if(c406PacketControl1Definition->fSetCurrentOnLaserPump2OnBooster < Y1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   82728:	69fb      	ldr	r3, [r7, #28]
   8272a:	685a      	ldr	r2, [r3, #4]
   8272c:	4b4a      	ldr	r3, [pc, #296]	; (82858 <eMpbCan406Decode+0x240>)
   8272e:	f04f 0100 	mov.w	r1, #0
   82732:	4610      	mov	r0, r2
   82734:	4798      	blx	r3
   82736:	4603      	mov	r3, r0
   82738:	2b00      	cmp	r3, #0
   8273a:	d003      	beq.n	82744 <eMpbCan406Decode+0x12c>
		{
			c406PacketControl1Definition->fSetCurrentOnLaserPump2OnBooster = Y1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   8273c:	69fb      	ldr	r3, [r7, #28]
   8273e:	f04f 0200 	mov.w	r2, #0
   82742:	605a      	str	r2, [r3, #4]
		}		
		fxValue.fValue													= mpb_math_flinear_approx(  (float)(Y1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
   82744:	69fb      	ldr	r3, [r7, #28]
   82746:	685b      	ldr	r3, [r3, #4]
   82748:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   8274c:	9201      	str	r2, [sp, #4]
   8274e:	9300      	str	r3, [sp, #0]
   82750:	4b42      	ldr	r3, [pc, #264]	; (8285c <eMpbCan406Decode+0x244>)
   82752:	4a40      	ldr	r2, [pc, #256]	; (82854 <eMpbCan406Decode+0x23c>)
   82754:	f04f 0100 	mov.w	r1, #0
   82758:	f04f 0000 	mov.w	r0, #0
   8275c:	4c40      	ldr	r4, [pc, #256]	; (82860 <eMpbCan406Decode+0x248>)
   8275e:	47a0      	blx	r4
   82760:	4603      	mov	r3, r0
   82762:	62fb      	str	r3, [r7, #44]	; 0x2c
																									(float)(X1_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																									(float)(Y2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																									(float)(X2_LASER_PUM2_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																									c406PacketControl1Definition->fSetCurrentOnLaserPump2OnBooster,  coerce );
		c406PacketControl1Definition->fSetCurrentOnLaserPump2OnBooster	= fxValue.fValue;
   82764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   82766:	69fb      	ldr	r3, [r7, #28]
   82768:	605a      	str	r2, [r3, #4]
		
		/*Bit 24-31: Set current on laser pump 3, if such hardware is present, on Booster section, within the applicable operational laser current range, resolution determined by bit value range 0..255*/
		ValueSetCurrentOnLaserPump3OnBooster.value						= ( cRPDO_406.data.value >> DEF_CAN_0406_LASER_PUMP3_IN_BOOSTER) & 0x00000000000000FF; // bits 24-31
   8276a:	4b37      	ldr	r3, [pc, #220]	; (82848 <eMpbCan406Decode+0x230>)
   8276c:	f103 0410 	add.w	r4, r3, #16
   82770:	e9d4 3400 	ldrd	r3, r4, [r4]
   82774:	ea4f 6a13 	mov.w	sl, r3, lsr #24
   82778:	ea4a 2a04 	orr.w	sl, sl, r4, lsl #8
   8277c:	ea4f 6b14 	mov.w	fp, r4, lsr #24
   82780:	f04f 03ff 	mov.w	r3, #255	; 0xff
   82784:	f04f 0400 	mov.w	r4, #0
   82788:	ea03 030a 	and.w	r3, r3, sl
   8278c:	ea04 040b 	and.w	r4, r4, fp
   82790:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		c406PacketControl1Definition->fSetCurrentOnLaserPump3OnBooster  = (float)(ValueSetCurrentOnLaserPump3OnBooster.s0);
   82794:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
   82798:	4b2c      	ldr	r3, [pc, #176]	; (8284c <eMpbCan406Decode+0x234>)
   8279a:	4610      	mov	r0, r2
   8279c:	4798      	blx	r3
   8279e:	4602      	mov	r2, r0
   827a0:	69fb      	ldr	r3, [r7, #28]
   827a2:	609a      	str	r2, [r3, #8]
		
		if(c406PacketControl1Definition->fSetCurrentOnLaserPump3OnBooster > Y2_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   827a4:	69fb      	ldr	r3, [r7, #28]
   827a6:	689a      	ldr	r2, [r3, #8]
   827a8:	4b29      	ldr	r3, [pc, #164]	; (82850 <eMpbCan406Decode+0x238>)
   827aa:	492a      	ldr	r1, [pc, #168]	; (82854 <eMpbCan406Decode+0x23c>)
   827ac:	4610      	mov	r0, r2
   827ae:	4798      	blx	r3
   827b0:	4603      	mov	r3, r0
   827b2:	2b00      	cmp	r3, #0
   827b4:	d002      	beq.n	827bc <eMpbCan406Decode+0x1a4>
		{
			c406PacketControl1Definition->fSetCurrentOnLaserPump3OnBooster = Y2_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   827b6:	69fb      	ldr	r3, [r7, #28]
   827b8:	4a26      	ldr	r2, [pc, #152]	; (82854 <eMpbCan406Decode+0x23c>)
   827ba:	609a      	str	r2, [r3, #8]
		}
		
		if(c406PacketControl1Definition->fSetCurrentOnLaserPump3OnBooster < Y1_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE )
   827bc:	69fb      	ldr	r3, [r7, #28]
   827be:	689a      	ldr	r2, [r3, #8]
   827c0:	4b25      	ldr	r3, [pc, #148]	; (82858 <eMpbCan406Decode+0x240>)
   827c2:	f04f 0100 	mov.w	r1, #0
   827c6:	4610      	mov	r0, r2
   827c8:	4798      	blx	r3
   827ca:	4603      	mov	r3, r0
   827cc:	2b00      	cmp	r3, #0
   827ce:	d003      	beq.n	827d8 <eMpbCan406Decode+0x1c0>
		{
			c406PacketControl1Definition->fSetCurrentOnLaserPump3OnBooster = Y1_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE;
   827d0:	69fb      	ldr	r3, [r7, #28]
   827d2:	f04f 0200 	mov.w	r2, #0
   827d6:	609a      	str	r2, [r3, #8]
		}
				
		fxValue.fValue													= mpb_math_flinear_approx(  (float)(Y1_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
   827d8:	69fb      	ldr	r3, [r7, #28]
   827da:	689b      	ldr	r3, [r3, #8]
   827dc:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   827e0:	9201      	str	r2, [sp, #4]
   827e2:	9300      	str	r3, [sp, #0]
   827e4:	4b1d      	ldr	r3, [pc, #116]	; (8285c <eMpbCan406Decode+0x244>)
   827e6:	4a1b      	ldr	r2, [pc, #108]	; (82854 <eMpbCan406Decode+0x23c>)
   827e8:	f04f 0100 	mov.w	r1, #0
   827ec:	f04f 0000 	mov.w	r0, #0
   827f0:	4c1b      	ldr	r4, [pc, #108]	; (82860 <eMpbCan406Decode+0x248>)
   827f2:	47a0      	blx	r4
   827f4:	4603      	mov	r3, r0
   827f6:	62fb      	str	r3, [r7, #44]	; 0x2c
																									(float)(X2_LASER_PUM3_CURRENT_BOOSTER_LINEAR_APROX_ENCODE),
																									c406PacketControl1Definition->fSetCurrentOnLaserPump3OnBooster,  coerce );
	
	

		c406PacketControl1Definition->fSetCurrentOnLaserPump3OnBooster	= fxValue.fValue;
   827f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   827fa:	69fb      	ldr	r3, [r7, #28]
   827fc:	609a      	str	r2, [r3, #8]
		
		/*Bit 32-35: Reset the OA unit to all default values, bit combination 1010 resets and the other bit combinations have no action.*/
		ValueReset.value										= 0;
   827fe:	f04f 0300 	mov.w	r3, #0
   82802:	f04f 0400 	mov.w	r4, #0
   82806:	e9c7 3408 	strd	r3, r4, [r7, #32]
		ValueReset.value										=  ( cRPDO_406.data.value >> DEF_CAN_0406_RESET) & 0x000000000000000F; // bits 24-31																
   8280a:	4b0f      	ldr	r3, [pc, #60]	; (82848 <eMpbCan406Decode+0x230>)
   8280c:	f103 0410 	add.w	r4, r3, #16
   82810:	e9d4 3400 	ldrd	r3, r4, [r4]
   82814:	0023      	movs	r3, r4
   82816:	613b      	str	r3, [r7, #16]
   82818:	2300      	movs	r3, #0
   8281a:	617b      	str	r3, [r7, #20]
   8281c:	f04f 030f 	mov.w	r3, #15
   82820:	f04f 0400 	mov.w	r4, #0
   82824:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
   82828:	ea01 0103 	and.w	r1, r1, r3
   8282c:	ea02 0204 	and.w	r2, r2, r4
   82830:	460b      	mov	r3, r1
   82832:	4614      	mov	r4, r2
   82834:	e9c7 3408 	strd	r3, r4, [r7, #32]
		
		if(ValueReset.byte[0] == 10)
   82838:	f897 3020 	ldrb.w	r3, [r7, #32]
   8283c:	2b0a      	cmp	r3, #10
   8283e:	d111      	bne.n	82864 <eMpbCan406Decode+0x24c>
		{
			*bCommandReset	= eTrue;
   82840:	69bb      	ldr	r3, [r7, #24]
   82842:	2201      	movs	r2, #1
   82844:	701a      	strb	r2, [r3, #0]
   82846:	e010      	b.n	8286a <eMpbCan406Decode+0x252>
   82848:	20070b28 	.word	0x20070b28
   8284c:	00085f9d 	.word	0x00085f9d
   82850:	000863c5 	.word	0x000863c5
   82854:	437f0000 	.word	0x437f0000
   82858:	00086389 	.word	0x00086389
   8285c:	447a0000 	.word	0x447a0000
   82860:	00083f09 	.word	0x00083f09
		}
		else
		{
			*bCommandReset	= eFalse;
   82864:	69bb      	ldr	r3, [r7, #24]
   82866:	2200      	movs	r2, #0
   82868:	701a      	strb	r2, [r3, #0]
		}
		
		/*Bit 36-43: Set current/power on laser pump on LNA section in ACC/apc mode, within the laser pump operational current range, resolution determined by the bit value range 0..255 with a default in ACC mode of 0mA. */
		ValueSetCurrentOnLaserPumpOnLNA.value						= ( cRPDO_406.data.value >> DEF_CAN_0406_LASER_PUMP_IN_LNA) & 0x00000000000000FF; // bits 36-43
   8286a:	4b84      	ldr	r3, [pc, #528]	; (82a7c <eMpbCan406Decode+0x464>)
   8286c:	f103 0410 	add.w	r4, r3, #16
   82870:	e9d4 3400 	ldrd	r3, r4, [r4]
   82874:	0923      	lsrs	r3, r4, #4
   82876:	60bb      	str	r3, [r7, #8]
   82878:	2300      	movs	r3, #0
   8287a:	60fb      	str	r3, [r7, #12]
   8287c:	f04f 03ff 	mov.w	r3, #255	; 0xff
   82880:	f04f 0400 	mov.w	r4, #0
   82884:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
   82888:	ea01 0103 	and.w	r1, r1, r3
   8288c:	ea02 0204 	and.w	r2, r2, r4
   82890:	460b      	mov	r3, r1
   82892:	4614      	mov	r4, r2
   82894:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		c406PacketControl1Definition->fSetGeneralSetpointOnLNA		= (float)( ValueSetCurrentOnLaserPumpOnLNA.low);
   82898:	6bba      	ldr	r2, [r7, #56]	; 0x38
   8289a:	4b79      	ldr	r3, [pc, #484]	; (82a80 <eMpbCan406Decode+0x468>)
   8289c:	4610      	mov	r0, r2
   8289e:	4798      	blx	r3
   828a0:	4602      	mov	r2, r0
   828a2:	69fb      	ldr	r3, [r7, #28]
   828a4:	60da      	str	r2, [r3, #12]
		
		
		if( c406PacketControl1Definition->Status_406_Register.Status_406_RegisterBitAssignment.bSetLnaMode == eTrue )
   828a6:	69fb      	ldr	r3, [r7, #28]
   828a8:	7d1b      	ldrb	r3, [r3, #20]
   828aa:	f003 0320 	and.w	r3, r3, #32
   828ae:	b2db      	uxtb	r3, r3
   828b0:	2b00      	cmp	r3, #0
   828b2:	d02a      	beq.n	8290a <eMpbCan406Decode+0x2f2>
		{
			if(c406PacketControl1Definition->fSetGeneralSetpointOnLNA > Y2_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE )
   828b4:	69fb      	ldr	r3, [r7, #28]
   828b6:	68da      	ldr	r2, [r3, #12]
   828b8:	4b72      	ldr	r3, [pc, #456]	; (82a84 <eMpbCan406Decode+0x46c>)
   828ba:	4973      	ldr	r1, [pc, #460]	; (82a88 <eMpbCan406Decode+0x470>)
   828bc:	4610      	mov	r0, r2
   828be:	4798      	blx	r3
   828c0:	4603      	mov	r3, r0
   828c2:	2b00      	cmp	r3, #0
   828c4:	d002      	beq.n	828cc <eMpbCan406Decode+0x2b4>
			{
			c406PacketControl1Definition->fSetGeneralSetpointOnLNA = Y2_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE;
   828c6:	69fb      	ldr	r3, [r7, #28]
   828c8:	4a6f      	ldr	r2, [pc, #444]	; (82a88 <eMpbCan406Decode+0x470>)
   828ca:	60da      	str	r2, [r3, #12]
			}
		
			if(c406PacketControl1Definition->fSetGeneralSetpointOnLNA < Y1_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE )
   828cc:	69fb      	ldr	r3, [r7, #28]
   828ce:	68da      	ldr	r2, [r3, #12]
   828d0:	4b6e      	ldr	r3, [pc, #440]	; (82a8c <eMpbCan406Decode+0x474>)
   828d2:	f04f 0100 	mov.w	r1, #0
   828d6:	4610      	mov	r0, r2
   828d8:	4798      	blx	r3
   828da:	4603      	mov	r3, r0
   828dc:	2b00      	cmp	r3, #0
   828de:	d003      	beq.n	828e8 <eMpbCan406Decode+0x2d0>
			{
			c406PacketControl1Definition->fSetGeneralSetpointOnLNA = Y1_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE;
   828e0:	69fb      	ldr	r3, [r7, #28]
   828e2:	f04f 0200 	mov.w	r2, #0
   828e6:	60da      	str	r2, [r3, #12]
			}			
			fxValue.fValue										= mpb_math_flinear_approx(  (float)(Y1_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE),
   828e8:	69fb      	ldr	r3, [r7, #28]
   828ea:	68db      	ldr	r3, [r3, #12]
   828ec:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   828f0:	9201      	str	r2, [sp, #4]
   828f2:	9300      	str	r3, [sp, #0]
   828f4:	4b66      	ldr	r3, [pc, #408]	; (82a90 <eMpbCan406Decode+0x478>)
   828f6:	4a64      	ldr	r2, [pc, #400]	; (82a88 <eMpbCan406Decode+0x470>)
   828f8:	f04f 0100 	mov.w	r1, #0
   828fc:	f04f 0000 	mov.w	r0, #0
   82900:	4c64      	ldr	r4, [pc, #400]	; (82a94 <eMpbCan406Decode+0x47c>)
   82902:	47a0      	blx	r4
   82904:	4603      	mov	r3, r0
   82906:	62fb      	str	r3, [r7, #44]	; 0x2c
   82908:	e05e      	b.n	829c8 <eMpbCan406Decode+0x3b0>
																							(float)(X2_LASER_PUM4_CURRENT_LNA_LINEAR_APROX_ENCODE),
																							c406PacketControl1Definition->fSetGeneralSetpointOnLNA ,  coerce );
		}
		else
		{
			compare = mpb_float1_minor_than_float2(c406PacketControl1Definition->fSetGeneralSetpointOnLNA, DEF_DECIMAL_RANGE_1_HIGH_LIMIT_SETPOINT_POWER_LNA, DEF_PRECITION);
   8290a:	69fb      	ldr	r3, [r7, #28]
   8290c:	68db      	ldr	r3, [r3, #12]
   8290e:	2264      	movs	r2, #100	; 0x64
   82910:	4961      	ldr	r1, [pc, #388]	; (82a98 <eMpbCan406Decode+0x480>)
   82912:	4618      	mov	r0, r3
   82914:	4b61      	ldr	r3, [pc, #388]	; (82a9c <eMpbCan406Decode+0x484>)
   82916:	4798      	blx	r3
   82918:	4603      	mov	r3, r0
   8291a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
			
			if(  compare == eTrue  )
   8291e:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
   82922:	2b01      	cmp	r3, #1
   82924:	d129      	bne.n	8297a <eMpbCan406Decode+0x362>
			{
			if(c406PacketControl1Definition->fSetGeneralSetpointOnLNA > Y2_LASER_PUM4_POWER_LNA_RANGE1_LINEAR_APROX_ENCODE )
   82926:	69fb      	ldr	r3, [r7, #28]
   82928:	68da      	ldr	r2, [r3, #12]
   8292a:	4b56      	ldr	r3, [pc, #344]	; (82a84 <eMpbCan406Decode+0x46c>)
   8292c:	495c      	ldr	r1, [pc, #368]	; (82aa0 <eMpbCan406Decode+0x488>)
   8292e:	4610      	mov	r0, r2
   82930:	4798      	blx	r3
   82932:	4603      	mov	r3, r0
   82934:	2b00      	cmp	r3, #0
   82936:	d002      	beq.n	8293e <eMpbCan406Decode+0x326>
			{
				c406PacketControl1Definition->fSetGeneralSetpointOnLNA = Y2_LASER_PUM4_POWER_LNA_RANGE1_LINEAR_APROX_ENCODE;
   82938:	69fb      	ldr	r3, [r7, #28]
   8293a:	4a59      	ldr	r2, [pc, #356]	; (82aa0 <eMpbCan406Decode+0x488>)
   8293c:	60da      	str	r2, [r3, #12]
			}
			
			if(c406PacketControl1Definition->fSetGeneralSetpointOnLNA < Y1_LASER_PUM4_POWER_LNA_RANGE1_LINEAR_APROX_ENCODE )
   8293e:	69fb      	ldr	r3, [r7, #28]
   82940:	68da      	ldr	r2, [r3, #12]
   82942:	4b52      	ldr	r3, [pc, #328]	; (82a8c <eMpbCan406Decode+0x474>)
   82944:	f04f 0100 	mov.w	r1, #0
   82948:	4610      	mov	r0, r2
   8294a:	4798      	blx	r3
   8294c:	4603      	mov	r3, r0
   8294e:	2b00      	cmp	r3, #0
   82950:	d003      	beq.n	8295a <eMpbCan406Decode+0x342>
			{
				c406PacketControl1Definition->fSetGeneralSetpointOnLNA = Y1_LASER_PUM4_POWER_LNA_RANGE1_LINEAR_APROX_ENCODE;
   82952:	69fb      	ldr	r3, [r7, #28]
   82954:	f04f 0200 	mov.w	r2, #0
   82958:	60da      	str	r2, [r3, #12]
			}
							
				fxValue.fValue								= mpb_math_flinear_approx(  (float)(Y1_LASER_PUM4_POWER_LNA_RANGE1_LINEAR_APROX_ENCODE),
   8295a:	69fb      	ldr	r3, [r7, #28]
   8295c:	68db      	ldr	r3, [r3, #12]
   8295e:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   82962:	9201      	str	r2, [sp, #4]
   82964:	9300      	str	r3, [sp, #0]
   82966:	4b4f      	ldr	r3, [pc, #316]	; (82aa4 <eMpbCan406Decode+0x48c>)
   82968:	4a4d      	ldr	r2, [pc, #308]	; (82aa0 <eMpbCan406Decode+0x488>)
   8296a:	494f      	ldr	r1, [pc, #316]	; (82aa8 <eMpbCan406Decode+0x490>)
   8296c:	f04f 0000 	mov.w	r0, #0
   82970:	4c48      	ldr	r4, [pc, #288]	; (82a94 <eMpbCan406Decode+0x47c>)
   82972:	47a0      	blx	r4
   82974:	4603      	mov	r3, r0
   82976:	62fb      	str	r3, [r7, #44]	; 0x2c
   82978:	e026      	b.n	829c8 <eMpbCan406Decode+0x3b0>
																						(float)(X2_LASER_PUM4_POWER_LNA_RANGE1_LINEAR_APROX_ENCODE),
																						c406PacketControl1Definition->fSetGeneralSetpointOnLNA ,  coerce );
			}
			else
			{
				if(c406PacketControl1Definition->fSetGeneralSetpointOnLNA > Y2_LASER_PUM4_POWER_LNA_RANGE2_LINEAR_APROX_ENCODE )
   8297a:	69fb      	ldr	r3, [r7, #28]
   8297c:	68da      	ldr	r2, [r3, #12]
   8297e:	4b41      	ldr	r3, [pc, #260]	; (82a84 <eMpbCan406Decode+0x46c>)
   82980:	4941      	ldr	r1, [pc, #260]	; (82a88 <eMpbCan406Decode+0x470>)
   82982:	4610      	mov	r0, r2
   82984:	4798      	blx	r3
   82986:	4603      	mov	r3, r0
   82988:	2b00      	cmp	r3, #0
   8298a:	d002      	beq.n	82992 <eMpbCan406Decode+0x37a>
				{
				c406PacketControl1Definition->fSetGeneralSetpointOnLNA = Y2_LASER_PUM4_POWER_LNA_RANGE2_LINEAR_APROX_ENCODE;
   8298c:	69fb      	ldr	r3, [r7, #28]
   8298e:	4a3e      	ldr	r2, [pc, #248]	; (82a88 <eMpbCan406Decode+0x470>)
   82990:	60da      	str	r2, [r3, #12]
				}
			
				if(c406PacketControl1Definition->fSetGeneralSetpointOnLNA < Y1_LASER_PUM4_POWER_LNA_RANGE2_LINEAR_APROX_ENCODE )
   82992:	69fb      	ldr	r3, [r7, #28]
   82994:	68da      	ldr	r2, [r3, #12]
   82996:	4b3d      	ldr	r3, [pc, #244]	; (82a8c <eMpbCan406Decode+0x474>)
   82998:	493f      	ldr	r1, [pc, #252]	; (82a98 <eMpbCan406Decode+0x480>)
   8299a:	4610      	mov	r0, r2
   8299c:	4798      	blx	r3
   8299e:	4603      	mov	r3, r0
   829a0:	2b00      	cmp	r3, #0
   829a2:	d002      	beq.n	829aa <eMpbCan406Decode+0x392>
				{
				c406PacketControl1Definition->fSetGeneralSetpointOnLNA = Y1_LASER_PUM4_POWER_LNA_RANGE2_LINEAR_APROX_ENCODE;
   829a4:	69fb      	ldr	r3, [r7, #28]
   829a6:	4a3c      	ldr	r2, [pc, #240]	; (82a98 <eMpbCan406Decode+0x480>)
   829a8:	60da      	str	r2, [r3, #12]
				}
							
				fxValue.fValue								= mpb_math_flinear_approx(  (float)(Y1_LASER_PUM4_POWER_LNA_RANGE2_LINEAR_APROX_ENCODE),
   829aa:	69fb      	ldr	r3, [r7, #28]
   829ac:	68db      	ldr	r3, [r3, #12]
   829ae:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   829b2:	9201      	str	r2, [sp, #4]
   829b4:	9300      	str	r3, [sp, #0]
   829b6:	f04f 0300 	mov.w	r3, #0
   829ba:	4a33      	ldr	r2, [pc, #204]	; (82a88 <eMpbCan406Decode+0x470>)
   829bc:	493b      	ldr	r1, [pc, #236]	; (82aac <eMpbCan406Decode+0x494>)
   829be:	4836      	ldr	r0, [pc, #216]	; (82a98 <eMpbCan406Decode+0x480>)
   829c0:	4c34      	ldr	r4, [pc, #208]	; (82a94 <eMpbCan406Decode+0x47c>)
   829c2:	47a0      	blx	r4
   829c4:	4603      	mov	r3, r0
   829c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			
			
		}
		
		
		c406PacketControl1Definition->fSetGeneralSetpointOnLNA			= fxValue.fValue;
   829c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   829ca:	69fb      	ldr	r3, [r7, #28]
   829cc:	60da      	str	r2, [r3, #12]
			
		/*Bit 44-53: Selects the optical power output range for APC mode on Booster section. */
		ValueForRangeBoosterOpticalPowerOutput.value					= ( cRPDO_406.data.value >> DEF_CAN_0406_OPTICAL_POWER_RANGE_BOOSTER) & 0x00000000000003FF; // bits 44-53
   829ce:	4b2b      	ldr	r3, [pc, #172]	; (82a7c <eMpbCan406Decode+0x464>)
   829d0:	f103 0410 	add.w	r4, r3, #16
   829d4:	e9d4 3400 	ldrd	r3, r4, [r4]
   829d8:	0b23      	lsrs	r3, r4, #12
   829da:	603b      	str	r3, [r7, #0]
   829dc:	2300      	movs	r3, #0
   829de:	607b      	str	r3, [r7, #4]
   829e0:	f240 33ff 	movw	r3, #1023	; 0x3ff
   829e4:	f04f 0400 	mov.w	r4, #0
   829e8:	e9d7 1200 	ldrd	r1, r2, [r7]
   829ec:	ea01 0103 	and.w	r1, r1, r3
   829f0:	ea02 0204 	and.w	r2, r2, r4
   829f4:	460b      	mov	r3, r1
   829f6:	4614      	mov	r4, r2
   829f8:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		c406PacketControl1Definition->fSetSetPointInPowerForBooster		= (float)(ValueForRangeBoosterOpticalPowerOutput.low);
   829fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   829fe:	4b20      	ldr	r3, [pc, #128]	; (82a80 <eMpbCan406Decode+0x468>)
   82a00:	4610      	mov	r0, r2
   82a02:	4798      	blx	r3
   82a04:	4602      	mov	r2, r0
   82a06:	69fb      	ldr	r3, [r7, #28]
   82a08:	611a      	str	r2, [r3, #16]
		
		
		compare = mpb_float1_minor_than_float2(c406PacketControl1Definition->fSetSetPointInPowerForBooster, (float)DEF_DECIMAL_LIMIT_RANGE1_POWER_SETPOINT, DEF_PRECITION);
   82a0a:	69fb      	ldr	r3, [r7, #28]
   82a0c:	691b      	ldr	r3, [r3, #16]
   82a0e:	2264      	movs	r2, #100	; 0x64
   82a10:	4927      	ldr	r1, [pc, #156]	; (82ab0 <eMpbCan406Decode+0x498>)
   82a12:	4618      	mov	r0, r3
   82a14:	4b21      	ldr	r3, [pc, #132]	; (82a9c <eMpbCan406Decode+0x484>)
   82a16:	4798      	blx	r3
   82a18:	4603      	mov	r3, r0
   82a1a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
		
		if( compare == eTrue )
   82a1e:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
   82a22:	2b01      	cmp	r3, #1
   82a24:	d14c      	bne.n	82ac0 <eMpbCan406Decode+0x4a8>
		{
				if(c406PacketControl1Definition->fSetSetPointInPowerForBooster > Y2_POWER_SETPOINT_BOOST_RANGE1_LINEAR_APROX_ENCODE )
   82a26:	69fb      	ldr	r3, [r7, #28]
   82a28:	691a      	ldr	r2, [r3, #16]
   82a2a:	4b16      	ldr	r3, [pc, #88]	; (82a84 <eMpbCan406Decode+0x46c>)
   82a2c:	4921      	ldr	r1, [pc, #132]	; (82ab4 <eMpbCan406Decode+0x49c>)
   82a2e:	4610      	mov	r0, r2
   82a30:	4798      	blx	r3
   82a32:	4603      	mov	r3, r0
   82a34:	2b00      	cmp	r3, #0
   82a36:	d002      	beq.n	82a3e <eMpbCan406Decode+0x426>
				{
					c406PacketControl1Definition->fSetSetPointInPowerForBooster = Y2_POWER_SETPOINT_BOOST_RANGE1_LINEAR_APROX_ENCODE;
   82a38:	69fb      	ldr	r3, [r7, #28]
   82a3a:	4a1e      	ldr	r2, [pc, #120]	; (82ab4 <eMpbCan406Decode+0x49c>)
   82a3c:	611a      	str	r2, [r3, #16]
				}
				
				if(c406PacketControl1Definition->fSetSetPointInPowerForBooster < Y1_POWER_SETPOINT_BOOST_RANGE1_LINEAR_APROX_ENCODE )
   82a3e:	69fb      	ldr	r3, [r7, #28]
   82a40:	691a      	ldr	r2, [r3, #16]
   82a42:	4b12      	ldr	r3, [pc, #72]	; (82a8c <eMpbCan406Decode+0x474>)
   82a44:	f04f 0100 	mov.w	r1, #0
   82a48:	4610      	mov	r0, r2
   82a4a:	4798      	blx	r3
   82a4c:	4603      	mov	r3, r0
   82a4e:	2b00      	cmp	r3, #0
   82a50:	d003      	beq.n	82a5a <eMpbCan406Decode+0x442>
				{
					c406PacketControl1Definition->fSetSetPointInPowerForBooster = Y1_POWER_SETPOINT_BOOST_RANGE1_LINEAR_APROX_ENCODE;
   82a52:	69fb      	ldr	r3, [r7, #28]
   82a54:	f04f 0200 	mov.w	r2, #0
   82a58:	611a      	str	r2, [r3, #16]
				}
							
			fxValue.fValue												= mpb_math_flinear_approx(  (float)(Y1_POWER_SETPOINT_BOOST_RANGE1_LINEAR_APROX_ENCODE),
   82a5a:	69fb      	ldr	r3, [r7, #28]
   82a5c:	691b      	ldr	r3, [r3, #16]
   82a5e:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   82a62:	9201      	str	r2, [sp, #4]
   82a64:	9300      	str	r3, [sp, #0]
   82a66:	4b14      	ldr	r3, [pc, #80]	; (82ab8 <eMpbCan406Decode+0x4a0>)
   82a68:	4a12      	ldr	r2, [pc, #72]	; (82ab4 <eMpbCan406Decode+0x49c>)
   82a6a:	4914      	ldr	r1, [pc, #80]	; (82abc <eMpbCan406Decode+0x4a4>)
   82a6c:	f04f 0000 	mov.w	r0, #0
   82a70:	4c08      	ldr	r4, [pc, #32]	; (82a94 <eMpbCan406Decode+0x47c>)
   82a72:	47a0      	blx	r4
   82a74:	4603      	mov	r3, r0
   82a76:	62fb      	str	r3, [r7, #44]	; 0x2c
   82a78:	e048      	b.n	82b0c <eMpbCan406Decode+0x4f4>
   82a7a:	bf00      	nop
   82a7c:	20070b28 	.word	0x20070b28
   82a80:	00085f9d 	.word	0x00085f9d
   82a84:	000863c5 	.word	0x000863c5
   82a88:	437f0000 	.word	0x437f0000
   82a8c:	00086389 	.word	0x00086389
   82a90:	447a0000 	.word	0x447a0000
   82a94:	00083f09 	.word	0x00083f09
   82a98:	41300000 	.word	0x41300000
   82a9c:	00083ff9 	.word	0x00083ff9
   82aa0:	41200000 	.word	0x41200000
   82aa4:	c0400000 	.word	0xc0400000
   82aa8:	c1500000 	.word	0xc1500000
   82aac:	c039999a 	.word	0xc039999a
   82ab0:	442a4000 	.word	0x442a4000
   82ab4:	442a0000 	.word	0x442a0000
   82ab8:	42160000 	.word	0x42160000
   82abc:	c1f00000 	.word	0xc1f00000
																									(float)(X2_POWER_SETPOINT_BOOST_RANGE1_LINEAR_APROX_ENCODE),
																									c406PacketControl1Definition->fSetSetPointInPowerForBooster ,  coerce );
		}
		else
		{
				if(c406PacketControl1Definition->fSetSetPointInPowerForBooster > Y2_POWER_SETPOINT_BOOST_RANGE2_LINEAR_APROX_ENCODE )
   82ac0:	69fb      	ldr	r3, [r7, #28]
   82ac2:	691a      	ldr	r2, [r3, #16]
   82ac4:	4b18      	ldr	r3, [pc, #96]	; (82b28 <eMpbCan406Decode+0x510>)
   82ac6:	4919      	ldr	r1, [pc, #100]	; (82b2c <eMpbCan406Decode+0x514>)
   82ac8:	4610      	mov	r0, r2
   82aca:	4798      	blx	r3
   82acc:	4603      	mov	r3, r0
   82ace:	2b00      	cmp	r3, #0
   82ad0:	d002      	beq.n	82ad8 <eMpbCan406Decode+0x4c0>
				{
					c406PacketControl1Definition->fSetSetPointInPowerForBooster = Y2_POWER_SETPOINT_BOOST_RANGE2_LINEAR_APROX_ENCODE;
   82ad2:	69fb      	ldr	r3, [r7, #28]
   82ad4:	4a15      	ldr	r2, [pc, #84]	; (82b2c <eMpbCan406Decode+0x514>)
   82ad6:	611a      	str	r2, [r3, #16]
				}
				
				if(c406PacketControl1Definition->fSetSetPointInPowerForBooster < Y1_POWER_SETPOINT_BOOST_RANGE2_LINEAR_APROX_ENCODE )
   82ad8:	69fb      	ldr	r3, [r7, #28]
   82ada:	691a      	ldr	r2, [r3, #16]
   82adc:	4b14      	ldr	r3, [pc, #80]	; (82b30 <eMpbCan406Decode+0x518>)
   82ade:	4915      	ldr	r1, [pc, #84]	; (82b34 <eMpbCan406Decode+0x51c>)
   82ae0:	4610      	mov	r0, r2
   82ae2:	4798      	blx	r3
   82ae4:	4603      	mov	r3, r0
   82ae6:	2b00      	cmp	r3, #0
   82ae8:	d002      	beq.n	82af0 <eMpbCan406Decode+0x4d8>
				{
					c406PacketControl1Definition->fSetSetPointInPowerForBooster = Y1_POWER_SETPOINT_BOOST_RANGE2_LINEAR_APROX_ENCODE;
   82aea:	69fb      	ldr	r3, [r7, #28]
   82aec:	4a11      	ldr	r2, [pc, #68]	; (82b34 <eMpbCan406Decode+0x51c>)
   82aee:	611a      	str	r2, [r3, #16]
				}
							
			fxValue.fValue												= mpb_math_flinear_approx(  (float)(Y1_POWER_SETPOINT_BOOST_RANGE2_LINEAR_APROX_ENCODE),
   82af0:	69fb      	ldr	r3, [r7, #28]
   82af2:	691b      	ldr	r3, [r3, #16]
   82af4:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
   82af8:	9201      	str	r2, [sp, #4]
   82afa:	9300      	str	r3, [sp, #0]
   82afc:	4b0e      	ldr	r3, [pc, #56]	; (82b38 <eMpbCan406Decode+0x520>)
   82afe:	4a0b      	ldr	r2, [pc, #44]	; (82b2c <eMpbCan406Decode+0x514>)
   82b00:	490e      	ldr	r1, [pc, #56]	; (82b3c <eMpbCan406Decode+0x524>)
   82b02:	480c      	ldr	r0, [pc, #48]	; (82b34 <eMpbCan406Decode+0x51c>)
   82b04:	4c0e      	ldr	r4, [pc, #56]	; (82b40 <eMpbCan406Decode+0x528>)
   82b06:	47a0      	blx	r4
   82b08:	4603      	mov	r3, r0
   82b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
			
		}

	
	
	     c406PacketControl1Definition->fSetSetPointInPowerForBooster = fxValue.fValue;
   82b0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   82b0e:	69fb      	ldr	r3, [r7, #28]
   82b10:	611a      	str	r2, [r3, #16]
   82b12:	e002      	b.n	82b1a <eMpbCan406Decode+0x502>
	
	}
	else
	{
		eMpbError = eOutOfMemory;
   82b14:	23f8      	movs	r3, #248	; 0xf8
   82b16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		
	}
	
	return eMpbError;
   82b1a:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
	
	
	
}
   82b1e:	4618      	mov	r0, r3
   82b20:	3764      	adds	r7, #100	; 0x64
   82b22:	46bd      	mov	sp, r7
   82b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b28:	000863c5 	.word	0x000863c5
   82b2c:	447fc000 	.word	0x447fc000
   82b30:	00086389 	.word	0x00086389
   82b34:	442a4000 	.word	0x442a4000
   82b38:	42200000 	.word	0x42200000
   82b3c:	42166666 	.word	0x42166666
   82b40:	00083f09 	.word	0x00083f09

00082b44 <eMpbCan403Encode>:
	
}
/*-------------------------------------------------------------*/

eMpbError_t eMpbCan403Encode( c403StatusDefinition_t *c403StatusDefinition )
{
   82b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82b48:	b09f      	sub	sp, #124	; 0x7c
   82b4a:	af02      	add	r7, sp, #8
   82b4c:	61f8      	str	r0, [r7, #28]
	eMpbError_t eMpbError = eSuccess;
   82b4e:	2300      	movs	r3, #0
   82b50:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	BytesUnion	cxStatusAlarmLowLimitForPowerInputBooster;
	BytesUnion	cxStatusAlarmHighLimitForPowerInputBooster;
	BytesUnion	cxStatusAlarmLowLimitForPowerOutputBooster;
	BytesUnion	cxStatusAlarmHighLimitForPowerOutputBooster;
	floatUnion  fxValue;
	mpb_coerced_t coerce = coerced;
   82b54:	2300      	movs	r3, #0
   82b56:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
		

	if(c403StatusDefinition != NULL)
   82b5a:	69fb      	ldr	r3, [r7, #28]
   82b5c:	2b00      	cmp	r3, #0
   82b5e:	f000 82a3 	beq.w	830a8 <eMpbCan403Encode+0x564>
	{
		
		
		/* Bit 0-7: status value alarm low limit for power input on LNA section, within the range of -50 dBm to -40 dBm, resolution determined by the bit range value 0..255 */
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerInputLna > X2_ALARM_LOW_LIMIT_POWER_INPUT_LNA )
   82b62:	69fb      	ldr	r3, [r7, #28]
   82b64:	681b      	ldr	r3, [r3, #0]
   82b66:	4a9f      	ldr	r2, [pc, #636]	; (82de4 <eMpbCan403Encode+0x2a0>)
   82b68:	499f      	ldr	r1, [pc, #636]	; (82de8 <eMpbCan403Encode+0x2a4>)
   82b6a:	4618      	mov	r0, r3
   82b6c:	4790      	blx	r2
   82b6e:	4603      	mov	r3, r0
   82b70:	2b00      	cmp	r3, #0
   82b72:	d002      	beq.n	82b7a <eMpbCan403Encode+0x36>
		{
			c403StatusDefinition->fStatusAlarmLowLimitForPowerInputLna = X2_ALARM_LOW_LIMIT_POWER_INPUT_LNA;
   82b74:	69fb      	ldr	r3, [r7, #28]
   82b76:	4a9c      	ldr	r2, [pc, #624]	; (82de8 <eMpbCan403Encode+0x2a4>)
   82b78:	601a      	str	r2, [r3, #0]
		}
		
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerInputLna < X1_ALARM_LOW_LIMIT_POWER_INPUT_LNA )
   82b7a:	69fb      	ldr	r3, [r7, #28]
   82b7c:	681b      	ldr	r3, [r3, #0]
   82b7e:	4a9b      	ldr	r2, [pc, #620]	; (82dec <eMpbCan403Encode+0x2a8>)
   82b80:	499b      	ldr	r1, [pc, #620]	; (82df0 <eMpbCan403Encode+0x2ac>)
   82b82:	4618      	mov	r0, r3
   82b84:	4790      	blx	r2
   82b86:	4603      	mov	r3, r0
   82b88:	2b00      	cmp	r3, #0
   82b8a:	d002      	beq.n	82b92 <eMpbCan403Encode+0x4e>
		{
			c403StatusDefinition->fStatusAlarmLowLimitForPowerInputLna = X1_ALARM_LOW_LIMIT_POWER_INPUT_LNA;
   82b8c:	69fb      	ldr	r3, [r7, #28]
   82b8e:	4a98      	ldr	r2, [pc, #608]	; (82df0 <eMpbCan403Encode+0x2ac>)
   82b90:	601a      	str	r2, [r3, #0]
		}
		
		
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
   82b92:	69fb      	ldr	r3, [r7, #28]
   82b94:	681b      	ldr	r3, [r3, #0]
   82b96:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82b9a:	9201      	str	r2, [sp, #4]
   82b9c:	9300      	str	r3, [sp, #0]
   82b9e:	4b95      	ldr	r3, [pc, #596]	; (82df4 <eMpbCan403Encode+0x2b0>)
   82ba0:	4a91      	ldr	r2, [pc, #580]	; (82de8 <eMpbCan403Encode+0x2a4>)
   82ba2:	f04f 0100 	mov.w	r1, #0
   82ba6:	4892      	ldr	r0, [pc, #584]	; (82df0 <eMpbCan403Encode+0x2ac>)
   82ba8:	4c93      	ldr	r4, [pc, #588]	; (82df8 <eMpbCan403Encode+0x2b4>)
   82baa:	47a0      	blx	r4
   82bac:	4603      	mov	r3, r0
   82bae:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y1_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
																							(float)(X2_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
																							(float)(Y2_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
																							c403StatusDefinition->fStatusAlarmLowLimitForPowerInputLna ,  coerce );
		fxValue.fValue                                          = fxValue.fValue ;//- FLOAT_ADJUST_ENCODE ;
   82bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82bb2:	627b      	str	r3, [r7, #36]	; 0x24
		cxStatusAlarmLowLimitForPowerInputLna.value				= 0; 																					
   82bb4:	f04f 0300 	mov.w	r3, #0
   82bb8:	f04f 0400 	mov.w	r4, #0
   82bbc:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		cxStatusAlarmLowLimitForPowerInputLna.byte[0]			= (uint8_t)(fxValue.fValue);
   82bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82bc2:	4a8e      	ldr	r2, [pc, #568]	; (82dfc <eMpbCan403Encode+0x2b8>)
   82bc4:	4618      	mov	r0, r3
   82bc6:	4790      	blx	r2
   82bc8:	4603      	mov	r3, r0
   82bca:	b2db      	uxtb	r3, r3
   82bcc:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		cxStatusAlarmLowLimitForPowerInputLna.value				= ( cxStatusAlarmLowLimitForPowerInputLna.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_LNA ) & 0x00000000000000FF; /* bits 0-7 */
   82bd0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
   82bd4:	f04f 03ff 	mov.w	r3, #255	; 0xff
   82bd8:	f04f 0400 	mov.w	r4, #0
   82bdc:	ea03 0301 	and.w	r3, r3, r1
   82be0:	ea04 0402 	and.w	r4, r4, r2
   82be4:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		cRPDO_403.data.bytes[0]									= cxStatusAlarmLowLimitForPowerInputLna.value;
   82be8:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
   82bec:	b2db      	uxtb	r3, r3
   82bee:	4a84      	ldr	r2, [pc, #528]	; (82e00 <eMpbCan403Encode+0x2bc>)
   82bf0:	7413      	strb	r3, [r2, #16]

		/*Bit 8-15: status value alarm high limit for power input on LNA section, within the range of -50 dBm to -40 dBm, resolution determined by the bit range value 0..255 */
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerInputLna > X2_ALARM_HIGH_LIMIT_POWER_INPUT_LNA )
   82bf2:	69fb      	ldr	r3, [r7, #28]
   82bf4:	685b      	ldr	r3, [r3, #4]
   82bf6:	4a7b      	ldr	r2, [pc, #492]	; (82de4 <eMpbCan403Encode+0x2a0>)
   82bf8:	497b      	ldr	r1, [pc, #492]	; (82de8 <eMpbCan403Encode+0x2a4>)
   82bfa:	4618      	mov	r0, r3
   82bfc:	4790      	blx	r2
   82bfe:	4603      	mov	r3, r0
   82c00:	2b00      	cmp	r3, #0
   82c02:	d002      	beq.n	82c0a <eMpbCan403Encode+0xc6>
		{
			c403StatusDefinition->fStatusAlarmHighLimitForPowerInputLna = X2_ALARM_HIGH_LIMIT_POWER_INPUT_LNA;
   82c04:	69fb      	ldr	r3, [r7, #28]
   82c06:	4a78      	ldr	r2, [pc, #480]	; (82de8 <eMpbCan403Encode+0x2a4>)
   82c08:	605a      	str	r2, [r3, #4]
		}
		
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerInputLna < X1_ALARM_HIGH_LIMIT_POWER_INPUT_LNA )
   82c0a:	69fb      	ldr	r3, [r7, #28]
   82c0c:	685b      	ldr	r3, [r3, #4]
   82c0e:	4a77      	ldr	r2, [pc, #476]	; (82dec <eMpbCan403Encode+0x2a8>)
   82c10:	4977      	ldr	r1, [pc, #476]	; (82df0 <eMpbCan403Encode+0x2ac>)
   82c12:	4618      	mov	r0, r3
   82c14:	4790      	blx	r2
   82c16:	4603      	mov	r3, r0
   82c18:	2b00      	cmp	r3, #0
   82c1a:	d002      	beq.n	82c22 <eMpbCan403Encode+0xde>
		{
			c403StatusDefinition->fStatusAlarmHighLimitForPowerInputLna = X1_ALARM_HIGH_LIMIT_POWER_INPUT_LNA;
   82c1c:	69fb      	ldr	r3, [r7, #28]
   82c1e:	4a74      	ldr	r2, [pc, #464]	; (82df0 <eMpbCan403Encode+0x2ac>)
   82c20:	605a      	str	r2, [r3, #4]
		}
		
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
   82c22:	69fb      	ldr	r3, [r7, #28]
   82c24:	685b      	ldr	r3, [r3, #4]
   82c26:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82c2a:	9201      	str	r2, [sp, #4]
   82c2c:	9300      	str	r3, [sp, #0]
   82c2e:	4b71      	ldr	r3, [pc, #452]	; (82df4 <eMpbCan403Encode+0x2b0>)
   82c30:	4a6d      	ldr	r2, [pc, #436]	; (82de8 <eMpbCan403Encode+0x2a4>)
   82c32:	f04f 0100 	mov.w	r1, #0
   82c36:	486e      	ldr	r0, [pc, #440]	; (82df0 <eMpbCan403Encode+0x2ac>)
   82c38:	4c6f      	ldr	r4, [pc, #444]	; (82df8 <eMpbCan403Encode+0x2b4>)
   82c3a:	47a0      	blx	r4
   82c3c:	4603      	mov	r3, r0
   82c3e:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y1_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
																							(float)(X2_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
																							(float)(Y2_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
																							c403StatusDefinition->fStatusAlarmHighLimitForPowerInputLna ,  coerce );
		fxValue.fValue                                          = fxValue.fValue ;//- FLOAT_ADJUST_ENCODE;																						
   82c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82c42:	627b      	str	r3, [r7, #36]	; 0x24
		cxStatusAlarmHighLimitForPowerInputLna.value			= 0;
   82c44:	f04f 0300 	mov.w	r3, #0
   82c48:	f04f 0400 	mov.w	r4, #0
   82c4c:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		cxStatusAlarmHighLimitForPowerInputLna.byte[0]			= (uint8_t)(fxValue.fValue);
   82c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82c52:	4a6a      	ldr	r2, [pc, #424]	; (82dfc <eMpbCan403Encode+0x2b8>)
   82c54:	4618      	mov	r0, r3
   82c56:	4790      	blx	r2
   82c58:	4603      	mov	r3, r0
   82c5a:	b2db      	uxtb	r3, r3
   82c5c:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
		cxStatusAlarmHighLimitForPowerInputLna.value			= ( cxStatusAlarmHighLimitForPowerInputLna.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_LNA ) & 0x000000000000FF00; /* bits  8-15*/
   82c60:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
   82c64:	0226      	lsls	r6, r4, #8
   82c66:	ea46 6613 	orr.w	r6, r6, r3, lsr #24
   82c6a:	021d      	lsls	r5, r3, #8
   82c6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   82c70:	f04f 0400 	mov.w	r4, #0
   82c74:	ea03 0305 	and.w	r3, r3, r5
   82c78:	ea04 0406 	and.w	r4, r4, r6
   82c7c:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		cRPDO_403.data.bytes[1]									= (uint8_t)(fxValue.fValue);
   82c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82c82:	4b5e      	ldr	r3, [pc, #376]	; (82dfc <eMpbCan403Encode+0x2b8>)
   82c84:	4610      	mov	r0, r2
   82c86:	4798      	blx	r3
   82c88:	4603      	mov	r3, r0
   82c8a:	b2da      	uxtb	r2, r3
   82c8c:	4b5c      	ldr	r3, [pc, #368]	; (82e00 <eMpbCan403Encode+0x2bc>)
   82c8e:	745a      	strb	r2, [r3, #17]
		
		/* Bit 16-23: status value alarm low limit for power output on LNA section, within the range of -10 dBm to 0 dBm, the resolution is determined by the bit range 0..255. */
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputLna > X2_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA )
   82c90:	69fb      	ldr	r3, [r7, #28]
   82c92:	689a      	ldr	r2, [r3, #8]
   82c94:	4b53      	ldr	r3, [pc, #332]	; (82de4 <eMpbCan403Encode+0x2a0>)
   82c96:	f04f 0100 	mov.w	r1, #0
   82c9a:	4610      	mov	r0, r2
   82c9c:	4798      	blx	r3
   82c9e:	4603      	mov	r3, r0
   82ca0:	2b00      	cmp	r3, #0
   82ca2:	d003      	beq.n	82cac <eMpbCan403Encode+0x168>
		{
				c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputLna = X2_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA;
   82ca4:	69fb      	ldr	r3, [r7, #28]
   82ca6:	f04f 0200 	mov.w	r2, #0
   82caa:	609a      	str	r2, [r3, #8]
		}
			
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputLna < X1_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA )
   82cac:	69fb      	ldr	r3, [r7, #28]
   82cae:	689a      	ldr	r2, [r3, #8]
   82cb0:	4b4e      	ldr	r3, [pc, #312]	; (82dec <eMpbCan403Encode+0x2a8>)
   82cb2:	4954      	ldr	r1, [pc, #336]	; (82e04 <eMpbCan403Encode+0x2c0>)
   82cb4:	4610      	mov	r0, r2
   82cb6:	4798      	blx	r3
   82cb8:	4603      	mov	r3, r0
   82cba:	2b00      	cmp	r3, #0
   82cbc:	d002      	beq.n	82cc4 <eMpbCan403Encode+0x180>
		{
				c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputLna = X1_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA;
   82cbe:	69fb      	ldr	r3, [r7, #28]
   82cc0:	4a50      	ldr	r2, [pc, #320]	; (82e04 <eMpbCan403Encode+0x2c0>)
   82cc2:	609a      	str	r2, [r3, #8]
		}
				
		
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
   82cc4:	69fb      	ldr	r3, [r7, #28]
   82cc6:	689b      	ldr	r3, [r3, #8]
   82cc8:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82ccc:	9201      	str	r2, [sp, #4]
   82cce:	9300      	str	r3, [sp, #0]
   82cd0:	4b48      	ldr	r3, [pc, #288]	; (82df4 <eMpbCan403Encode+0x2b0>)
   82cd2:	f04f 0200 	mov.w	r2, #0
   82cd6:	f04f 0100 	mov.w	r1, #0
   82cda:	484a      	ldr	r0, [pc, #296]	; (82e04 <eMpbCan403Encode+0x2c0>)
   82cdc:	4c46      	ldr	r4, [pc, #280]	; (82df8 <eMpbCan403Encode+0x2b4>)
   82cde:	47a0      	blx	r4
   82ce0:	4603      	mov	r3, r0
   82ce2:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y1_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
																							(float)(X2_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
																							(float)(Y2_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
																							c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputLna ,  coerce );
		fxValue.fValue                                          = fxValue.fValue ;//- FLOAT_ADJUST_ENCODE;
   82ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82ce6:	627b      	str	r3, [r7, #36]	; 0x24
		cxStatusAlarmLowLimitForPowerOutputLna.value			= 0;
   82ce8:	f04f 0300 	mov.w	r3, #0
   82cec:	f04f 0400 	mov.w	r4, #0
   82cf0:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		cxStatusAlarmLowLimitForPowerOutputLna.byte[0]			= (uint8_t)(fxValue.fValue);
   82cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82cf6:	4b41      	ldr	r3, [pc, #260]	; (82dfc <eMpbCan403Encode+0x2b8>)
   82cf8:	4610      	mov	r0, r2
   82cfa:	4798      	blx	r3
   82cfc:	4603      	mov	r3, r0
   82cfe:	b2db      	uxtb	r3, r3
   82d00:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		cxStatusAlarmLowLimitForPowerOutputLna.value			= ( cxStatusAlarmLowLimitForPowerOutputLna.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_LNA ) & 0x0000000000FF0000; /* 16-23 */
   82d04:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
   82d08:	ea4f 4904 	mov.w	r9, r4, lsl #16
   82d0c:	ea49 4913 	orr.w	r9, r9, r3, lsr #16
   82d10:	ea4f 4803 	mov.w	r8, r3, lsl #16
   82d14:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   82d18:	f04f 0400 	mov.w	r4, #0
   82d1c:	ea03 0308 	and.w	r3, r3, r8
   82d20:	ea04 0409 	and.w	r4, r4, r9
   82d24:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		cRPDO_403.data.bytes[2]									= (uint8_t)(fxValue.fValue);
   82d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82d2a:	4b34      	ldr	r3, [pc, #208]	; (82dfc <eMpbCan403Encode+0x2b8>)
   82d2c:	4610      	mov	r0, r2
   82d2e:	4798      	blx	r3
   82d30:	4603      	mov	r3, r0
   82d32:	b2da      	uxtb	r2, r3
   82d34:	4b32      	ldr	r3, [pc, #200]	; (82e00 <eMpbCan403Encode+0x2bc>)
   82d36:	749a      	strb	r2, [r3, #18]
		
		

		/* Bit 24-31: status value alarm high limit for power output on LNA section, within the range of -10 dBm to 0 dBm, the resolution is determined by the bit range 0..255 */
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputLna > X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA )
   82d38:	69fb      	ldr	r3, [r7, #28]
   82d3a:	68da      	ldr	r2, [r3, #12]
   82d3c:	4b29      	ldr	r3, [pc, #164]	; (82de4 <eMpbCan403Encode+0x2a0>)
   82d3e:	f04f 0100 	mov.w	r1, #0
   82d42:	4610      	mov	r0, r2
   82d44:	4798      	blx	r3
   82d46:	4603      	mov	r3, r0
   82d48:	2b00      	cmp	r3, #0
   82d4a:	d003      	beq.n	82d54 <eMpbCan403Encode+0x210>
		{
					c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputLna = X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA;
   82d4c:	69fb      	ldr	r3, [r7, #28]
   82d4e:	f04f 0200 	mov.w	r2, #0
   82d52:	60da      	str	r2, [r3, #12]
		}
				
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputLna < X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA )
   82d54:	69fb      	ldr	r3, [r7, #28]
   82d56:	68da      	ldr	r2, [r3, #12]
   82d58:	4b24      	ldr	r3, [pc, #144]	; (82dec <eMpbCan403Encode+0x2a8>)
   82d5a:	492a      	ldr	r1, [pc, #168]	; (82e04 <eMpbCan403Encode+0x2c0>)
   82d5c:	4610      	mov	r0, r2
   82d5e:	4798      	blx	r3
   82d60:	4603      	mov	r3, r0
   82d62:	2b00      	cmp	r3, #0
   82d64:	d002      	beq.n	82d6c <eMpbCan403Encode+0x228>
		{
					c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputLna = X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA;
   82d66:	69fb      	ldr	r3, [r7, #28]
   82d68:	4a26      	ldr	r2, [pc, #152]	; (82e04 <eMpbCan403Encode+0x2c0>)
   82d6a:	60da      	str	r2, [r3, #12]
		}
				
				
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
   82d6c:	69fb      	ldr	r3, [r7, #28]
   82d6e:	68db      	ldr	r3, [r3, #12]
   82d70:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82d74:	9201      	str	r2, [sp, #4]
   82d76:	9300      	str	r3, [sp, #0]
   82d78:	4b1e      	ldr	r3, [pc, #120]	; (82df4 <eMpbCan403Encode+0x2b0>)
   82d7a:	f04f 0200 	mov.w	r2, #0
   82d7e:	f04f 0100 	mov.w	r1, #0
   82d82:	4820      	ldr	r0, [pc, #128]	; (82e04 <eMpbCan403Encode+0x2c0>)
   82d84:	4c1c      	ldr	r4, [pc, #112]	; (82df8 <eMpbCan403Encode+0x2b4>)
   82d86:	47a0      	blx	r4
   82d88:	4603      	mov	r3, r0
   82d8a:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y1_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
																							(float)(X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
																							(float)(Y2_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
																							c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputLna ,  coerce );
		fxValue.fValue                                          = fxValue.fValue ;//- FLOAT_ADJUST_ENCODE;
   82d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82d8e:	627b      	str	r3, [r7, #36]	; 0x24
		cxStatusAlarmHighLimitForPowerOutputLna.value			= 0;
   82d90:	f04f 0300 	mov.w	r3, #0
   82d94:	f04f 0400 	mov.w	r4, #0
   82d98:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		cxStatusAlarmHighLimitForPowerOutputLna.byte[0]			= (uint8_t)(fxValue.fValue);
   82d9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82d9e:	4b17      	ldr	r3, [pc, #92]	; (82dfc <eMpbCan403Encode+0x2b8>)
   82da0:	4610      	mov	r0, r2
   82da2:	4798      	blx	r3
   82da4:	4603      	mov	r3, r0
   82da6:	b2db      	uxtb	r3, r3
   82da8:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		cxStatusAlarmHighLimitForPowerOutputLna.value			= ( cxStatusAlarmHighLimitForPowerOutputLna.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_LNA ) & 0x00000000FF000000; /*24-31*/
   82dac:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
   82db0:	ea4f 6b04 	mov.w	fp, r4, lsl #24
   82db4:	ea4b 2b13 	orr.w	fp, fp, r3, lsr #8
   82db8:	ea4f 6a03 	mov.w	sl, r3, lsl #24
   82dbc:	f04f 33ff 	mov.w	r3, #4294967295
   82dc0:	f04f 0400 	mov.w	r4, #0
   82dc4:	ea03 030a 	and.w	r3, r3, sl
   82dc8:	ea04 040b 	and.w	r4, r4, fp
   82dcc:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		cRPDO_403.data.bytes[3]									= (uint8_t)(fxValue.fValue);
   82dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82dd2:	4b0a      	ldr	r3, [pc, #40]	; (82dfc <eMpbCan403Encode+0x2b8>)
   82dd4:	4610      	mov	r0, r2
   82dd6:	4798      	blx	r3
   82dd8:	4603      	mov	r3, r0
   82dda:	b2da      	uxtb	r2, r3
   82ddc:	4b08      	ldr	r3, [pc, #32]	; (82e00 <eMpbCan403Encode+0x2bc>)
   82dde:	74da      	strb	r2, [r3, #19]
   82de0:	e012      	b.n	82e08 <eMpbCan403Encode+0x2c4>
   82de2:	bf00      	nop
   82de4:	000863c5 	.word	0x000863c5
   82de8:	c2200000 	.word	0xc2200000
   82dec:	00086389 	.word	0x00086389
   82df0:	c2480000 	.word	0xc2480000
   82df4:	437f0000 	.word	0x437f0000
   82df8:	00083f09 	.word	0x00083f09
   82dfc:	000863d9 	.word	0x000863d9
   82e00:	20070af8 	.word	0x20070af8
   82e04:	c1200000 	.word	0xc1200000
				
		/* Bit 32-39: status value alarm low limit for power input on Booster section, within the range of -10 dBm to +6 dBm, resolution determined by the bit range value 0..255. (to inform 1st supplier) */
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerInputBooster > X2_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER )
   82e08:	69fb      	ldr	r3, [r7, #28]
   82e0a:	691a      	ldr	r2, [r3, #16]
   82e0c:	4b99      	ldr	r3, [pc, #612]	; (83074 <eMpbCan403Encode+0x530>)
   82e0e:	499a      	ldr	r1, [pc, #616]	; (83078 <eMpbCan403Encode+0x534>)
   82e10:	4610      	mov	r0, r2
   82e12:	4798      	blx	r3
   82e14:	4603      	mov	r3, r0
   82e16:	2b00      	cmp	r3, #0
   82e18:	d002      	beq.n	82e20 <eMpbCan403Encode+0x2dc>
		{
					c403StatusDefinition->fStatusAlarmLowLimitForPowerInputBooster = X2_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER;
   82e1a:	69fb      	ldr	r3, [r7, #28]
   82e1c:	4a96      	ldr	r2, [pc, #600]	; (83078 <eMpbCan403Encode+0x534>)
   82e1e:	611a      	str	r2, [r3, #16]
		}
				
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerInputBooster < X1_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER )
   82e20:	69fb      	ldr	r3, [r7, #28]
   82e22:	691a      	ldr	r2, [r3, #16]
   82e24:	4b95      	ldr	r3, [pc, #596]	; (8307c <eMpbCan403Encode+0x538>)
   82e26:	4996      	ldr	r1, [pc, #600]	; (83080 <eMpbCan403Encode+0x53c>)
   82e28:	4610      	mov	r0, r2
   82e2a:	4798      	blx	r3
   82e2c:	4603      	mov	r3, r0
   82e2e:	2b00      	cmp	r3, #0
   82e30:	d002      	beq.n	82e38 <eMpbCan403Encode+0x2f4>
		{
				c403StatusDefinition->fStatusAlarmLowLimitForPowerInputBooster = X1_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER;
   82e32:	69fb      	ldr	r3, [r7, #28]
   82e34:	4a92      	ldr	r2, [pc, #584]	; (83080 <eMpbCan403Encode+0x53c>)
   82e36:	611a      	str	r2, [r3, #16]
		}
		
						
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
   82e38:	69fb      	ldr	r3, [r7, #28]
   82e3a:	691b      	ldr	r3, [r3, #16]
   82e3c:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82e40:	9201      	str	r2, [sp, #4]
   82e42:	9300      	str	r3, [sp, #0]
   82e44:	4b8f      	ldr	r3, [pc, #572]	; (83084 <eMpbCan403Encode+0x540>)
   82e46:	4a8c      	ldr	r2, [pc, #560]	; (83078 <eMpbCan403Encode+0x534>)
   82e48:	f04f 0100 	mov.w	r1, #0
   82e4c:	488c      	ldr	r0, [pc, #560]	; (83080 <eMpbCan403Encode+0x53c>)
   82e4e:	4c8e      	ldr	r4, [pc, #568]	; (83088 <eMpbCan403Encode+0x544>)
   82e50:	47a0      	blx	r4
   82e52:	4603      	mov	r3, r0
   82e54:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y1_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
																							(float)(X2_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
																							(float)(Y2_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
																							c403StatusDefinition->fStatusAlarmLowLimitForPowerInputBooster ,  coerce );
		fxValue.fValue                                          = fxValue.fValue ;//- FLOAT_ADJUST_ENCODE + 3 ;
   82e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82e58:	627b      	str	r3, [r7, #36]	; 0x24
		cxStatusAlarmLowLimitForPowerInputBooster.value			= 0;
   82e5a:	f04f 0300 	mov.w	r3, #0
   82e5e:	f04f 0400 	mov.w	r4, #0
   82e62:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		cxStatusAlarmLowLimitForPowerInputBooster.byte[0]		= (uint8_t)(fxValue.fValue);
   82e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82e68:	4b88      	ldr	r3, [pc, #544]	; (8308c <eMpbCan403Encode+0x548>)
   82e6a:	4610      	mov	r0, r2
   82e6c:	4798      	blx	r3
   82e6e:	4603      	mov	r3, r0
   82e70:	b2db      	uxtb	r3, r3
   82e72:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
		cxStatusAlarmLowLimitForPowerInputBooster.value			= ( cxStatusAlarmLowLimitForPowerInputBooster.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_BOOSTER ) & 0x000000FF00000000; /*32-39*/
   82e76:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
   82e7a:	001b      	movs	r3, r3
   82e7c:	617b      	str	r3, [r7, #20]
   82e7e:	2300      	movs	r3, #0
   82e80:	613b      	str	r3, [r7, #16]
   82e82:	f04f 0300 	mov.w	r3, #0
   82e86:	f04f 04ff 	mov.w	r4, #255	; 0xff
   82e8a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
   82e8e:	ea01 0103 	and.w	r1, r1, r3
   82e92:	ea02 0204 	and.w	r2, r2, r4
   82e96:	460b      	mov	r3, r1
   82e98:	4614      	mov	r4, r2
   82e9a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		cRPDO_403.data.bytes[4]									= (uint8_t)(fxValue.fValue);		
   82e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82ea0:	4b7a      	ldr	r3, [pc, #488]	; (8308c <eMpbCan403Encode+0x548>)
   82ea2:	4610      	mov	r0, r2
   82ea4:	4798      	blx	r3
   82ea6:	4603      	mov	r3, r0
   82ea8:	b2da      	uxtb	r2, r3
   82eaa:	4b79      	ldr	r3, [pc, #484]	; (83090 <eMpbCan403Encode+0x54c>)
   82eac:	751a      	strb	r2, [r3, #20]
		
        /*Bit 40-47: status value alarm high limit for power input on Booster section, within the range of -10 dBm to +6 dBm, resolution determined by the bit range value 0..255. (to inform 1st supplier) */
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerInputBooster > X2_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER )
   82eae:	69fb      	ldr	r3, [r7, #28]
   82eb0:	695a      	ldr	r2, [r3, #20]
   82eb2:	4b70      	ldr	r3, [pc, #448]	; (83074 <eMpbCan403Encode+0x530>)
   82eb4:	4970      	ldr	r1, [pc, #448]	; (83078 <eMpbCan403Encode+0x534>)
   82eb6:	4610      	mov	r0, r2
   82eb8:	4798      	blx	r3
   82eba:	4603      	mov	r3, r0
   82ebc:	2b00      	cmp	r3, #0
   82ebe:	d002      	beq.n	82ec6 <eMpbCan403Encode+0x382>
		{
				c403StatusDefinition->fStatusAlarmHighLimitForPowerInputBooster = X2_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER;
   82ec0:	69fb      	ldr	r3, [r7, #28]
   82ec2:	4a6d      	ldr	r2, [pc, #436]	; (83078 <eMpbCan403Encode+0x534>)
   82ec4:	615a      	str	r2, [r3, #20]
		}
				
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerInputBooster < X1_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER )
   82ec6:	69fb      	ldr	r3, [r7, #28]
   82ec8:	695a      	ldr	r2, [r3, #20]
   82eca:	4b6c      	ldr	r3, [pc, #432]	; (8307c <eMpbCan403Encode+0x538>)
   82ecc:	496c      	ldr	r1, [pc, #432]	; (83080 <eMpbCan403Encode+0x53c>)
   82ece:	4610      	mov	r0, r2
   82ed0:	4798      	blx	r3
   82ed2:	4603      	mov	r3, r0
   82ed4:	2b00      	cmp	r3, #0
   82ed6:	d002      	beq.n	82ede <eMpbCan403Encode+0x39a>
		{
				c403StatusDefinition->fStatusAlarmHighLimitForPowerInputBooster = X1_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER;
   82ed8:	69fb      	ldr	r3, [r7, #28]
   82eda:	4a69      	ldr	r2, [pc, #420]	; (83080 <eMpbCan403Encode+0x53c>)
   82edc:	615a      	str	r2, [r3, #20]
		}
		
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
   82ede:	69fb      	ldr	r3, [r7, #28]
   82ee0:	695b      	ldr	r3, [r3, #20]
   82ee2:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82ee6:	9201      	str	r2, [sp, #4]
   82ee8:	9300      	str	r3, [sp, #0]
   82eea:	4b66      	ldr	r3, [pc, #408]	; (83084 <eMpbCan403Encode+0x540>)
   82eec:	4a62      	ldr	r2, [pc, #392]	; (83078 <eMpbCan403Encode+0x534>)
   82eee:	f04f 0100 	mov.w	r1, #0
   82ef2:	4863      	ldr	r0, [pc, #396]	; (83080 <eMpbCan403Encode+0x53c>)
   82ef4:	4c64      	ldr	r4, [pc, #400]	; (83088 <eMpbCan403Encode+0x544>)
   82ef6:	47a0      	blx	r4
   82ef8:	4603      	mov	r3, r0
   82efa:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y1_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
																							(float)(X2_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
																							(float)(Y2_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
																							c403StatusDefinition->fStatusAlarmHighLimitForPowerInputBooster ,  coerce );
 		fxValue.fValue                                          = fxValue.fValue ;//- FLOAT_ADJUST_ENCODE + 3;																							
   82efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82efe:	627b      	str	r3, [r7, #36]	; 0x24
		cxStatusAlarmHighLimitForPowerInputBooster.value		= 0;
   82f00:	f04f 0300 	mov.w	r3, #0
   82f04:	f04f 0400 	mov.w	r4, #0
   82f08:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		cxStatusAlarmHighLimitForPowerInputBooster.byte[0]		= (uint8_t)(fxValue.fValue);
   82f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82f0e:	4b5f      	ldr	r3, [pc, #380]	; (8308c <eMpbCan403Encode+0x548>)
   82f10:	4610      	mov	r0, r2
   82f12:	4798      	blx	r3
   82f14:	4603      	mov	r3, r0
   82f16:	b2db      	uxtb	r3, r3
   82f18:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		cxStatusAlarmHighLimitForPowerInputBooster.value		= ( cxStatusAlarmHighLimitForPowerInputBooster.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_BOOSTER ) & 0x0000FF0000000000; /*40-47*/
   82f1c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
   82f20:	021b      	lsls	r3, r3, #8
   82f22:	60fb      	str	r3, [r7, #12]
   82f24:	2300      	movs	r3, #0
   82f26:	60bb      	str	r3, [r7, #8]
   82f28:	f04f 0300 	mov.w	r3, #0
   82f2c:	f44f 447f 	mov.w	r4, #65280	; 0xff00
   82f30:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
   82f34:	ea01 0103 	and.w	r1, r1, r3
   82f38:	ea02 0204 	and.w	r2, r2, r4
   82f3c:	460b      	mov	r3, r1
   82f3e:	4614      	mov	r4, r2
   82f40:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		cRPDO_403.data.bytes[5]									= (uint8_t)(fxValue.fValue);
   82f44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82f46:	4b51      	ldr	r3, [pc, #324]	; (8308c <eMpbCan403Encode+0x548>)
   82f48:	4610      	mov	r0, r2
   82f4a:	4798      	blx	r3
   82f4c:	4603      	mov	r3, r0
   82f4e:	b2da      	uxtb	r2, r3
   82f50:	4b4f      	ldr	r3, [pc, #316]	; (83090 <eMpbCan403Encode+0x54c>)
   82f52:	755a      	strb	r2, [r3, #21]
		
		/*Bit 48-55: status value alarm low limit for power output on Booster section, within the range of -30 dBm to +36 dBm, the resolution is determined by the bit range 0..255.  */
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputBooster > X2_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER )
   82f54:	69fb      	ldr	r3, [r7, #28]
   82f56:	699a      	ldr	r2, [r3, #24]
   82f58:	4b46      	ldr	r3, [pc, #280]	; (83074 <eMpbCan403Encode+0x530>)
   82f5a:	494e      	ldr	r1, [pc, #312]	; (83094 <eMpbCan403Encode+0x550>)
   82f5c:	4610      	mov	r0, r2
   82f5e:	4798      	blx	r3
   82f60:	4603      	mov	r3, r0
   82f62:	2b00      	cmp	r3, #0
   82f64:	d002      	beq.n	82f6c <eMpbCan403Encode+0x428>
		{
			c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputBooster = X2_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER;
   82f66:	69fb      	ldr	r3, [r7, #28]
   82f68:	4a4a      	ldr	r2, [pc, #296]	; (83094 <eMpbCan403Encode+0x550>)
   82f6a:	619a      	str	r2, [r3, #24]
		}
		
		if(c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputBooster < X1_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER )
   82f6c:	69fb      	ldr	r3, [r7, #28]
   82f6e:	699a      	ldr	r2, [r3, #24]
   82f70:	4b42      	ldr	r3, [pc, #264]	; (8307c <eMpbCan403Encode+0x538>)
   82f72:	4949      	ldr	r1, [pc, #292]	; (83098 <eMpbCan403Encode+0x554>)
   82f74:	4610      	mov	r0, r2
   82f76:	4798      	blx	r3
   82f78:	4603      	mov	r3, r0
   82f7a:	2b00      	cmp	r3, #0
   82f7c:	d002      	beq.n	82f84 <eMpbCan403Encode+0x440>
		{
			c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputBooster = X1_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER;
   82f7e:	69fb      	ldr	r3, [r7, #28]
   82f80:	4a45      	ldr	r2, [pc, #276]	; (83098 <eMpbCan403Encode+0x554>)
   82f82:	619a      	str	r2, [r3, #24]
		}
		
				
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER),
   82f84:	69fb      	ldr	r3, [r7, #28]
   82f86:	699b      	ldr	r3, [r3, #24]
   82f88:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   82f8c:	9201      	str	r2, [sp, #4]
   82f8e:	9300      	str	r3, [sp, #0]
   82f90:	4b3c      	ldr	r3, [pc, #240]	; (83084 <eMpbCan403Encode+0x540>)
   82f92:	4a40      	ldr	r2, [pc, #256]	; (83094 <eMpbCan403Encode+0x550>)
   82f94:	f04f 0100 	mov.w	r1, #0
   82f98:	483f      	ldr	r0, [pc, #252]	; (83098 <eMpbCan403Encode+0x554>)
   82f9a:	4c3b      	ldr	r4, [pc, #236]	; (83088 <eMpbCan403Encode+0x544>)
   82f9c:	47a0      	blx	r4
   82f9e:	4603      	mov	r3, r0
   82fa0:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y2_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER),
																							c403StatusDefinition->fStatusAlarmLowLimitForPowerOutputBooster ,  coerce );

		//	fxValue.fValue                                          = fxValue.fValue - 4;	
		
		cxStatusAlarmLowLimitForPowerOutputBooster.value		= 0;
   82fa2:	f04f 0300 	mov.w	r3, #0
   82fa6:	f04f 0400 	mov.w	r4, #0
   82faa:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		cxStatusAlarmLowLimitForPowerOutputBooster.byte[0]		= (uint8_t)(fxValue.fValue);
   82fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82fb0:	4b36      	ldr	r3, [pc, #216]	; (8308c <eMpbCan403Encode+0x548>)
   82fb2:	4610      	mov	r0, r2
   82fb4:	4798      	blx	r3
   82fb6:	4603      	mov	r3, r0
   82fb8:	b2db      	uxtb	r3, r3
   82fba:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		cxStatusAlarmLowLimitForPowerOutputBooster.value		= ( cxStatusAlarmLowLimitForPowerOutputBooster.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_BOOSTER ) & 0x00FF000000000000; /*48-55*/
   82fbe:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
   82fc2:	041b      	lsls	r3, r3, #16
   82fc4:	607b      	str	r3, [r7, #4]
   82fc6:	2300      	movs	r3, #0
   82fc8:	603b      	str	r3, [r7, #0]
   82fca:	f04f 0300 	mov.w	r3, #0
   82fce:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
   82fd2:	e9d7 1200 	ldrd	r1, r2, [r7]
   82fd6:	ea01 0103 	and.w	r1, r1, r3
   82fda:	ea02 0204 	and.w	r2, r2, r4
   82fde:	460b      	mov	r3, r1
   82fe0:	4614      	mov	r4, r2
   82fe2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		cRPDO_403.data.bytes[6]									= (uint8_t)(fxValue.fValue);
   82fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   82fe8:	4b28      	ldr	r3, [pc, #160]	; (8308c <eMpbCan403Encode+0x548>)
   82fea:	4610      	mov	r0, r2
   82fec:	4798      	blx	r3
   82fee:	4603      	mov	r3, r0
   82ff0:	b2da      	uxtb	r2, r3
   82ff2:	4b27      	ldr	r3, [pc, #156]	; (83090 <eMpbCan403Encode+0x54c>)
   82ff4:	759a      	strb	r2, [r3, #22]


		/*Bit 56-63: status value alarm high limit for power output on Booster section, within the range of -30 dBm to +36 dBm, the resolution is determined by the bit range 0..255. */
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputBooster > X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER )
   82ff6:	69fb      	ldr	r3, [r7, #28]
   82ff8:	69da      	ldr	r2, [r3, #28]
   82ffa:	4b1e      	ldr	r3, [pc, #120]	; (83074 <eMpbCan403Encode+0x530>)
   82ffc:	4925      	ldr	r1, [pc, #148]	; (83094 <eMpbCan403Encode+0x550>)
   82ffe:	4610      	mov	r0, r2
   83000:	4798      	blx	r3
   83002:	4603      	mov	r3, r0
   83004:	2b00      	cmp	r3, #0
   83006:	d002      	beq.n	8300e <eMpbCan403Encode+0x4ca>
		{
			c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputBooster = X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER;
   83008:	69fb      	ldr	r3, [r7, #28]
   8300a:	4a22      	ldr	r2, [pc, #136]	; (83094 <eMpbCan403Encode+0x550>)
   8300c:	61da      	str	r2, [r3, #28]
		}
		
		if(c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputBooster < X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER )
   8300e:	69fb      	ldr	r3, [r7, #28]
   83010:	69da      	ldr	r2, [r3, #28]
   83012:	4b1a      	ldr	r3, [pc, #104]	; (8307c <eMpbCan403Encode+0x538>)
   83014:	4920      	ldr	r1, [pc, #128]	; (83098 <eMpbCan403Encode+0x554>)
   83016:	4610      	mov	r0, r2
   83018:	4798      	blx	r3
   8301a:	4603      	mov	r3, r0
   8301c:	2b00      	cmp	r3, #0
   8301e:	d002      	beq.n	83026 <eMpbCan403Encode+0x4e2>
		{
			c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputBooster = X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER;
   83020:	69fb      	ldr	r3, [r7, #28]
   83022:	4a1d      	ldr	r2, [pc, #116]	; (83098 <eMpbCan403Encode+0x554>)
   83024:	61da      	str	r2, [r3, #28]
		}
				
		fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
   83026:	69fb      	ldr	r3, [r7, #28]
   83028:	69db      	ldr	r3, [r3, #28]
   8302a:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   8302e:	9201      	str	r2, [sp, #4]
   83030:	9300      	str	r3, [sp, #0]
   83032:	4b14      	ldr	r3, [pc, #80]	; (83084 <eMpbCan403Encode+0x540>)
   83034:	4a17      	ldr	r2, [pc, #92]	; (83094 <eMpbCan403Encode+0x550>)
   83036:	f04f 0100 	mov.w	r1, #0
   8303a:	4817      	ldr	r0, [pc, #92]	; (83098 <eMpbCan403Encode+0x554>)
   8303c:	4c12      	ldr	r4, [pc, #72]	; (83088 <eMpbCan403Encode+0x544>)
   8303e:	47a0      	blx	r4
   83040:	4603      	mov	r3, r0
   83042:	627b      	str	r3, [r7, #36]	; 0x24
																							(float)(Y1_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
																							(float)(X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
																							(float)(Y2_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
																							c403StatusDefinition->fStatusAlarmHighLimitForPowerOutputBooster ,  coerce );
		//fxValue.fValue                                          = fxValue.fValue - 4 ;//- FLOAT_ADJUST_ENCODE + 4;
		cxStatusAlarmHighLimitForPowerOutputBooster.value		= 0;
   83044:	f04f 0300 	mov.w	r3, #0
   83048:	f04f 0400 	mov.w	r4, #0
   8304c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		cxStatusAlarmHighLimitForPowerOutputBooster.byte[0]		= (uint8_t)(fxValue.fValue);
   83050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83052:	4b0e      	ldr	r3, [pc, #56]	; (8308c <eMpbCan403Encode+0x548>)
   83054:	4610      	mov	r0, r2
   83056:	4798      	blx	r3
   83058:	4603      	mov	r3, r0
   8305a:	b2db      	uxtb	r3, r3
   8305c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		cxStatusAlarmHighLimitForPowerOutputBooster.value		= ( cxStatusAlarmHighLimitForPowerOutputBooster.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_BOOSTER ) & 0x00FF000000000000; /*Bit 56-63*/
   83060:	f04f 0300 	mov.w	r3, #0
   83064:	f04f 0400 	mov.w	r4, #0
   83068:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		cRPDO_403.data.bytes[7]									= (uint8_t)(fxValue.fValue);
   8306c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   8306e:	4b07      	ldr	r3, [pc, #28]	; (8308c <eMpbCan403Encode+0x548>)
   83070:	4610      	mov	r0, r2
   83072:	e013      	b.n	8309c <eMpbCan403Encode+0x558>
   83074:	000863c5 	.word	0x000863c5
   83078:	40c00000 	.word	0x40c00000
   8307c:	00086389 	.word	0x00086389
   83080:	c1200000 	.word	0xc1200000
   83084:	437f0000 	.word	0x437f0000
   83088:	00083f09 	.word	0x00083f09
   8308c:	000863d9 	.word	0x000863d9
   83090:	20070af8 	.word	0x20070af8
   83094:	42100000 	.word	0x42100000
   83098:	c1f00000 	.word	0xc1f00000
   8309c:	4798      	blx	r3
   8309e:	4603      	mov	r3, r0
   830a0:	b2da      	uxtb	r2, r3
   830a2:	4b06      	ldr	r3, [pc, #24]	; (830bc <eMpbCan403Encode+0x578>)
   830a4:	75da      	strb	r2, [r3, #23]
   830a6:	e002      	b.n	830ae <eMpbCan403Encode+0x56a>


	}
	else
	{
		eMpbError = eOutOfMemory;
   830a8:	23f8      	movs	r3, #248	; 0xf8
   830aa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}
	
	
	return eMpbError;
   830ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
	
}
   830b2:	4618      	mov	r0, r3
   830b4:	3774      	adds	r7, #116	; 0x74
   830b6:	46bd      	mov	sp, r7
   830b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   830bc:	20070af8 	.word	0x20070af8

000830c0 <eMpbCan404Encode>:

	
}

eMpbError_t eMpbCan404Encode( c404StatusDefinition_t *c404StatusDefinition )
{
   830c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   830c4:	b09f      	sub	sp, #124	; 0x7c
   830c6:	af02      	add	r7, sp, #8
   830c8:	61f8      	str	r0, [r7, #28]
	


	eMpbError_t eMpbError = eSuccess;
   830ca:	2300      	movs	r3, #0
   830cc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	
	
	BytesUnion	cxStatusAlarmHighLimitForUnitBaseTemperature;
	
	floatUnion  fxValue;
	mpb_coerced_t coerce = coerced;
   830d0:	2300      	movs	r3, #0
   830d2:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e


if(c404StatusDefinition != NULL)
   830d6:	69fb      	ldr	r3, [r7, #28]
   830d8:	2b00      	cmp	r3, #0
   830da:	f000 82d3 	beq.w	83684 <eMpbCan404Encode+0x5c4>
{
	
	
	/* Bit 0-7: status value alarm low limit for current laser pump on LNA section, within the applicable operation laser current range, resolution determined by the bit range value 0..255. */
	if(c404StatusDefinition->fStatusAlarmLowLimitForCurrentPumpOnLna > X2_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA )
   830de:	69fb      	ldr	r3, [r7, #28]
   830e0:	681b      	ldr	r3, [r3, #0]
   830e2:	4a9f      	ldr	r2, [pc, #636]	; (83360 <eMpbCan404Encode+0x2a0>)
   830e4:	499f      	ldr	r1, [pc, #636]	; (83364 <eMpbCan404Encode+0x2a4>)
   830e6:	4618      	mov	r0, r3
   830e8:	4790      	blx	r2
   830ea:	4603      	mov	r3, r0
   830ec:	2b00      	cmp	r3, #0
   830ee:	d002      	beq.n	830f6 <eMpbCan404Encode+0x36>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForCurrentPumpOnLna = X2_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA;
   830f0:	69fb      	ldr	r3, [r7, #28]
   830f2:	4a9c      	ldr	r2, [pc, #624]	; (83364 <eMpbCan404Encode+0x2a4>)
   830f4:	601a      	str	r2, [r3, #0]
	}
	
	if(c404StatusDefinition->fStatusAlarmLowLimitForCurrentPumpOnLna < X1_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA )
   830f6:	69fb      	ldr	r3, [r7, #28]
   830f8:	681b      	ldr	r3, [r3, #0]
   830fa:	4a9b      	ldr	r2, [pc, #620]	; (83368 <eMpbCan404Encode+0x2a8>)
   830fc:	f04f 0100 	mov.w	r1, #0
   83100:	4618      	mov	r0, r3
   83102:	4790      	blx	r2
   83104:	4603      	mov	r3, r0
   83106:	2b00      	cmp	r3, #0
   83108:	d003      	beq.n	83112 <eMpbCan404Encode+0x52>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForCurrentPumpOnLna = X1_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA;
   8310a:	69fb      	ldr	r3, [r7, #28]
   8310c:	f04f 0200 	mov.w	r2, #0
   83110:	601a      	str	r2, [r3, #0]
	}
	
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
   83112:	69fb      	ldr	r3, [r7, #28]
   83114:	681b      	ldr	r3, [r3, #0]
   83116:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   8311a:	9201      	str	r2, [sp, #4]
   8311c:	9300      	str	r3, [sp, #0]
   8311e:	4b93      	ldr	r3, [pc, #588]	; (8336c <eMpbCan404Encode+0x2ac>)
   83120:	4a90      	ldr	r2, [pc, #576]	; (83364 <eMpbCan404Encode+0x2a4>)
   83122:	f04f 0100 	mov.w	r1, #0
   83126:	f04f 0000 	mov.w	r0, #0
   8312a:	4c91      	ldr	r4, [pc, #580]	; (83370 <eMpbCan404Encode+0x2b0>)
   8312c:	47a0      	blx	r4
   8312e:	4603      	mov	r3, r0
   83130:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y1_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
																						(float)(X2_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
																						(float)(Y2_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
																						c404StatusDefinition->fStatusAlarmLowLimitForCurrentPumpOnLna ,  coerce );
	fxValue.fValue                                          = fxValue.fValue + FLOAT_ADJUST ;
   83132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83134:	4a8f      	ldr	r2, [pc, #572]	; (83374 <eMpbCan404Encode+0x2b4>)
   83136:	f04f 0100 	mov.w	r1, #0
   8313a:	4618      	mov	r0, r3
   8313c:	4790      	blx	r2
   8313e:	4603      	mov	r3, r0
   83140:	627b      	str	r3, [r7, #36]	; 0x24
	cxStatusAlarmLowLimitForCurrentPumpOnLna.value			= 0;
   83142:	f04f 0300 	mov.w	r3, #0
   83146:	f04f 0400 	mov.w	r4, #0
   8314a:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	cxStatusAlarmLowLimitForCurrentPumpOnLna.byte[0]		= (uint8_t)(fxValue.fValue);
   8314e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83150:	4a89      	ldr	r2, [pc, #548]	; (83378 <eMpbCan404Encode+0x2b8>)
   83152:	4618      	mov	r0, r3
   83154:	4790      	blx	r2
   83156:	4603      	mov	r3, r0
   83158:	b2db      	uxtb	r3, r3
   8315a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	cxStatusAlarmLowLimitForCurrentPumpOnLna.value			= ( cxStatusAlarmLowLimitForCurrentPumpOnLna.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_LNA ) & 0x00000000000000FF; /* bits 0-7 */
   8315e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
   83162:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83166:	f04f 0400 	mov.w	r4, #0
   8316a:	ea03 0301 	and.w	r3, r3, r1
   8316e:	ea04 0402 	and.w	r4, r4, r2
   83172:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	cRPDO_404.data.bytes[0]									= cxStatusAlarmLowLimitForCurrentPumpOnLna.value;
   83176:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
   8317a:	b2db      	uxtb	r3, r3
   8317c:	4a7f      	ldr	r2, [pc, #508]	; (8337c <eMpbCan404Encode+0x2bc>)
   8317e:	7413      	strb	r3, [r2, #16]

	/*Bit 8-15: status value alarm high limit for current laser pump on LNA section, within the applicable operation laser current range, resolution determined by the bit range value 0..255 */
	if(c404StatusDefinition->fStatusAlarmHighLimitForCurrentPumpOnLna > X2_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA )
   83180:	69fb      	ldr	r3, [r7, #28]
   83182:	685b      	ldr	r3, [r3, #4]
   83184:	4a76      	ldr	r2, [pc, #472]	; (83360 <eMpbCan404Encode+0x2a0>)
   83186:	4977      	ldr	r1, [pc, #476]	; (83364 <eMpbCan404Encode+0x2a4>)
   83188:	4618      	mov	r0, r3
   8318a:	4790      	blx	r2
   8318c:	4603      	mov	r3, r0
   8318e:	2b00      	cmp	r3, #0
   83190:	d002      	beq.n	83198 <eMpbCan404Encode+0xd8>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForCurrentPumpOnLna = X2_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA;
   83192:	69fb      	ldr	r3, [r7, #28]
   83194:	4a73      	ldr	r2, [pc, #460]	; (83364 <eMpbCan404Encode+0x2a4>)
   83196:	605a      	str	r2, [r3, #4]
	}
	
	if(c404StatusDefinition->fStatusAlarmHighLimitForCurrentPumpOnLna < X1_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA )
   83198:	69fb      	ldr	r3, [r7, #28]
   8319a:	685b      	ldr	r3, [r3, #4]
   8319c:	4a72      	ldr	r2, [pc, #456]	; (83368 <eMpbCan404Encode+0x2a8>)
   8319e:	f04f 0100 	mov.w	r1, #0
   831a2:	4618      	mov	r0, r3
   831a4:	4790      	blx	r2
   831a6:	4603      	mov	r3, r0
   831a8:	2b00      	cmp	r3, #0
   831aa:	d003      	beq.n	831b4 <eMpbCan404Encode+0xf4>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForCurrentPumpOnLna = X1_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA;
   831ac:	69fb      	ldr	r3, [r7, #28]
   831ae:	f04f 0200 	mov.w	r2, #0
   831b2:	605a      	str	r2, [r3, #4]
	}
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
   831b4:	69fb      	ldr	r3, [r7, #28]
   831b6:	685b      	ldr	r3, [r3, #4]
   831b8:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   831bc:	9201      	str	r2, [sp, #4]
   831be:	9300      	str	r3, [sp, #0]
   831c0:	4b6a      	ldr	r3, [pc, #424]	; (8336c <eMpbCan404Encode+0x2ac>)
   831c2:	4a68      	ldr	r2, [pc, #416]	; (83364 <eMpbCan404Encode+0x2a4>)
   831c4:	f04f 0100 	mov.w	r1, #0
   831c8:	f04f 0000 	mov.w	r0, #0
   831cc:	4c68      	ldr	r4, [pc, #416]	; (83370 <eMpbCan404Encode+0x2b0>)
   831ce:	47a0      	blx	r4
   831d0:	4603      	mov	r3, r0
   831d2:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y1_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
																						(float)(X2_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
																						(float)(Y2_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
																						c404StatusDefinition->fStatusAlarmHighLimitForCurrentPumpOnLna ,  coerce );
																						
	fxValue.fValue                                          = fxValue.fValue + FLOAT_ADJUST;
   831d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   831d6:	4a67      	ldr	r2, [pc, #412]	; (83374 <eMpbCan404Encode+0x2b4>)
   831d8:	f04f 0100 	mov.w	r1, #0
   831dc:	4618      	mov	r0, r3
   831de:	4790      	blx	r2
   831e0:	4603      	mov	r3, r0
   831e2:	627b      	str	r3, [r7, #36]	; 0x24
	cxStatusAlarmHighLimitForCurrentPumpOnLna.value			= 0;
   831e4:	f04f 0300 	mov.w	r3, #0
   831e8:	f04f 0400 	mov.w	r4, #0
   831ec:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	cxStatusAlarmHighLimitForCurrentPumpOnLna.byte[0]			= (uint8_t)(fxValue.fValue);
   831f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   831f2:	4a61      	ldr	r2, [pc, #388]	; (83378 <eMpbCan404Encode+0x2b8>)
   831f4:	4618      	mov	r0, r3
   831f6:	4790      	blx	r2
   831f8:	4603      	mov	r3, r0
   831fa:	b2db      	uxtb	r3, r3
   831fc:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	cxStatusAlarmHighLimitForCurrentPumpOnLna.value			= ( cxStatusAlarmHighLimitForCurrentPumpOnLna.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_LNA ) & 0x000000000000FF00; /* bits  8-15*/
   83200:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
   83204:	0226      	lsls	r6, r4, #8
   83206:	ea46 6613 	orr.w	r6, r6, r3, lsr #24
   8320a:	021d      	lsls	r5, r3, #8
   8320c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   83210:	f04f 0400 	mov.w	r4, #0
   83214:	ea03 0305 	and.w	r3, r3, r5
   83218:	ea04 0406 	and.w	r4, r4, r6
   8321c:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	cRPDO_404.data.bytes[1]									= (uint8_t)(fxValue.fValue);
   83220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83222:	4b55      	ldr	r3, [pc, #340]	; (83378 <eMpbCan404Encode+0x2b8>)
   83224:	4610      	mov	r0, r2
   83226:	4798      	blx	r3
   83228:	4603      	mov	r3, r0
   8322a:	b2da      	uxtb	r2, r3
   8322c:	4b53      	ldr	r3, [pc, #332]	; (8337c <eMpbCan404Encode+0x2bc>)
   8322e:	745a      	strb	r2, [r3, #17]
	
	

	/* Bit 16-23: status value alarm low limit for current first laser pump on Boost section, within the applicable operation laser current range, resolution is determined by the bit range 0..255 */
	if(c404StatusDefinition->fStatusAlarmLowLimitForCurrenFirstPumpOnBoost > X2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST )
   83230:	69fb      	ldr	r3, [r7, #28]
   83232:	689a      	ldr	r2, [r3, #8]
   83234:	4b4a      	ldr	r3, [pc, #296]	; (83360 <eMpbCan404Encode+0x2a0>)
   83236:	4952      	ldr	r1, [pc, #328]	; (83380 <eMpbCan404Encode+0x2c0>)
   83238:	4610      	mov	r0, r2
   8323a:	4798      	blx	r3
   8323c:	4603      	mov	r3, r0
   8323e:	2b00      	cmp	r3, #0
   83240:	d002      	beq.n	83248 <eMpbCan404Encode+0x188>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForCurrenFirstPumpOnBoost = X2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST;
   83242:	69fb      	ldr	r3, [r7, #28]
   83244:	4a4e      	ldr	r2, [pc, #312]	; (83380 <eMpbCan404Encode+0x2c0>)
   83246:	609a      	str	r2, [r3, #8]
	}
	
	if(c404StatusDefinition->fStatusAlarmLowLimitForCurrenFirstPumpOnBoost < X1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST )
   83248:	69fb      	ldr	r3, [r7, #28]
   8324a:	689a      	ldr	r2, [r3, #8]
   8324c:	4b46      	ldr	r3, [pc, #280]	; (83368 <eMpbCan404Encode+0x2a8>)
   8324e:	f04f 0100 	mov.w	r1, #0
   83252:	4610      	mov	r0, r2
   83254:	4798      	blx	r3
   83256:	4603      	mov	r3, r0
   83258:	2b00      	cmp	r3, #0
   8325a:	d003      	beq.n	83264 <eMpbCan404Encode+0x1a4>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForCurrenFirstPumpOnBoost = X1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST;
   8325c:	69fb      	ldr	r3, [r7, #28]
   8325e:	f04f 0200 	mov.w	r2, #0
   83262:	609a      	str	r2, [r3, #8]
	}
	
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
   83264:	69fb      	ldr	r3, [r7, #28]
   83266:	689b      	ldr	r3, [r3, #8]
   83268:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   8326c:	9201      	str	r2, [sp, #4]
   8326e:	9300      	str	r3, [sp, #0]
   83270:	4b3e      	ldr	r3, [pc, #248]	; (8336c <eMpbCan404Encode+0x2ac>)
   83272:	4a43      	ldr	r2, [pc, #268]	; (83380 <eMpbCan404Encode+0x2c0>)
   83274:	f04f 0100 	mov.w	r1, #0
   83278:	f04f 0000 	mov.w	r0, #0
   8327c:	4c3c      	ldr	r4, [pc, #240]	; (83370 <eMpbCan404Encode+0x2b0>)
   8327e:	47a0      	blx	r4
   83280:	4603      	mov	r3, r0
   83282:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																						(float)(X2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																						(float)(Y2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																						c404StatusDefinition->fStatusAlarmLowLimitForCurrenFirstPumpOnBoost ,  coerce );
																						
	fxValue.fValue                                          = fxValue.fValue + FLOAT_ADJUST;
   83284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83286:	4b3b      	ldr	r3, [pc, #236]	; (83374 <eMpbCan404Encode+0x2b4>)
   83288:	f04f 0100 	mov.w	r1, #0
   8328c:	4610      	mov	r0, r2
   8328e:	4798      	blx	r3
   83290:	4603      	mov	r3, r0
   83292:	627b      	str	r3, [r7, #36]	; 0x24
	cxStatusAlarmLowLimitForCurrenFirstPumpOnBoost.value			= 0;
   83294:	f04f 0300 	mov.w	r3, #0
   83298:	f04f 0400 	mov.w	r4, #0
   8329c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	cxStatusAlarmLowLimitForCurrenFirstPumpOnBoost.byte[0]			= (uint8_t)(fxValue.fValue);
   832a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   832a2:	4b35      	ldr	r3, [pc, #212]	; (83378 <eMpbCan404Encode+0x2b8>)
   832a4:	4610      	mov	r0, r2
   832a6:	4798      	blx	r3
   832a8:	4603      	mov	r3, r0
   832aa:	b2db      	uxtb	r3, r3
   832ac:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	cxStatusAlarmLowLimitForCurrenFirstPumpOnBoost.value			= ( cxStatusAlarmLowLimitForCurrenFirstPumpOnBoost.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_LNA ) & 0x0000000000FF0000; /* 16-23 */
   832b0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
   832b4:	ea4f 4904 	mov.w	r9, r4, lsl #16
   832b8:	ea49 4913 	orr.w	r9, r9, r3, lsr #16
   832bc:	ea4f 4803 	mov.w	r8, r3, lsl #16
   832c0:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   832c4:	f04f 0400 	mov.w	r4, #0
   832c8:	ea03 0308 	and.w	r3, r3, r8
   832cc:	ea04 0409 	and.w	r4, r4, r9
   832d0:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	cRPDO_404.data.bytes[2]									= (uint8_t)(fxValue.fValue);
   832d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   832d6:	4b28      	ldr	r3, [pc, #160]	; (83378 <eMpbCan404Encode+0x2b8>)
   832d8:	4610      	mov	r0, r2
   832da:	4798      	blx	r3
   832dc:	4603      	mov	r3, r0
   832de:	b2da      	uxtb	r2, r3
   832e0:	4b26      	ldr	r3, [pc, #152]	; (8337c <eMpbCan404Encode+0x2bc>)
   832e2:	749a      	strb	r2, [r3, #18]
	

	/*Bit 24-31: status value alarm high limit for current first laser pump on Boost section, within the applicable operation laser current range, the resolution is determined by the bit range 0..255. */
	if(c404StatusDefinition->fStatusAlarmHighLimitForCurrentFirstPumpOnBoost > X2_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST )
   832e4:	69fb      	ldr	r3, [r7, #28]
   832e6:	68da      	ldr	r2, [r3, #12]
   832e8:	4b1d      	ldr	r3, [pc, #116]	; (83360 <eMpbCan404Encode+0x2a0>)
   832ea:	4925      	ldr	r1, [pc, #148]	; (83380 <eMpbCan404Encode+0x2c0>)
   832ec:	4610      	mov	r0, r2
   832ee:	4798      	blx	r3
   832f0:	4603      	mov	r3, r0
   832f2:	2b00      	cmp	r3, #0
   832f4:	d002      	beq.n	832fc <eMpbCan404Encode+0x23c>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForCurrentFirstPumpOnBoost = X2_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST;
   832f6:	69fb      	ldr	r3, [r7, #28]
   832f8:	4a21      	ldr	r2, [pc, #132]	; (83380 <eMpbCan404Encode+0x2c0>)
   832fa:	60da      	str	r2, [r3, #12]
	}
	
	if(c404StatusDefinition->fStatusAlarmHighLimitForCurrentFirstPumpOnBoost < X1_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST )
   832fc:	69fb      	ldr	r3, [r7, #28]
   832fe:	68da      	ldr	r2, [r3, #12]
   83300:	4b19      	ldr	r3, [pc, #100]	; (83368 <eMpbCan404Encode+0x2a8>)
   83302:	f04f 0100 	mov.w	r1, #0
   83306:	4610      	mov	r0, r2
   83308:	4798      	blx	r3
   8330a:	4603      	mov	r3, r0
   8330c:	2b00      	cmp	r3, #0
   8330e:	d003      	beq.n	83318 <eMpbCan404Encode+0x258>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForCurrentFirstPumpOnBoost = X1_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST;
   83310:	69fb      	ldr	r3, [r7, #28]
   83312:	f04f 0200 	mov.w	r2, #0
   83316:	60da      	str	r2, [r3, #12]
	}
	
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST),
   83318:	69fb      	ldr	r3, [r7, #28]
   8331a:	68db      	ldr	r3, [r3, #12]
   8331c:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   83320:	9201      	str	r2, [sp, #4]
   83322:	9300      	str	r3, [sp, #0]
   83324:	4b11      	ldr	r3, [pc, #68]	; (8336c <eMpbCan404Encode+0x2ac>)
   83326:	4a16      	ldr	r2, [pc, #88]	; (83380 <eMpbCan404Encode+0x2c0>)
   83328:	f04f 0100 	mov.w	r1, #0
   8332c:	f04f 0000 	mov.w	r0, #0
   83330:	4c0f      	ldr	r4, [pc, #60]	; (83370 <eMpbCan404Encode+0x2b0>)
   83332:	47a0      	blx	r4
   83334:	4603      	mov	r3, r0
   83336:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y1_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST),
																						(float)(X2_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST),
																						(float)(Y2_ALARM_HIGH_LIMIT_CURRENT_1ST_PUMP_BOOST),
																						c404StatusDefinition->fStatusAlarmHighLimitForCurrentFirstPumpOnBoost ,  coerce );
																						
	fxValue.fValue                                          = fxValue.fValue + FLOAT_ADJUST;
   83338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   8333a:	4b0e      	ldr	r3, [pc, #56]	; (83374 <eMpbCan404Encode+0x2b4>)
   8333c:	f04f 0100 	mov.w	r1, #0
   83340:	4610      	mov	r0, r2
   83342:	4798      	blx	r3
   83344:	4603      	mov	r3, r0
   83346:	627b      	str	r3, [r7, #36]	; 0x24
	cxStatusAlarmHighLimitForCurrentFirstPumpOnBoost.value			= 0;
   83348:	f04f 0300 	mov.w	r3, #0
   8334c:	f04f 0400 	mov.w	r4, #0
   83350:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	cxStatusAlarmHighLimitForCurrentFirstPumpOnBoost.byte[0]			= (uint8_t)(fxValue.fValue);
   83354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83356:	4b08      	ldr	r3, [pc, #32]	; (83378 <eMpbCan404Encode+0x2b8>)
   83358:	4610      	mov	r0, r2
   8335a:	4798      	blx	r3
   8335c:	4603      	mov	r3, r0
   8335e:	e011      	b.n	83384 <eMpbCan404Encode+0x2c4>
   83360:	000863c5 	.word	0x000863c5
   83364:	442f0000 	.word	0x442f0000
   83368:	00086389 	.word	0x00086389
   8336c:	437f0000 	.word	0x437f0000
   83370:	00083f09 	.word	0x00083f09
   83374:	00085e3d 	.word	0x00085e3d
   83378:	000863d9 	.word	0x000863d9
   8337c:	20070b10 	.word	0x20070b10
   83380:	43fa0000 	.word	0x43fa0000
   83384:	b2db      	uxtb	r3, r3
   83386:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	cxStatusAlarmHighLimitForCurrentFirstPumpOnBoost.value			= ( cxStatusAlarmHighLimitForCurrentFirstPumpOnBoost.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_LNA ) & 0x00000000FF000000; /*24-31*/
   8338a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
   8338e:	ea4f 6b04 	mov.w	fp, r4, lsl #24
   83392:	ea4b 2b13 	orr.w	fp, fp, r3, lsr #8
   83396:	ea4f 6a03 	mov.w	sl, r3, lsl #24
   8339a:	f04f 33ff 	mov.w	r3, #4294967295
   8339e:	f04f 0400 	mov.w	r4, #0
   833a2:	ea03 030a 	and.w	r3, r3, sl
   833a6:	ea04 040b 	and.w	r4, r4, fp
   833aa:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	cRPDO_404.data.bytes[3]									= (uint8_t)(fxValue.fValue);
   833ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   833b0:	4b9b      	ldr	r3, [pc, #620]	; (83620 <eMpbCan404Encode+0x560>)
   833b2:	4610      	mov	r0, r2
   833b4:	4798      	blx	r3
   833b6:	4603      	mov	r3, r0
   833b8:	b2da      	uxtb	r2, r3
   833ba:	4b9a      	ldr	r3, [pc, #616]	; (83624 <eMpbCan404Encode+0x564>)
   833bc:	74da      	strb	r2, [r3, #19]
	
	
	/* Bit 32-39: status value alarm low limit for backfacet current pump laser on LNA section, within the applicable operational back facet current range, resolution determined by the bit range value 0..255. (Note: The backfacet monitor is used for tracking aging of LNA pump laser) */
	if(c404StatusDefinition->fStatusAlarmLowLimitForBackfacetCurrentPumpOnLna > X2_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA )
   833be:	69fb      	ldr	r3, [r7, #28]
   833c0:	691a      	ldr	r2, [r3, #16]
   833c2:	4b99      	ldr	r3, [pc, #612]	; (83628 <eMpbCan404Encode+0x568>)
   833c4:	4999      	ldr	r1, [pc, #612]	; (8362c <eMpbCan404Encode+0x56c>)
   833c6:	4610      	mov	r0, r2
   833c8:	4798      	blx	r3
   833ca:	4603      	mov	r3, r0
   833cc:	2b00      	cmp	r3, #0
   833ce:	d002      	beq.n	833d6 <eMpbCan404Encode+0x316>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForBackfacetCurrentPumpOnLna = X2_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA;
   833d0:	69fb      	ldr	r3, [r7, #28]
   833d2:	4a96      	ldr	r2, [pc, #600]	; (8362c <eMpbCan404Encode+0x56c>)
   833d4:	611a      	str	r2, [r3, #16]
	}
	
	if(c404StatusDefinition->fStatusAlarmLowLimitForBackfacetCurrentPumpOnLna < X1_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA )
   833d6:	69fb      	ldr	r3, [r7, #28]
   833d8:	691a      	ldr	r2, [r3, #16]
   833da:	4b95      	ldr	r3, [pc, #596]	; (83630 <eMpbCan404Encode+0x570>)
   833dc:	f04f 0100 	mov.w	r1, #0
   833e0:	4610      	mov	r0, r2
   833e2:	4798      	blx	r3
   833e4:	4603      	mov	r3, r0
   833e6:	2b00      	cmp	r3, #0
   833e8:	d003      	beq.n	833f2 <eMpbCan404Encode+0x332>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForBackfacetCurrentPumpOnLna = X1_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA;
   833ea:	69fb      	ldr	r3, [r7, #28]
   833ec:	f04f 0200 	mov.w	r2, #0
   833f0:	611a      	str	r2, [r3, #16]
	}
	
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA),
   833f2:	69fb      	ldr	r3, [r7, #28]
   833f4:	691b      	ldr	r3, [r3, #16]
   833f6:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   833fa:	9201      	str	r2, [sp, #4]
   833fc:	9300      	str	r3, [sp, #0]
   833fe:	4b8d      	ldr	r3, [pc, #564]	; (83634 <eMpbCan404Encode+0x574>)
   83400:	4a8a      	ldr	r2, [pc, #552]	; (8362c <eMpbCan404Encode+0x56c>)
   83402:	f04f 0100 	mov.w	r1, #0
   83406:	f04f 0000 	mov.w	r0, #0
   8340a:	4c8b      	ldr	r4, [pc, #556]	; (83638 <eMpbCan404Encode+0x578>)
   8340c:	47a0      	blx	r4
   8340e:	4603      	mov	r3, r0
   83410:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y1_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA),
																						(float)(X2_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA),
																						(float)(Y2_ALARM_LOW_LIMIT_BACKFACET_PUMP_LNA),
																						c404StatusDefinition->fStatusAlarmLowLimitForBackfacetCurrentPumpOnLna ,  coerce );
																						
	fxValue.fValue                                          = fxValue.fValue + FLOAT_ADJUST;
   83412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83414:	4b89      	ldr	r3, [pc, #548]	; (8363c <eMpbCan404Encode+0x57c>)
   83416:	f04f 0100 	mov.w	r1, #0
   8341a:	4610      	mov	r0, r2
   8341c:	4798      	blx	r3
   8341e:	4603      	mov	r3, r0
   83420:	627b      	str	r3, [r7, #36]	; 0x24
	cxStatusAlarmLowLimitForBackfacetCurrentPumpOnLna.value			= 0;
   83422:	f04f 0300 	mov.w	r3, #0
   83426:	f04f 0400 	mov.w	r4, #0
   8342a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	cxStatusAlarmLowLimitForBackfacetCurrentPumpOnLna.byte[0]		= (uint8_t)(fxValue.fValue);
   8342e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83430:	4b7b      	ldr	r3, [pc, #492]	; (83620 <eMpbCan404Encode+0x560>)
   83432:	4610      	mov	r0, r2
   83434:	4798      	blx	r3
   83436:	4603      	mov	r3, r0
   83438:	b2db      	uxtb	r3, r3
   8343a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	cxStatusAlarmLowLimitForBackfacetCurrentPumpOnLna.value			= ( cxStatusAlarmLowLimitForBackfacetCurrentPumpOnLna.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_BOOSTER ) & 0x000000FF00000000; /*32-39*/
   8343e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
   83442:	001b      	movs	r3, r3
   83444:	617b      	str	r3, [r7, #20]
   83446:	2300      	movs	r3, #0
   83448:	613b      	str	r3, [r7, #16]
   8344a:	f04f 0300 	mov.w	r3, #0
   8344e:	f04f 04ff 	mov.w	r4, #255	; 0xff
   83452:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
   83456:	ea01 0103 	and.w	r1, r1, r3
   8345a:	ea02 0204 	and.w	r2, r2, r4
   8345e:	460b      	mov	r3, r1
   83460:	4614      	mov	r4, r2
   83462:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	cRPDO_404.data.bytes[4]									= (uint8_t)(fxValue.fValue);
   83466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83468:	4b6d      	ldr	r3, [pc, #436]	; (83620 <eMpbCan404Encode+0x560>)
   8346a:	4610      	mov	r0, r2
   8346c:	4798      	blx	r3
   8346e:	4603      	mov	r3, r0
   83470:	b2da      	uxtb	r2, r3
   83472:	4b6c      	ldr	r3, [pc, #432]	; (83624 <eMpbCan404Encode+0x564>)
   83474:	751a      	strb	r2, [r3, #20]
	
	
	
	/*Bit 40-47: status value alarm high limit for back facet current pump laser on LNA section, within the applicable operational back facet current range, resolution determined by the bit range value 0..255  */
	if(c404StatusDefinition->fStatusAlarmHighLimitForBackfacetCurrentPumpOnLna > X2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA )
   83476:	69fb      	ldr	r3, [r7, #28]
   83478:	695a      	ldr	r2, [r3, #20]
   8347a:	4b6b      	ldr	r3, [pc, #428]	; (83628 <eMpbCan404Encode+0x568>)
   8347c:	496b      	ldr	r1, [pc, #428]	; (8362c <eMpbCan404Encode+0x56c>)
   8347e:	4610      	mov	r0, r2
   83480:	4798      	blx	r3
   83482:	4603      	mov	r3, r0
   83484:	2b00      	cmp	r3, #0
   83486:	d002      	beq.n	8348e <eMpbCan404Encode+0x3ce>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForBackfacetCurrentPumpOnLna = X2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA;
   83488:	69fb      	ldr	r3, [r7, #28]
   8348a:	4a68      	ldr	r2, [pc, #416]	; (8362c <eMpbCan404Encode+0x56c>)
   8348c:	615a      	str	r2, [r3, #20]
	}
	
	if(c404StatusDefinition->fStatusAlarmHighLimitForBackfacetCurrentPumpOnLna < X1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA )
   8348e:	69fb      	ldr	r3, [r7, #28]
   83490:	695a      	ldr	r2, [r3, #20]
   83492:	4b67      	ldr	r3, [pc, #412]	; (83630 <eMpbCan404Encode+0x570>)
   83494:	f04f 0100 	mov.w	r1, #0
   83498:	4610      	mov	r0, r2
   8349a:	4798      	blx	r3
   8349c:	4603      	mov	r3, r0
   8349e:	2b00      	cmp	r3, #0
   834a0:	d003      	beq.n	834aa <eMpbCan404Encode+0x3ea>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForBackfacetCurrentPumpOnLna = X1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA;
   834a2:	69fb      	ldr	r3, [r7, #28]
   834a4:	f04f 0200 	mov.w	r2, #0
   834a8:	615a      	str	r2, [r3, #20]
	}
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
   834aa:	69fb      	ldr	r3, [r7, #28]
   834ac:	695b      	ldr	r3, [r3, #20]
   834ae:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   834b2:	9201      	str	r2, [sp, #4]
   834b4:	9300      	str	r3, [sp, #0]
   834b6:	4b5f      	ldr	r3, [pc, #380]	; (83634 <eMpbCan404Encode+0x574>)
   834b8:	4a5c      	ldr	r2, [pc, #368]	; (8362c <eMpbCan404Encode+0x56c>)
   834ba:	f04f 0100 	mov.w	r1, #0
   834be:	f04f 0000 	mov.w	r0, #0
   834c2:	4c5d      	ldr	r4, [pc, #372]	; (83638 <eMpbCan404Encode+0x578>)
   834c4:	47a0      	blx	r4
   834c6:	4603      	mov	r3, r0
   834c8:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																						(float)(X2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																						(float)(Y2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																						c404StatusDefinition->fStatusAlarmHighLimitForBackfacetCurrentPumpOnLna ,  coerce );
																						
	fxValue.fValue                                          = fxValue.fValue+ FLOAT_ADJUST;
   834ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   834cc:	4b5b      	ldr	r3, [pc, #364]	; (8363c <eMpbCan404Encode+0x57c>)
   834ce:	f04f 0100 	mov.w	r1, #0
   834d2:	4610      	mov	r0, r2
   834d4:	4798      	blx	r3
   834d6:	4603      	mov	r3, r0
   834d8:	627b      	str	r3, [r7, #36]	; 0x24
	cxStatusAlarmHighLimitForBackfacetCurrentPumpOnLna.value		= 0;
   834da:	f04f 0300 	mov.w	r3, #0
   834de:	f04f 0400 	mov.w	r4, #0
   834e2:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	cxStatusAlarmHighLimitForBackfacetCurrentPumpOnLna.byte[0]		= (uint8_t)(fxValue.fValue);
   834e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   834e8:	4b4d      	ldr	r3, [pc, #308]	; (83620 <eMpbCan404Encode+0x560>)
   834ea:	4610      	mov	r0, r2
   834ec:	4798      	blx	r3
   834ee:	4603      	mov	r3, r0
   834f0:	b2db      	uxtb	r3, r3
   834f2:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	cxStatusAlarmHighLimitForBackfacetCurrentPumpOnLna.value		= ( cxStatusAlarmHighLimitForBackfacetCurrentPumpOnLna.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_BOOSTER ) & 0x0000FF0000000000; /*40-47*/
   834f6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
   834fa:	021b      	lsls	r3, r3, #8
   834fc:	60fb      	str	r3, [r7, #12]
   834fe:	2300      	movs	r3, #0
   83500:	60bb      	str	r3, [r7, #8]
   83502:	f04f 0300 	mov.w	r3, #0
   83506:	f44f 447f 	mov.w	r4, #65280	; 0xff00
   8350a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
   8350e:	ea01 0103 	and.w	r1, r1, r3
   83512:	ea02 0204 	and.w	r2, r2, r4
   83516:	460b      	mov	r3, r1
   83518:	4614      	mov	r4, r2
   8351a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	cRPDO_404.data.bytes[5]									= (uint8_t)(fxValue.fValue);
   8351e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83520:	4b3f      	ldr	r3, [pc, #252]	; (83620 <eMpbCan404Encode+0x560>)
   83522:	4610      	mov	r0, r2
   83524:	4798      	blx	r3
   83526:	4603      	mov	r3, r0
   83528:	b2da      	uxtb	r2, r3
   8352a:	4b3e      	ldr	r3, [pc, #248]	; (83624 <eMpbCan404Encode+0x564>)
   8352c:	755a      	strb	r2, [r3, #21]
	
	
	/*Bit 48-55: status value alarm low limit for unit base temperature, within the range of -40C to +90C, the resolution is determined by the bit range 0..255  */
	if(c404StatusDefinition->fStatusAlarmLowLimitForUnitBaseTemperature > X2_ALARM_LOW_LIMIT_UNIT_TEMPERATURE )
   8352e:	69fb      	ldr	r3, [r7, #28]
   83530:	699a      	ldr	r2, [r3, #24]
   83532:	4b3d      	ldr	r3, [pc, #244]	; (83628 <eMpbCan404Encode+0x568>)
   83534:	4942      	ldr	r1, [pc, #264]	; (83640 <eMpbCan404Encode+0x580>)
   83536:	4610      	mov	r0, r2
   83538:	4798      	blx	r3
   8353a:	4603      	mov	r3, r0
   8353c:	2b00      	cmp	r3, #0
   8353e:	d002      	beq.n	83546 <eMpbCan404Encode+0x486>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForUnitBaseTemperature = X2_ALARM_LOW_LIMIT_UNIT_TEMPERATURE;
   83540:	69fb      	ldr	r3, [r7, #28]
   83542:	4a3f      	ldr	r2, [pc, #252]	; (83640 <eMpbCan404Encode+0x580>)
   83544:	619a      	str	r2, [r3, #24]
	}
	
	if(c404StatusDefinition->fStatusAlarmLowLimitForUnitBaseTemperature < X1_ALARM_LOW_LIMIT_UNIT_TEMPERATURE )
   83546:	69fb      	ldr	r3, [r7, #28]
   83548:	699a      	ldr	r2, [r3, #24]
   8354a:	4b39      	ldr	r3, [pc, #228]	; (83630 <eMpbCan404Encode+0x570>)
   8354c:	493d      	ldr	r1, [pc, #244]	; (83644 <eMpbCan404Encode+0x584>)
   8354e:	4610      	mov	r0, r2
   83550:	4798      	blx	r3
   83552:	4603      	mov	r3, r0
   83554:	2b00      	cmp	r3, #0
   83556:	d002      	beq.n	8355e <eMpbCan404Encode+0x49e>
	{
		c404StatusDefinition->fStatusAlarmLowLimitForUnitBaseTemperature = X1_ALARM_LOW_LIMIT_UNIT_TEMPERATURE;
   83558:	69fb      	ldr	r3, [r7, #28]
   8355a:	4a3a      	ldr	r2, [pc, #232]	; (83644 <eMpbCan404Encode+0x584>)
   8355c:	619a      	str	r2, [r3, #24]
	}
	
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_LOW_LIMIT_UNIT_TEMPERATURE),
   8355e:	69fb      	ldr	r3, [r7, #28]
   83560:	699b      	ldr	r3, [r3, #24]
   83562:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   83566:	9201      	str	r2, [sp, #4]
   83568:	9300      	str	r3, [sp, #0]
   8356a:	4b32      	ldr	r3, [pc, #200]	; (83634 <eMpbCan404Encode+0x574>)
   8356c:	4a34      	ldr	r2, [pc, #208]	; (83640 <eMpbCan404Encode+0x580>)
   8356e:	f04f 0100 	mov.w	r1, #0
   83572:	4834      	ldr	r0, [pc, #208]	; (83644 <eMpbCan404Encode+0x584>)
   83574:	4c30      	ldr	r4, [pc, #192]	; (83638 <eMpbCan404Encode+0x578>)
   83576:	47a0      	blx	r4
   83578:	4603      	mov	r3, r0
   8357a:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y2_ALARM_LOW_LIMIT_UNIT_TEMPERATURE),
																						c404StatusDefinition->fStatusAlarmLowLimitForUnitBaseTemperature ,  coerce );

	//fxValue.fValue                                          = fxValue.fValue - 4;
	
	cxStatusAlarmLowLimitForUnitBaseTemperature.value		= 0;
   8357c:	f04f 0300 	mov.w	r3, #0
   83580:	f04f 0400 	mov.w	r4, #0
   83584:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	cxStatusAlarmLowLimitForUnitBaseTemperature.byte[0]		= (uint8_t)(fxValue.fValue);
   83588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   8358a:	4b25      	ldr	r3, [pc, #148]	; (83620 <eMpbCan404Encode+0x560>)
   8358c:	4610      	mov	r0, r2
   8358e:	4798      	blx	r3
   83590:	4603      	mov	r3, r0
   83592:	b2db      	uxtb	r3, r3
   83594:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	cxStatusAlarmLowLimitForUnitBaseTemperature.value		= ( cxStatusAlarmLowLimitForUnitBaseTemperature.value << DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_BOOSTER ) & 0x00FF000000000000; /*48-55*/
   83598:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
   8359c:	041b      	lsls	r3, r3, #16
   8359e:	607b      	str	r3, [r7, #4]
   835a0:	2300      	movs	r3, #0
   835a2:	603b      	str	r3, [r7, #0]
   835a4:	f04f 0300 	mov.w	r3, #0
   835a8:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
   835ac:	e9d7 1200 	ldrd	r1, r2, [r7]
   835b0:	ea01 0103 	and.w	r1, r1, r3
   835b4:	ea02 0204 	and.w	r2, r2, r4
   835b8:	460b      	mov	r3, r1
   835ba:	4614      	mov	r4, r2
   835bc:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	cRPDO_404.data.bytes[6]									= (uint8_t)(fxValue.fValue);
   835c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   835c2:	4b17      	ldr	r3, [pc, #92]	; (83620 <eMpbCan404Encode+0x560>)
   835c4:	4610      	mov	r0, r2
   835c6:	4798      	blx	r3
   835c8:	4603      	mov	r3, r0
   835ca:	b2da      	uxtb	r2, r3
   835cc:	4b15      	ldr	r3, [pc, #84]	; (83624 <eMpbCan404Encode+0x564>)
   835ce:	759a      	strb	r2, [r3, #22]


	/*Bit 56-63: status value alarm high limit for unit base temperature, within the range of -40C to +90C, the resolution is determined by the bit range 0..255. */
	if(c404StatusDefinition->fStatusAlarmHighLimitForUnitBaseTemperature > X2_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE )
   835d0:	69fb      	ldr	r3, [r7, #28]
   835d2:	69da      	ldr	r2, [r3, #28]
   835d4:	4b14      	ldr	r3, [pc, #80]	; (83628 <eMpbCan404Encode+0x568>)
   835d6:	491a      	ldr	r1, [pc, #104]	; (83640 <eMpbCan404Encode+0x580>)
   835d8:	4610      	mov	r0, r2
   835da:	4798      	blx	r3
   835dc:	4603      	mov	r3, r0
   835de:	2b00      	cmp	r3, #0
   835e0:	d002      	beq.n	835e8 <eMpbCan404Encode+0x528>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForUnitBaseTemperature = X2_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE;
   835e2:	69fb      	ldr	r3, [r7, #28]
   835e4:	4a16      	ldr	r2, [pc, #88]	; (83640 <eMpbCan404Encode+0x580>)
   835e6:	61da      	str	r2, [r3, #28]
	}
	
	if(c404StatusDefinition->fStatusAlarmHighLimitForUnitBaseTemperature < X1_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE )
   835e8:	69fb      	ldr	r3, [r7, #28]
   835ea:	69da      	ldr	r2, [r3, #28]
   835ec:	4b10      	ldr	r3, [pc, #64]	; (83630 <eMpbCan404Encode+0x570>)
   835ee:	4915      	ldr	r1, [pc, #84]	; (83644 <eMpbCan404Encode+0x584>)
   835f0:	4610      	mov	r0, r2
   835f2:	4798      	blx	r3
   835f4:	4603      	mov	r3, r0
   835f6:	2b00      	cmp	r3, #0
   835f8:	d002      	beq.n	83600 <eMpbCan404Encode+0x540>
	{
		c404StatusDefinition->fStatusAlarmHighLimitForUnitBaseTemperature = X1_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE;
   835fa:	69fb      	ldr	r3, [r7, #28]
   835fc:	4a11      	ldr	r2, [pc, #68]	; (83644 <eMpbCan404Encode+0x584>)
   835fe:	61da      	str	r2, [r3, #28]
	}
	
	fxValue.fValue											= mpb_math_flinear_approx(  (float)(X1_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
   83600:	69fb      	ldr	r3, [r7, #28]
   83602:	69db      	ldr	r3, [r3, #28]
   83604:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
   83608:	9201      	str	r2, [sp, #4]
   8360a:	9300      	str	r3, [sp, #0]
   8360c:	4b09      	ldr	r3, [pc, #36]	; (83634 <eMpbCan404Encode+0x574>)
   8360e:	4a0c      	ldr	r2, [pc, #48]	; (83640 <eMpbCan404Encode+0x580>)
   83610:	f04f 0100 	mov.w	r1, #0
   83614:	480b      	ldr	r0, [pc, #44]	; (83644 <eMpbCan404Encode+0x584>)
   83616:	4c08      	ldr	r4, [pc, #32]	; (83638 <eMpbCan404Encode+0x578>)
   83618:	47a0      	blx	r4
   8361a:	4603      	mov	r3, r0
   8361c:	e014      	b.n	83648 <eMpbCan404Encode+0x588>
   8361e:	bf00      	nop
   83620:	000863d9 	.word	0x000863d9
   83624:	20070b10 	.word	0x20070b10
   83628:	000863c5 	.word	0x000863c5
   8362c:	44c80000 	.word	0x44c80000
   83630:	00086389 	.word	0x00086389
   83634:	437f0000 	.word	0x437f0000
   83638:	00083f09 	.word	0x00083f09
   8363c:	00085e3d 	.word	0x00085e3d
   83640:	42b40000 	.word	0x42b40000
   83644:	c2200000 	.word	0xc2200000
   83648:	627b      	str	r3, [r7, #36]	; 0x24
																						(float)(Y1_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
																						(float)(X2_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
																						(float)(Y2_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
																						c404StatusDefinition->fStatusAlarmHighLimitForUnitBaseTemperature ,  coerce );
	//fxValue.fValue                                          = fxValue.fValue - 4 ;//- FLOAT_ADJUST_ENCODE + 4;
	cxStatusAlarmHighLimitForUnitBaseTemperature.value		= 0;
   8364a:	f04f 0300 	mov.w	r3, #0
   8364e:	f04f 0400 	mov.w	r4, #0
   83652:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	cxStatusAlarmHighLimitForUnitBaseTemperature.byte[0]		= (uint8_t)(fxValue.fValue);
   83656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83658:	4b0f      	ldr	r3, [pc, #60]	; (83698 <eMpbCan404Encode+0x5d8>)
   8365a:	4610      	mov	r0, r2
   8365c:	4798      	blx	r3
   8365e:	4603      	mov	r3, r0
   83660:	b2db      	uxtb	r3, r3
   83662:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	cxStatusAlarmHighLimitForUnitBaseTemperature.value		= ( cxStatusAlarmHighLimitForUnitBaseTemperature.value << DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_BOOSTER ) & 0x00FF000000000000; /*Bit 56-63*/
   83666:	f04f 0300 	mov.w	r3, #0
   8366a:	f04f 0400 	mov.w	r4, #0
   8366e:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	cRPDO_404.data.bytes[7]									= (uint8_t)(fxValue.fValue);
   83672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   83674:	4b08      	ldr	r3, [pc, #32]	; (83698 <eMpbCan404Encode+0x5d8>)
   83676:	4610      	mov	r0, r2
   83678:	4798      	blx	r3
   8367a:	4603      	mov	r3, r0
   8367c:	b2da      	uxtb	r2, r3
   8367e:	4b07      	ldr	r3, [pc, #28]	; (8369c <eMpbCan404Encode+0x5dc>)
   83680:	75da      	strb	r2, [r3, #23]
   83682:	e002      	b.n	8368a <eMpbCan404Encode+0x5ca>


}
else
{
	eMpbError = eOutOfMemory;
   83684:	23f8      	movs	r3, #248	; 0xf8
   83686:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
}


return eMpbError;	
   8368a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
	
	
}
   8368e:	4618      	mov	r0, r3
   83690:	3774      	adds	r7, #116	; 0x74
   83692:	46bd      	mov	sp, r7
   83694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83698:	000863d9 	.word	0x000863d9
   8369c:	20070b10 	.word	0x20070b10

000836a0 <eMpbCan408Decode>:
	return eMpbError;
	
}

eMpbError_t eMpbCan408Decode( c408StatusDefinition_t *c408StatusDefinition )
{
   836a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   836a4:	b0a1      	sub	sp, #132	; 0x84
   836a6:	af02      	add	r7, sp, #8
   836a8:	6278      	str	r0, [r7, #36]	; 0x24
	eMpbError_t eMpbError = eSuccess;
   836aa:	2300      	movs	r3, #0
   836ac:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	BytesUnion	cxStatusAlarmLowLimitForPowerInputBooster;
	BytesUnion	cxStatusAlarmHighLimitForPowerInputBooster;
	BytesUnion	cxStatusAlarmLowLimitForPowerOutputBooster;
	BytesUnion	cxStatusAlarmHighLimitForPowerOutputBooster;
	floatUnion  fxValue;
	mpb_coerced_t coerce = coerced;
   836b0:	2300      	movs	r3, #0
   836b2:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	
	if(c408StatusDefinition != NULL)
   836b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   836b8:	2b00      	cmp	r3, #0
   836ba:	f000 81c3 	beq.w	83a44 <eMpbCan408Decode+0x3a4>
	{
		
		
		/* Bit 0-7: status value alarm low limit for power input on LNA section, within the range of -50 dBm to -40 dBm, resolution determined by the bit range value 0..255 */
		cxStatusAlarmLowLimitForPowerInputLna.value							= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_LNA) & 0x00000000000000FF; /* bits 0-7 */
   836be:	4ba6      	ldr	r3, [pc, #664]	; (83958 <eMpbCan408Decode+0x2b8>)
   836c0:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   836c4:	f04f 03ff 	mov.w	r3, #255	; 0xff
   836c8:	f04f 0400 	mov.w	r4, #0
   836cc:	ea03 0301 	and.w	r3, r3, r1
   836d0:	ea04 0402 	and.w	r4, r4, r2
   836d4:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerInputLna			= (float)(cxStatusAlarmLowLimitForPowerInputLna.byte[0]);
   836d8:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
   836dc:	4b9f      	ldr	r3, [pc, #636]	; (8395c <eMpbCan408Decode+0x2bc>)
   836de:	4610      	mov	r0, r2
   836e0:	4798      	blx	r3
   836e2:	4602      	mov	r2, r0
   836e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   836e6:	601a      	str	r2, [r3, #0]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
   836e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   836ea:	681a      	ldr	r2, [r3, #0]
   836ec:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
   836f0:	9301      	str	r3, [sp, #4]
   836f2:	9200      	str	r2, [sp, #0]
   836f4:	4b9a      	ldr	r3, [pc, #616]	; (83960 <eMpbCan408Decode+0x2c0>)
   836f6:	4a9b      	ldr	r2, [pc, #620]	; (83964 <eMpbCan408Decode+0x2c4>)
   836f8:	499b      	ldr	r1, [pc, #620]	; (83968 <eMpbCan408Decode+0x2c8>)
   836fa:	f04f 0000 	mov.w	r0, #0
   836fe:	4c9b      	ldr	r4, [pc, #620]	; (8396c <eMpbCan408Decode+0x2cc>)
   83700:	47a0      	blx	r4
   83702:	4603      	mov	r3, r0
   83704:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
																										(float)(Y2_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
																										(float)(X2_ALARM_LOW_LIMIT_POWER_INPUT_LNA),
																										c408StatusDefinition->fSetStatusAlarmLowLimitForPowerInputLna ,  coerce );
		
		fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;
   83706:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83708:	4b99      	ldr	r3, [pc, #612]	; (83970 <eMpbCan408Decode+0x2d0>)
   8370a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   8370e:	4610      	mov	r0, r2
   83710:	4798      	blx	r3
   83712:	4603      	mov	r3, r0
   83714:	62fb      	str	r3, [r7, #44]	; 0x2c
				
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerInputLna			= fxValue.fValue;
   83716:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8371a:	601a      	str	r2, [r3, #0]

																							
																							
		
		/*Bit 8-15: status value alarm high limit for power input on LNA section, within the range of -50 dBm to -40 dBm, resolution determined by the bit range value 0..255 */
		cxStatusAlarmHighLimitForPowerInputLna.value						= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_LNA) & 0x00000000000000FF; /* bits 0-7 */
   8371c:	4b8e      	ldr	r3, [pc, #568]	; (83958 <eMpbCan408Decode+0x2b8>)
   8371e:	f103 0410 	add.w	r4, r3, #16
   83722:	e9d4 3400 	ldrd	r3, r4, [r4]
   83726:	0a1d      	lsrs	r5, r3, #8
   83728:	ea45 6504 	orr.w	r5, r5, r4, lsl #24
   8372c:	0a26      	lsrs	r6, r4, #8
   8372e:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83732:	f04f 0400 	mov.w	r4, #0
   83736:	ea03 0305 	and.w	r3, r3, r5
   8373a:	ea04 0406 	and.w	r4, r4, r6
   8373e:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerInputLna			= (float)(cxStatusAlarmHighLimitForPowerInputLna.byte[0]);
   83742:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
   83746:	4a85      	ldr	r2, [pc, #532]	; (8395c <eMpbCan408Decode+0x2bc>)
   83748:	4618      	mov	r0, r3
   8374a:	4790      	blx	r2
   8374c:	4602      	mov	r2, r0
   8374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83750:	605a      	str	r2, [r3, #4]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
   83752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83754:	685b      	ldr	r3, [r3, #4]
   83756:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   8375a:	9201      	str	r2, [sp, #4]
   8375c:	9300      	str	r3, [sp, #0]
   8375e:	4b80      	ldr	r3, [pc, #512]	; (83960 <eMpbCan408Decode+0x2c0>)
   83760:	4a80      	ldr	r2, [pc, #512]	; (83964 <eMpbCan408Decode+0x2c4>)
   83762:	4981      	ldr	r1, [pc, #516]	; (83968 <eMpbCan408Decode+0x2c8>)
   83764:	f04f 0000 	mov.w	r0, #0
   83768:	4c80      	ldr	r4, [pc, #512]	; (8396c <eMpbCan408Decode+0x2cc>)
   8376a:	47a0      	blx	r4
   8376c:	4603      	mov	r3, r0
   8376e:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
																										(float)(Y2_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
																										(float)(X2_ALARM_HIGH_LIMIT_POWER_INPUT_LNA),
																										c408StatusDefinition->fSetStatusAlarmHighLimitForPowerInputLna ,  coerce );
		fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;
   83770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83772:	4a7f      	ldr	r2, [pc, #508]	; (83970 <eMpbCan408Decode+0x2d0>)
   83774:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83778:	4618      	mov	r0, r3
   8377a:	4790      	blx	r2
   8377c:	4603      	mov	r3, r0
   8377e:	62fb      	str	r3, [r7, #44]	; 0x2c
		
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerInputLna			= fxValue.fValue;
   83780:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83784:	605a      	str	r2, [r3, #4]
		
		/* Bit 16-23: status value alarm low limit for power output on LNA section, within the range of -10 dBm to 0 dBm, the resolution is determined by the bit range 0..255. */
		cxStatusAlarmLowLimitForPowerOutputLna.value						= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_LNA) & 0x00000000000000FF; /* bits 0-7 */
   83786:	4b74      	ldr	r3, [pc, #464]	; (83958 <eMpbCan408Decode+0x2b8>)
   83788:	f103 0410 	add.w	r4, r3, #16
   8378c:	e9d4 3400 	ldrd	r3, r4, [r4]
   83790:	ea4f 4813 	mov.w	r8, r3, lsr #16
   83794:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
   83798:	ea4f 4914 	mov.w	r9, r4, lsr #16
   8379c:	f04f 03ff 	mov.w	r3, #255	; 0xff
   837a0:	f04f 0400 	mov.w	r4, #0
   837a4:	ea03 0308 	and.w	r3, r3, r8
   837a8:	ea04 0409 	and.w	r4, r4, r9
   837ac:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerOutputLna			= (float)(cxStatusAlarmLowLimitForPowerOutputLna.byte[0]);
   837b0:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
   837b4:	4b69      	ldr	r3, [pc, #420]	; (8395c <eMpbCan408Decode+0x2bc>)
   837b6:	4610      	mov	r0, r2
   837b8:	4798      	blx	r3
   837ba:	4602      	mov	r2, r0
   837bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   837be:	609a      	str	r2, [r3, #8]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
   837c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   837c2:	689b      	ldr	r3, [r3, #8]
   837c4:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   837c8:	9201      	str	r2, [sp, #4]
   837ca:	9300      	str	r3, [sp, #0]
   837cc:	f04f 0300 	mov.w	r3, #0
   837d0:	4a64      	ldr	r2, [pc, #400]	; (83964 <eMpbCan408Decode+0x2c4>)
   837d2:	4968      	ldr	r1, [pc, #416]	; (83974 <eMpbCan408Decode+0x2d4>)
   837d4:	f04f 0000 	mov.w	r0, #0
   837d8:	4c64      	ldr	r4, [pc, #400]	; (8396c <eMpbCan408Decode+0x2cc>)
   837da:	47a0      	blx	r4
   837dc:	4603      	mov	r3, r0
   837de:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
																										(float)(Y2_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
																										(float)(X2_ALARM_LOW_LIMIT_POWER_OUTPUT_LNA),
																										
																										c408StatusDefinition->fSetStatusAlarmLowLimitForPowerOutputLna ,  coerce );
		fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;
   837e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   837e2:	4b63      	ldr	r3, [pc, #396]	; (83970 <eMpbCan408Decode+0x2d0>)
   837e4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   837e8:	4610      	mov	r0, r2
   837ea:	4798      	blx	r3
   837ec:	4603      	mov	r3, r0
   837ee:	62fb      	str	r3, [r7, #44]	; 0x2c
		
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerOutputLna			= fxValue.fValue;
   837f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   837f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   837f4:	609a      	str	r2, [r3, #8]
		
		/* Bit 24-31: status value alarm high limit for power output on LNA section, within the range of -10 dBm to 0 dBm, the resolution is determined by the bit range 0..255 */
		cxStatusAlarmHighLimitForPowerOutputLna.value						= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_LNA) & 0x00000000000000FF; /* bits 0-7 */
   837f6:	4b58      	ldr	r3, [pc, #352]	; (83958 <eMpbCan408Decode+0x2b8>)
   837f8:	f103 0410 	add.w	r4, r3, #16
   837fc:	e9d4 3400 	ldrd	r3, r4, [r4]
   83800:	ea4f 6a13 	mov.w	sl, r3, lsr #24
   83804:	ea4a 2a04 	orr.w	sl, sl, r4, lsl #8
   83808:	ea4f 6b14 	mov.w	fp, r4, lsr #24
   8380c:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83810:	f04f 0400 	mov.w	r4, #0
   83814:	ea03 030a 	and.w	r3, r3, sl
   83818:	ea04 040b 	and.w	r4, r4, fp
   8381c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerOutputLna			= (float)(cxStatusAlarmHighLimitForPowerOutputLna.byte[0]);
   83820:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
   83824:	4b4d      	ldr	r3, [pc, #308]	; (8395c <eMpbCan408Decode+0x2bc>)
   83826:	4610      	mov	r0, r2
   83828:	4798      	blx	r3
   8382a:	4602      	mov	r2, r0
   8382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8382e:	60da      	str	r2, [r3, #12]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
   83830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83832:	68db      	ldr	r3, [r3, #12]
   83834:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83838:	9201      	str	r2, [sp, #4]
   8383a:	9300      	str	r3, [sp, #0]
   8383c:	f04f 0300 	mov.w	r3, #0
   83840:	4a48      	ldr	r2, [pc, #288]	; (83964 <eMpbCan408Decode+0x2c4>)
   83842:	494c      	ldr	r1, [pc, #304]	; (83974 <eMpbCan408Decode+0x2d4>)
   83844:	f04f 0000 	mov.w	r0, #0
   83848:	4c48      	ldr	r4, [pc, #288]	; (8396c <eMpbCan408Decode+0x2cc>)
   8384a:	47a0      	blx	r4
   8384c:	4603      	mov	r3, r0
   8384e:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
																										(float)(Y2_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
																										(float)(X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_LNA),
																										c408StatusDefinition->fSetStatusAlarmHighLimitForPowerOutputLna ,  coerce );
		fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;																										
   83850:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83852:	4b47      	ldr	r3, [pc, #284]	; (83970 <eMpbCan408Decode+0x2d0>)
   83854:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83858:	4610      	mov	r0, r2
   8385a:	4798      	blx	r3
   8385c:	4603      	mov	r3, r0
   8385e:	62fb      	str	r3, [r7, #44]	; 0x2c
		
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerOutputLna			= fxValue.fValue;
   83860:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83864:	60da      	str	r2, [r3, #12]
		
		
		/* Bit 32-39: status value alarm low limit for power input on Booster section, within the range of -10 dBm to +6 dBm, resolution determined by the bit range value 0..255. (to inform 1st supplier) */
		cxStatusAlarmLowLimitForPowerInputBooster.value						= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_BOOSTER) & 0x00000000000000FF; /* bits 0-7 */
   83866:	4b3c      	ldr	r3, [pc, #240]	; (83958 <eMpbCan408Decode+0x2b8>)
   83868:	f103 0410 	add.w	r4, r3, #16
   8386c:	e9d4 3400 	ldrd	r3, r4, [r4]
   83870:	0023      	movs	r3, r4
   83872:	61bb      	str	r3, [r7, #24]
   83874:	2300      	movs	r3, #0
   83876:	61fb      	str	r3, [r7, #28]
   83878:	f04f 03ff 	mov.w	r3, #255	; 0xff
   8387c:	f04f 0400 	mov.w	r4, #0
   83880:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
   83884:	ea01 0103 	and.w	r1, r1, r3
   83888:	ea02 0204 	and.w	r2, r2, r4
   8388c:	460b      	mov	r3, r1
   8388e:	4614      	mov	r4, r2
   83890:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerInputBooster			= (float)(cxStatusAlarmLowLimitForPowerInputBooster.byte[0]);
   83894:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
   83898:	4b30      	ldr	r3, [pc, #192]	; (8395c <eMpbCan408Decode+0x2bc>)
   8389a:	4610      	mov	r0, r2
   8389c:	4798      	blx	r3
   8389e:	4602      	mov	r2, r0
   838a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   838a2:	611a      	str	r2, [r3, #16]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
   838a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   838a6:	691b      	ldr	r3, [r3, #16]
   838a8:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   838ac:	9201      	str	r2, [sp, #4]
   838ae:	9300      	str	r3, [sp, #0]
   838b0:	4b31      	ldr	r3, [pc, #196]	; (83978 <eMpbCan408Decode+0x2d8>)
   838b2:	4a2c      	ldr	r2, [pc, #176]	; (83964 <eMpbCan408Decode+0x2c4>)
   838b4:	492f      	ldr	r1, [pc, #188]	; (83974 <eMpbCan408Decode+0x2d4>)
   838b6:	f04f 0000 	mov.w	r0, #0
   838ba:	4c2c      	ldr	r4, [pc, #176]	; (8396c <eMpbCan408Decode+0x2cc>)
   838bc:	47a0      	blx	r4
   838be:	4603      	mov	r3, r0
   838c0:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
																										(float)(Y2_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
																										(float)(X2_ALARM_LOW_LIMIT_POWER_INPUT_BOOSTER),
																											c408StatusDefinition->fSetStatusAlarmLowLimitForPowerInputBooster ,  coerce );
		fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;
   838c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   838c4:	4b2a      	ldr	r3, [pc, #168]	; (83970 <eMpbCan408Decode+0x2d0>)
   838c6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   838ca:	4610      	mov	r0, r2
   838cc:	4798      	blx	r3
   838ce:	4603      	mov	r3, r0
   838d0:	62fb      	str	r3, [r7, #44]	; 0x2c
			fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST;
			
		}*/
		
		
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerInputBooster			= fxValue.fValue;
   838d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   838d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   838d6:	611a      	str	r2, [r3, #16]
		
		/*Bit 40-47: status value alarm high limit for power input on Booster section, within the range of -10 dBm to +6 dBm, resolution determined by the bit range value 0..255. (to inform 1st supplier) */
		cxStatusAlarmHighLimitForPowerInputBooster.value						= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_BOOSTER) & 0x00000000000000FF; /* bits 0-7 */
   838d8:	4b1f      	ldr	r3, [pc, #124]	; (83958 <eMpbCan408Decode+0x2b8>)
   838da:	f103 0410 	add.w	r4, r3, #16
   838de:	e9d4 3400 	ldrd	r3, r4, [r4]
   838e2:	0a23      	lsrs	r3, r4, #8
   838e4:	613b      	str	r3, [r7, #16]
   838e6:	2300      	movs	r3, #0
   838e8:	617b      	str	r3, [r7, #20]
   838ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
   838ee:	f04f 0400 	mov.w	r4, #0
   838f2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
   838f6:	ea01 0103 	and.w	r1, r1, r3
   838fa:	ea02 0204 	and.w	r2, r2, r4
   838fe:	460b      	mov	r3, r1
   83900:	4614      	mov	r4, r2
   83902:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerInputBooster			= (float)(cxStatusAlarmHighLimitForPowerInputBooster.byte[0]);
   83906:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
   8390a:	4b14      	ldr	r3, [pc, #80]	; (8395c <eMpbCan408Decode+0x2bc>)
   8390c:	4610      	mov	r0, r2
   8390e:	4798      	blx	r3
   83910:	4602      	mov	r2, r0
   83912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83914:	615a      	str	r2, [r3, #20]
		
		fxValue.fValue															= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
   83916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83918:	695b      	ldr	r3, [r3, #20]
   8391a:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   8391e:	9201      	str	r2, [sp, #4]
   83920:	9300      	str	r3, [sp, #0]
   83922:	4b15      	ldr	r3, [pc, #84]	; (83978 <eMpbCan408Decode+0x2d8>)
   83924:	4a0f      	ldr	r2, [pc, #60]	; (83964 <eMpbCan408Decode+0x2c4>)
   83926:	4913      	ldr	r1, [pc, #76]	; (83974 <eMpbCan408Decode+0x2d4>)
   83928:	f04f 0000 	mov.w	r0, #0
   8392c:	4c0f      	ldr	r4, [pc, #60]	; (8396c <eMpbCan408Decode+0x2cc>)
   8392e:	47a0      	blx	r4
   83930:	4603      	mov	r3, r0
   83932:	62fb      	str	r3, [r7, #44]	; 0x2c
																											(float)(X1_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
																											(float)(Y2_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
																											(float)(X2_ALARM_HIGH_LIMIT_POWER_INPUT_BOOSTER),
																											c408StatusDefinition->fSetStatusAlarmHighLimitForPowerInputBooster ,  coerce );
		fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;
   83934:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83936:	4b0e      	ldr	r3, [pc, #56]	; (83970 <eMpbCan408Decode+0x2d0>)
   83938:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   8393c:	4610      	mov	r0, r2
   8393e:	4798      	blx	r3
   83940:	4603      	mov	r3, r0
   83942:	62fb      	str	r3, [r7, #44]	; 0x2c
		else
		{
			fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST;
			
		}*/
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerInputBooster			= fxValue.fValue;
   83944:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83948:	615a      	str	r2, [r3, #20]
		
		/*Bit 48-55: status value alarm low limit for power output on Booster section, within the range of -30 dBm to +36 dBm, the resolution is determined by the bit range 0..255.  */
		cxStatusAlarmLowLimitForPowerOutputBooster.value						= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_BOOSTER) & 0x00000000000000FF; /* bits 0-7 */
   8394a:	4b03      	ldr	r3, [pc, #12]	; (83958 <eMpbCan408Decode+0x2b8>)
   8394c:	f103 0410 	add.w	r4, r3, #16
   83950:	e9d4 3400 	ldrd	r3, r4, [r4]
   83954:	e012      	b.n	8397c <eMpbCan408Decode+0x2dc>
   83956:	bf00      	nop
   83958:	20070b58 	.word	0x20070b58
   8395c:	00085f9d 	.word	0x00085f9d
   83960:	c2200000 	.word	0xc2200000
   83964:	437f0000 	.word	0x437f0000
   83968:	c2480000 	.word	0xc2480000
   8396c:	00083f09 	.word	0x00083f09
   83970:	00085e39 	.word	0x00085e39
   83974:	c1200000 	.word	0xc1200000
   83978:	40c00000 	.word	0x40c00000
   8397c:	0c23      	lsrs	r3, r4, #16
   8397e:	60bb      	str	r3, [r7, #8]
   83980:	2300      	movs	r3, #0
   83982:	60fb      	str	r3, [r7, #12]
   83984:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83988:	f04f 0400 	mov.w	r4, #0
   8398c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
   83990:	ea01 0103 	and.w	r1, r1, r3
   83994:	ea02 0204 	and.w	r2, r2, r4
   83998:	460b      	mov	r3, r1
   8399a:	4614      	mov	r4, r2
   8399c:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerOutputBooster			= (float)(cxStatusAlarmLowLimitForPowerOutputBooster.byte[0]);
   839a0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
   839a4:	4b2c      	ldr	r3, [pc, #176]	; (83a58 <eMpbCan408Decode+0x3b8>)
   839a6:	4610      	mov	r0, r2
   839a8:	4798      	blx	r3
   839aa:	4602      	mov	r2, r0
   839ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   839ae:	619a      	str	r2, [r3, #24]
		
		fxValue.fValue															= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER),
   839b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   839b2:	699b      	ldr	r3, [r3, #24]
   839b4:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   839b8:	9201      	str	r2, [sp, #4]
   839ba:	9300      	str	r3, [sp, #0]
   839bc:	4b27      	ldr	r3, [pc, #156]	; (83a5c <eMpbCan408Decode+0x3bc>)
   839be:	4a28      	ldr	r2, [pc, #160]	; (83a60 <eMpbCan408Decode+0x3c0>)
   839c0:	4928      	ldr	r1, [pc, #160]	; (83a64 <eMpbCan408Decode+0x3c4>)
   839c2:	f04f 0000 	mov.w	r0, #0
   839c6:	4c28      	ldr	r4, [pc, #160]	; (83a68 <eMpbCan408Decode+0x3c8>)
   839c8:	47a0      	blx	r4
   839ca:	4603      	mov	r3, r0
   839cc:	62fb      	str	r3, [r7, #44]	; 0x2c
																											(float)(X1_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER),
																											(float)(Y2_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER),
																											(float)(X2_ALARM_LOW_LIMIT_POWER_OUTPUT_BOOSTER),
																											c408StatusDefinition->fSetStatusAlarmLowLimitForPowerOutputBooster ,  coerce );
		fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;
   839ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   839d0:	4b26      	ldr	r3, [pc, #152]	; (83a6c <eMpbCan408Decode+0x3cc>)
   839d2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   839d6:	4610      	mov	r0, r2
   839d8:	4798      	blx	r3
   839da:	4603      	mov	r3, r0
   839dc:	62fb      	str	r3, [r7, #44]	; 0x2c
		else
		{
			fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST;
			
		}*/
		c408StatusDefinition->fSetStatusAlarmLowLimitForPowerOutputBooster			= fxValue.fValue;
   839de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   839e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   839e2:	619a      	str	r2, [r3, #24]
		
		
		
		/*Bit 56-63: status value alarm high limit for power output on Booster section, within the range of -30 dBm to +36 dBm, the resolution is determined by the bit range 0..255. */
		cxStatusAlarmHighLimitForPowerOutputBooster.value						= ( cRPDO_408.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_BOOSTER) & 0x00000000000000FF; /* bits 0-7 */
   839e4:	4b22      	ldr	r3, [pc, #136]	; (83a70 <eMpbCan408Decode+0x3d0>)
   839e6:	f103 0410 	add.w	r4, r3, #16
   839ea:	e9d4 3400 	ldrd	r3, r4, [r4]
   839ee:	0e23      	lsrs	r3, r4, #24
   839f0:	603b      	str	r3, [r7, #0]
   839f2:	2300      	movs	r3, #0
   839f4:	607b      	str	r3, [r7, #4]
   839f6:	e9d7 3400 	ldrd	r3, r4, [r7]
   839fa:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerOutputBooster			= (float)(cxStatusAlarmHighLimitForPowerOutputBooster.byte[0]);
   839fe:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
   83a02:	4b15      	ldr	r3, [pc, #84]	; (83a58 <eMpbCan408Decode+0x3b8>)
   83a04:	4610      	mov	r0, r2
   83a06:	4798      	blx	r3
   83a08:	4602      	mov	r2, r0
   83a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83a0c:	61da      	str	r2, [r3, #28]

		fxValue.fValue															= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
   83a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83a10:	69db      	ldr	r3, [r3, #28]
   83a12:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83a16:	9201      	str	r2, [sp, #4]
   83a18:	9300      	str	r3, [sp, #0]
   83a1a:	4b10      	ldr	r3, [pc, #64]	; (83a5c <eMpbCan408Decode+0x3bc>)
   83a1c:	4a10      	ldr	r2, [pc, #64]	; (83a60 <eMpbCan408Decode+0x3c0>)
   83a1e:	4911      	ldr	r1, [pc, #68]	; (83a64 <eMpbCan408Decode+0x3c4>)
   83a20:	f04f 0000 	mov.w	r0, #0
   83a24:	4c10      	ldr	r4, [pc, #64]	; (83a68 <eMpbCan408Decode+0x3c8>)
   83a26:	47a0      	blx	r4
   83a28:	4603      	mov	r3, r0
   83a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
																											(float)(X1_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
																											(float)(Y2_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
																											(float)(X2_ALARM_HIGH_LIMIT_POWER_OUTPUT_BOOSTER),
																											c408StatusDefinition->fSetStatusAlarmHighLimitForPowerOutputBooster ,  coerce );
fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST_408;
   83a2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83a2e:	4b0f      	ldr	r3, [pc, #60]	; (83a6c <eMpbCan408Decode+0x3cc>)
   83a30:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83a34:	4610      	mov	r0, r2
   83a36:	4798      	blx	r3
   83a38:	4603      	mov	r3, r0
   83a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
else
{
	fxValue.fValue															= fxValue.fValue - FLOAT_ADJUST;
	
}*/
		c408StatusDefinition->fSetStatusAlarmHighLimitForPowerOutputBooster			= fxValue.fValue;
   83a3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83a40:	61da      	str	r2, [r3, #28]
   83a42:	e002      	b.n	83a4a <eMpbCan408Decode+0x3aa>
		
	}
	else
	{
		eMpbError = eOutOfMemory;
   83a44:	23f8      	movs	r3, #248	; 0xf8
   83a46:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	}
	
	return eMpbError;
   83a4a:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
	
}
   83a4e:	4618      	mov	r0, r3
   83a50:	377c      	adds	r7, #124	; 0x7c
   83a52:	46bd      	mov	sp, r7
   83a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a58:	00085f9d 	.word	0x00085f9d
   83a5c:	42100000 	.word	0x42100000
   83a60:	437f0000 	.word	0x437f0000
   83a64:	c1f00000 	.word	0xc1f00000
   83a68:	00083f09 	.word	0x00083f09
   83a6c:	00085e39 	.word	0x00085e39
   83a70:	20070b58 	.word	0x20070b58

00083a74 <eMpbCan409Decode>:
	
}


eMpbError_t eMpbCan409Decode( c409StatusDefinition_t *c409StatusDefinition )
{
   83a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83a78:	b0a1      	sub	sp, #132	; 0x84
   83a7a:	af02      	add	r7, sp, #8
   83a7c:	6278      	str	r0, [r7, #36]	; 0x24
	eMpbError_t eMpbError = eSuccess;
   83a7e:	2300      	movs	r3, #0
   83a80:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	
	
	BytesUnion	cxStatusAlarmHighLimitForUnitBaseTemperature;
	
	floatUnion  fxValue;
	mpb_coerced_t coerce = coerced;
   83a84:	2300      	movs	r3, #0
   83a86:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76


	if(c409StatusDefinition != NULL)
   83a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83a8c:	2b00      	cmp	r3, #0
   83a8e:	f000 81e6 	beq.w	83e5e <eMpbCan409Decode+0x3ea>
	{
		/* Bit 0-7: status value alarm low limit for current laser pump on LNA section, within the applicable operation laser current range, resolution determined by the bit range value 0..255. */
		cxStatusAlarmLowLimitForCurrentPumpOnLna.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_LNA) & 0x00000000000000FF; /* bits 0-7 */
   83a92:	4ba8      	ldr	r3, [pc, #672]	; (83d34 <eMpbCan409Decode+0x2c0>)
   83a94:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   83a98:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83a9c:	f04f 0400 	mov.w	r4, #0
   83aa0:	ea03 0301 	and.w	r3, r3, r1
   83aa4:	ea04 0402 	and.w	r4, r4, r2
   83aa8:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		c409StatusDefinition->fSetStatusAlarmLowLimitForCurrentPumpOnLna			= (float)(cxStatusAlarmLowLimitForCurrentPumpOnLna.byte[0]);
   83aac:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
   83ab0:	4ba1      	ldr	r3, [pc, #644]	; (83d38 <eMpbCan409Decode+0x2c4>)
   83ab2:	4610      	mov	r0, r2
   83ab4:	4798      	blx	r3
   83ab6:	4602      	mov	r2, r0
   83ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83aba:	601a      	str	r2, [r3, #0]
		
		c409StatusDefinition->fSetStatusAlarmLowLimitForCurrentPumpOnLna = c409StatusDefinition->fSetStatusAlarmLowLimitForCurrentPumpOnLna - FLOAT_ADJUST_408;		
   83abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83abe:	681a      	ldr	r2, [r3, #0]
   83ac0:	4b9e      	ldr	r3, [pc, #632]	; (83d3c <eMpbCan409Decode+0x2c8>)
   83ac2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83ac6:	4610      	mov	r0, r2
   83ac8:	4798      	blx	r3
   83aca:	4603      	mov	r3, r0
   83acc:	461a      	mov	r2, r3
   83ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83ad0:	601a      	str	r2, [r3, #0]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
   83ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83ad4:	681a      	ldr	r2, [r3, #0]
   83ad6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
   83ada:	9301      	str	r3, [sp, #4]
   83adc:	9200      	str	r2, [sp, #0]
   83ade:	4b98      	ldr	r3, [pc, #608]	; (83d40 <eMpbCan409Decode+0x2cc>)
   83ae0:	4a98      	ldr	r2, [pc, #608]	; (83d44 <eMpbCan409Decode+0x2d0>)
   83ae2:	f04f 0100 	mov.w	r1, #0
   83ae6:	f04f 0000 	mov.w	r0, #0
   83aea:	4c97      	ldr	r4, [pc, #604]	; (83d48 <eMpbCan409Decode+0x2d4>)
   83aec:	47a0      	blx	r4
   83aee:	4603      	mov	r3, r0
   83af0:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
																										(float)(Y2_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
																										(float)(X2_ALARM_LOW_LIMIT_CURRENT_PUMP_LNA),
																										c409StatusDefinition->fSetStatusAlarmLowLimitForCurrentPumpOnLna ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmLowLimitForCurrentPumpOnLna			= fxValue.fValue ;//+ FLOAT_ADJUST_408;
   83af2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83af6:	601a      	str	r2, [r3, #0]
		
		
		/*Bit 8-15: status value alarm high limit for current laser pump on LNA section, within the applicable operation laser current range, resolution determined by the bit range value 0..255 */
		cxStatusAlarmHighLimitForCurrentPumpOnLna.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_LNA) & 0x00000000000000FF; /* bits  8-15*/
   83af8:	4b8e      	ldr	r3, [pc, #568]	; (83d34 <eMpbCan409Decode+0x2c0>)
   83afa:	f103 0410 	add.w	r4, r3, #16
   83afe:	e9d4 3400 	ldrd	r3, r4, [r4]
   83b02:	0a1d      	lsrs	r5, r3, #8
   83b04:	ea45 6504 	orr.w	r5, r5, r4, lsl #24
   83b08:	0a26      	lsrs	r6, r4, #8
   83b0a:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83b0e:	f04f 0400 	mov.w	r4, #0
   83b12:	ea03 0305 	and.w	r3, r3, r5
   83b16:	ea04 0406 	and.w	r4, r4, r6
   83b1a:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		c409StatusDefinition->fSetStatusAlarmHighLimitForCurrentPumpOnLna			= (float)(cxStatusAlarmHighLimitForCurrentPumpOnLna.byte[0]) - FLOAT_ADJUST_408;;
   83b1e:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
   83b22:	4a85      	ldr	r2, [pc, #532]	; (83d38 <eMpbCan409Decode+0x2c4>)
   83b24:	4618      	mov	r0, r3
   83b26:	4790      	blx	r2
   83b28:	4602      	mov	r2, r0
   83b2a:	4b84      	ldr	r3, [pc, #528]	; (83d3c <eMpbCan409Decode+0x2c8>)
   83b2c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83b30:	4610      	mov	r0, r2
   83b32:	4798      	blx	r3
   83b34:	4603      	mov	r3, r0
   83b36:	461a      	mov	r2, r3
   83b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83b3a:	605a      	str	r2, [r3, #4]
		
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
   83b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83b3e:	685b      	ldr	r3, [r3, #4]
   83b40:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83b44:	9201      	str	r2, [sp, #4]
   83b46:	9300      	str	r3, [sp, #0]
   83b48:	4b7d      	ldr	r3, [pc, #500]	; (83d40 <eMpbCan409Decode+0x2cc>)
   83b4a:	4a7e      	ldr	r2, [pc, #504]	; (83d44 <eMpbCan409Decode+0x2d0>)
   83b4c:	f04f 0100 	mov.w	r1, #0
   83b50:	f04f 0000 	mov.w	r0, #0
   83b54:	4c7c      	ldr	r4, [pc, #496]	; (83d48 <eMpbCan409Decode+0x2d4>)
   83b56:	47a0      	blx	r4
   83b58:	4603      	mov	r3, r0
   83b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
																										(float)(Y2_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
																										(float)(X2_ALARM_HIGH_LIMIT_CURRENT_PUMP_LNA),
																										c409StatusDefinition->fSetStatusAlarmHighLimitForCurrentPumpOnLna ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmHighLimitForCurrentPumpOnLna			= fxValue.fValue + FLOAT_ADJUST_408;
   83b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83b5e:	4a7b      	ldr	r2, [pc, #492]	; (83d4c <eMpbCan409Decode+0x2d8>)
   83b60:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83b64:	4618      	mov	r0, r3
   83b66:	4790      	blx	r2
   83b68:	4603      	mov	r3, r0
   83b6a:	461a      	mov	r2, r3
   83b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83b6e:	605a      	str	r2, [r3, #4]
		

		/* Bit 16-23: status value alarm low limit for current first laser pump on Boost section, within the applicable operation laser current range, resolution is determined by the bit range 0..255 */
		cxStatusAlarmLowLimitForCurrenFirstPumpOnBoost.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_LNA) & 0x00000000000000FF; /* 16-23 */
   83b70:	4b70      	ldr	r3, [pc, #448]	; (83d34 <eMpbCan409Decode+0x2c0>)
   83b72:	f103 0410 	add.w	r4, r3, #16
   83b76:	e9d4 3400 	ldrd	r3, r4, [r4]
   83b7a:	ea4f 4813 	mov.w	r8, r3, lsr #16
   83b7e:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
   83b82:	ea4f 4914 	mov.w	r9, r4, lsr #16
   83b86:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83b8a:	f04f 0400 	mov.w	r4, #0
   83b8e:	ea03 0308 	and.w	r3, r3, r8
   83b92:	ea04 0409 	and.w	r4, r4, r9
   83b96:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		c409StatusDefinition->fSetStatusAlarmLowLimitForCurrenFirstPumpOnBoost			= (float)(cxStatusAlarmLowLimitForCurrenFirstPumpOnBoost.byte[0]) - FLOAT_ADJUST_408;;
   83b9a:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
   83b9e:	4b66      	ldr	r3, [pc, #408]	; (83d38 <eMpbCan409Decode+0x2c4>)
   83ba0:	4610      	mov	r0, r2
   83ba2:	4798      	blx	r3
   83ba4:	4602      	mov	r2, r0
   83ba6:	4b65      	ldr	r3, [pc, #404]	; (83d3c <eMpbCan409Decode+0x2c8>)
   83ba8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83bac:	4610      	mov	r0, r2
   83bae:	4798      	blx	r3
   83bb0:	4603      	mov	r3, r0
   83bb2:	461a      	mov	r2, r3
   83bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83bb6:	609a      	str	r2, [r3, #8]
		
		
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
   83bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83bba:	689b      	ldr	r3, [r3, #8]
   83bbc:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83bc0:	9201      	str	r2, [sp, #4]
   83bc2:	9300      	str	r3, [sp, #0]
   83bc4:	4b62      	ldr	r3, [pc, #392]	; (83d50 <eMpbCan409Decode+0x2dc>)
   83bc6:	4a5f      	ldr	r2, [pc, #380]	; (83d44 <eMpbCan409Decode+0x2d0>)
   83bc8:	f04f 0100 	mov.w	r1, #0
   83bcc:	f04f 0000 	mov.w	r0, #0
   83bd0:	4c5d      	ldr	r4, [pc, #372]	; (83d48 <eMpbCan409Decode+0x2d4>)
   83bd2:	47a0      	blx	r4
   83bd4:	4603      	mov	r3, r0
   83bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																										(float)(Y2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																											(float)(X2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																										c409StatusDefinition->fSetStatusAlarmLowLimitForCurrenFirstPumpOnBoost ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmLowLimitForCurrenFirstPumpOnBoost			= fxValue.fValue + FLOAT_ADJUST_408;
   83bd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83bda:	4b5c      	ldr	r3, [pc, #368]	; (83d4c <eMpbCan409Decode+0x2d8>)
   83bdc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83be0:	4610      	mov	r0, r2
   83be2:	4798      	blx	r3
   83be4:	4603      	mov	r3, r0
   83be6:	461a      	mov	r2, r3
   83be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83bea:	609a      	str	r2, [r3, #8]
		
		

		/*Bit 24-31: status value alarm high limit for current first laser pump on Boost section, within the applicable operation laser current range, the resolution is determined by the bit range 0..255. */
		cxStatusAlarmHighLimitForCurrentFirstPumpOnBoost.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_LNA) & 0x00000000000000FF; /*24-31*/
   83bec:	4b51      	ldr	r3, [pc, #324]	; (83d34 <eMpbCan409Decode+0x2c0>)
   83bee:	f103 0410 	add.w	r4, r3, #16
   83bf2:	e9d4 3400 	ldrd	r3, r4, [r4]
   83bf6:	ea4f 6a13 	mov.w	sl, r3, lsr #24
   83bfa:	ea4a 2a04 	orr.w	sl, sl, r4, lsl #8
   83bfe:	ea4f 6b14 	mov.w	fp, r4, lsr #24
   83c02:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83c06:	f04f 0400 	mov.w	r4, #0
   83c0a:	ea03 030a 	and.w	r3, r3, sl
   83c0e:	ea04 040b 	and.w	r4, r4, fp
   83c12:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		c409StatusDefinition->fSetStatusAlarmHighLimitForCurrentFirstPumpOnBoost			= (float)(cxStatusAlarmHighLimitForCurrentFirstPumpOnBoost.byte[0])- FLOAT_ADJUST_408;;
   83c16:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
   83c1a:	4b47      	ldr	r3, [pc, #284]	; (83d38 <eMpbCan409Decode+0x2c4>)
   83c1c:	4610      	mov	r0, r2
   83c1e:	4798      	blx	r3
   83c20:	4602      	mov	r2, r0
   83c22:	4b46      	ldr	r3, [pc, #280]	; (83d3c <eMpbCan409Decode+0x2c8>)
   83c24:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83c28:	4610      	mov	r0, r2
   83c2a:	4798      	blx	r3
   83c2c:	4603      	mov	r3, r0
   83c2e:	461a      	mov	r2, r3
   83c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83c32:	60da      	str	r2, [r3, #12]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
   83c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83c36:	68db      	ldr	r3, [r3, #12]
   83c38:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83c3c:	9201      	str	r2, [sp, #4]
   83c3e:	9300      	str	r3, [sp, #0]
   83c40:	4b43      	ldr	r3, [pc, #268]	; (83d50 <eMpbCan409Decode+0x2dc>)
   83c42:	4a40      	ldr	r2, [pc, #256]	; (83d44 <eMpbCan409Decode+0x2d0>)
   83c44:	f04f 0100 	mov.w	r1, #0
   83c48:	f04f 0000 	mov.w	r0, #0
   83c4c:	4c3e      	ldr	r4, [pc, #248]	; (83d48 <eMpbCan409Decode+0x2d4>)
   83c4e:	47a0      	blx	r4
   83c50:	4603      	mov	r3, r0
   83c52:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																										(float)(Y2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																										(float)(X2_ALARM_LOW_LIMIT_CURRENT_1ST_PUMP_BOOST),
																										c409StatusDefinition->fSetStatusAlarmHighLimitForCurrentFirstPumpOnBoost ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmHighLimitForCurrentFirstPumpOnBoost			= fxValue.fValue + FLOAT_ADJUST_408;
   83c54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83c56:	4b3d      	ldr	r3, [pc, #244]	; (83d4c <eMpbCan409Decode+0x2d8>)
   83c58:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83c5c:	4610      	mov	r0, r2
   83c5e:	4798      	blx	r3
   83c60:	4603      	mov	r3, r0
   83c62:	461a      	mov	r2, r3
   83c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83c66:	60da      	str	r2, [r3, #12]
		
		
		/* Bit 32-39: status value alarm low limit for backfacet current pump laser on LNA section, within the applicable operational back facet current range, resolution determined by the bit range value 0..255. (Note: The backfacet monitor is used for tracking aging of LNA pump laser) */
		cxStatusAlarmLowLimitForBackfacetCurrentPumpOnLna.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_INPUT_BOOSTER) & 0x00000000000000FF; /*32-39*/
   83c68:	4b32      	ldr	r3, [pc, #200]	; (83d34 <eMpbCan409Decode+0x2c0>)
   83c6a:	f103 0410 	add.w	r4, r3, #16
   83c6e:	e9d4 3400 	ldrd	r3, r4, [r4]
   83c72:	0023      	movs	r3, r4
   83c74:	61bb      	str	r3, [r7, #24]
   83c76:	2300      	movs	r3, #0
   83c78:	61fb      	str	r3, [r7, #28]
   83c7a:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83c7e:	f04f 0400 	mov.w	r4, #0
   83c82:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
   83c86:	ea01 0103 	and.w	r1, r1, r3
   83c8a:	ea02 0204 	and.w	r2, r2, r4
   83c8e:	460b      	mov	r3, r1
   83c90:	4614      	mov	r4, r2
   83c92:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		c409StatusDefinition->fSetStatusAlarmLowLimitForBackfacetCurrentPumpOnLna			= (float)(cxStatusAlarmLowLimitForBackfacetCurrentPumpOnLna.byte[0]);//- FLOAT_ADJUST_408;
   83c96:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
   83c9a:	4b27      	ldr	r3, [pc, #156]	; (83d38 <eMpbCan409Decode+0x2c4>)
   83c9c:	4610      	mov	r0, r2
   83c9e:	4798      	blx	r3
   83ca0:	4602      	mov	r2, r0
   83ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83ca4:	611a      	str	r2, [r3, #16]
		
		
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
   83ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83ca8:	691b      	ldr	r3, [r3, #16]
   83caa:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83cae:	9201      	str	r2, [sp, #4]
   83cb0:	9300      	str	r3, [sp, #0]
   83cb2:	4b28      	ldr	r3, [pc, #160]	; (83d54 <eMpbCan409Decode+0x2e0>)
   83cb4:	4a23      	ldr	r2, [pc, #140]	; (83d44 <eMpbCan409Decode+0x2d0>)
   83cb6:	f04f 0100 	mov.w	r1, #0
   83cba:	f04f 0000 	mov.w	r0, #0
   83cbe:	4c22      	ldr	r4, [pc, #136]	; (83d48 <eMpbCan409Decode+0x2d4>)
   83cc0:	47a0      	blx	r4
   83cc2:	4603      	mov	r3, r0
   83cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																										(float)(Y2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																										(float)(X2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																										c409StatusDefinition->fSetStatusAlarmLowLimitForBackfacetCurrentPumpOnLna ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmLowLimitForBackfacetCurrentPumpOnLna			= fxValue.fValue + FLOAT_ADJUST_408;
   83cc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83cc8:	4b20      	ldr	r3, [pc, #128]	; (83d4c <eMpbCan409Decode+0x2d8>)
   83cca:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83cce:	4610      	mov	r0, r2
   83cd0:	4798      	blx	r3
   83cd2:	4603      	mov	r3, r0
   83cd4:	461a      	mov	r2, r3
   83cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83cd8:	611a      	str	r2, [r3, #16]
		
		
		
		/*Bit 40-47: status value alarm high limit for back facet current pump laser on LNA section, within the applicable operational back facet current range, resolution determined by the bit range value 0..255  */
		cxStatusAlarmHighLimitForBackfacetCurrentPumpOnLna.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_INPUT_BOOSTER) & 0x00000000000000FF; /*40-47*/
   83cda:	4b16      	ldr	r3, [pc, #88]	; (83d34 <eMpbCan409Decode+0x2c0>)
   83cdc:	f103 0410 	add.w	r4, r3, #16
   83ce0:	e9d4 3400 	ldrd	r3, r4, [r4]
   83ce4:	0a23      	lsrs	r3, r4, #8
   83ce6:	613b      	str	r3, [r7, #16]
   83ce8:	2300      	movs	r3, #0
   83cea:	617b      	str	r3, [r7, #20]
   83cec:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83cf0:	f04f 0400 	mov.w	r4, #0
   83cf4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
   83cf8:	ea01 0103 	and.w	r1, r1, r3
   83cfc:	ea02 0204 	and.w	r2, r2, r4
   83d00:	460b      	mov	r3, r1
   83d02:	4614      	mov	r4, r2
   83d04:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		c409StatusDefinition->fSetStatusAlarmHighLimitForBackfacetCurrentPumpOnLna			= (float)(cxStatusAlarmHighLimitForBackfacetCurrentPumpOnLna.byte[0]);//- FLOAT_ADJUST_408;
   83d08:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
   83d0c:	4b0a      	ldr	r3, [pc, #40]	; (83d38 <eMpbCan409Decode+0x2c4>)
   83d0e:	4610      	mov	r0, r2
   83d10:	4798      	blx	r3
   83d12:	4602      	mov	r2, r0
   83d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83d16:	615a      	str	r2, [r3, #20]
		
		
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
   83d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83d1a:	695b      	ldr	r3, [r3, #20]
   83d1c:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83d20:	9201      	str	r2, [sp, #4]
   83d22:	9300      	str	r3, [sp, #0]
   83d24:	4b0b      	ldr	r3, [pc, #44]	; (83d54 <eMpbCan409Decode+0x2e0>)
   83d26:	4a07      	ldr	r2, [pc, #28]	; (83d44 <eMpbCan409Decode+0x2d0>)
   83d28:	f04f 0100 	mov.w	r1, #0
   83d2c:	f04f 0000 	mov.w	r0, #0
   83d30:	e012      	b.n	83d58 <eMpbCan409Decode+0x2e4>
   83d32:	bf00      	nop
   83d34:	20070b70 	.word	0x20070b70
   83d38:	00085f9d 	.word	0x00085f9d
   83d3c:	00085e39 	.word	0x00085e39
   83d40:	442f0000 	.word	0x442f0000
   83d44:	437f0000 	.word	0x437f0000
   83d48:	00083f09 	.word	0x00083f09
   83d4c:	00085e3d 	.word	0x00085e3d
   83d50:	43fa0000 	.word	0x43fa0000
   83d54:	44c80000 	.word	0x44c80000
   83d58:	4c46      	ldr	r4, [pc, #280]	; (83e74 <eMpbCan409Decode+0x400>)
   83d5a:	47a0      	blx	r4
   83d5c:	4603      	mov	r3, r0
   83d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																										(float)(Y2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																										(float)(X2_ALARM_HIGH_LIMIT_BACKFACET_PUMP_LNA),
																										c409StatusDefinition->fSetStatusAlarmHighLimitForBackfacetCurrentPumpOnLna ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmHighLimitForBackfacetCurrentPumpOnLna			= fxValue.fValue + FLOAT_ADJUST_408;
   83d60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83d62:	4b45      	ldr	r3, [pc, #276]	; (83e78 <eMpbCan409Decode+0x404>)
   83d64:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83d68:	4610      	mov	r0, r2
   83d6a:	4798      	blx	r3
   83d6c:	4603      	mov	r3, r0
   83d6e:	461a      	mov	r2, r3
   83d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83d72:	615a      	str	r2, [r3, #20]
		
		
		/*Bit 48-55: status value alarm low limit for unit base temperature, within the range of -40C to +90C, the resolution is determined by the bit range 0..255  */
		cxStatusAlarmLowLimitForUnitBaseTemperature.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_LOW_LIMIT_POWER_OUTPUT_BOOSTER) & 0x00000000000000FF; /*48-55*/
   83d74:	4b41      	ldr	r3, [pc, #260]	; (83e7c <eMpbCan409Decode+0x408>)
   83d76:	f103 0410 	add.w	r4, r3, #16
   83d7a:	e9d4 3400 	ldrd	r3, r4, [r4]
   83d7e:	0c23      	lsrs	r3, r4, #16
   83d80:	60bb      	str	r3, [r7, #8]
   83d82:	2300      	movs	r3, #0
   83d84:	60fb      	str	r3, [r7, #12]
   83d86:	f04f 03ff 	mov.w	r3, #255	; 0xff
   83d8a:	f04f 0400 	mov.w	r4, #0
   83d8e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
   83d92:	ea01 0103 	and.w	r1, r1, r3
   83d96:	ea02 0204 	and.w	r2, r2, r4
   83d9a:	460b      	mov	r3, r1
   83d9c:	4614      	mov	r4, r2
   83d9e:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		c409StatusDefinition->fSetStatusAlarmLowLimitForUnitBaseTemperature			= (float)(cxStatusAlarmLowLimitForUnitBaseTemperature.byte[0]) - FLOAT_ADJUST_408;
   83da2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
   83da6:	4b36      	ldr	r3, [pc, #216]	; (83e80 <eMpbCan409Decode+0x40c>)
   83da8:	4610      	mov	r0, r2
   83daa:	4798      	blx	r3
   83dac:	4602      	mov	r2, r0
   83dae:	4b35      	ldr	r3, [pc, #212]	; (83e84 <eMpbCan409Decode+0x410>)
   83db0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83db4:	4610      	mov	r0, r2
   83db6:	4798      	blx	r3
   83db8:	4603      	mov	r3, r0
   83dba:	461a      	mov	r2, r3
   83dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83dbe:	619a      	str	r2, [r3, #24]
		
		
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_LOW_LIMIT_UNIT_TEMPERATURE),
   83dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83dc2:	699b      	ldr	r3, [r3, #24]
   83dc4:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83dc8:	9201      	str	r2, [sp, #4]
   83dca:	9300      	str	r3, [sp, #0]
   83dcc:	4b2e      	ldr	r3, [pc, #184]	; (83e88 <eMpbCan409Decode+0x414>)
   83dce:	4a2f      	ldr	r2, [pc, #188]	; (83e8c <eMpbCan409Decode+0x418>)
   83dd0:	492f      	ldr	r1, [pc, #188]	; (83e90 <eMpbCan409Decode+0x41c>)
   83dd2:	f04f 0000 	mov.w	r0, #0
   83dd6:	4c27      	ldr	r4, [pc, #156]	; (83e74 <eMpbCan409Decode+0x400>)
   83dd8:	47a0      	blx	r4
   83dda:	4603      	mov	r3, r0
   83ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_LOW_LIMIT_UNIT_TEMPERATURE),
																										(float)(Y2_ALARM_LOW_LIMIT_UNIT_TEMPERATURE),
																										(float)(X2_ALARM_LOW_LIMIT_UNIT_TEMPERATURE),
																										c409StatusDefinition->fSetStatusAlarmLowLimitForUnitBaseTemperature ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmLowLimitForUnitBaseTemperature			= fxValue.fValue - FLOAT_ADJUST_408;
   83dde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83de0:	4b28      	ldr	r3, [pc, #160]	; (83e84 <eMpbCan409Decode+0x410>)
   83de2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83de6:	4610      	mov	r0, r2
   83de8:	4798      	blx	r3
   83dea:	4603      	mov	r3, r0
   83dec:	461a      	mov	r2, r3
   83dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83df0:	619a      	str	r2, [r3, #24]
		

		/*Bit 56-63: status value alarm high limit for unit base temperature, within the range of -40C to +90C, the resolution is determined by the bit range 0..255. */
		cxStatusAlarmHighLimitForUnitBaseTemperature.value							= ( cRPDO_409.data.value >> DEF_CAN_0403_STATUS_HIGH_LIMIT_POWER_OUTPUT_BOOSTER) & 0x00000000000000FF; /*Bit 56-63*/
   83df2:	4b22      	ldr	r3, [pc, #136]	; (83e7c <eMpbCan409Decode+0x408>)
   83df4:	f103 0410 	add.w	r4, r3, #16
   83df8:	e9d4 3400 	ldrd	r3, r4, [r4]
   83dfc:	0e23      	lsrs	r3, r4, #24
   83dfe:	603b      	str	r3, [r7, #0]
   83e00:	2300      	movs	r3, #0
   83e02:	607b      	str	r3, [r7, #4]
   83e04:	e9d7 3400 	ldrd	r3, r4, [r7]
   83e08:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		c409StatusDefinition->fSetStatusAlarmHighLimitForUnitBaseTemperature			= (float)(cxStatusAlarmHighLimitForUnitBaseTemperature.byte[0])- FLOAT_ADJUST_408; ;
   83e0c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
   83e10:	4b1b      	ldr	r3, [pc, #108]	; (83e80 <eMpbCan409Decode+0x40c>)
   83e12:	4610      	mov	r0, r2
   83e14:	4798      	blx	r3
   83e16:	4602      	mov	r2, r0
   83e18:	4b1a      	ldr	r3, [pc, #104]	; (83e84 <eMpbCan409Decode+0x410>)
   83e1a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83e1e:	4610      	mov	r0, r2
   83e20:	4798      	blx	r3
   83e22:	4603      	mov	r3, r0
   83e24:	461a      	mov	r2, r3
   83e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83e28:	61da      	str	r2, [r3, #28]
		
		fxValue.fValue														= mpb_math_flinear_approx(  (float)(Y1_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
   83e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83e2c:	69db      	ldr	r3, [r3, #28]
   83e2e:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
   83e32:	9201      	str	r2, [sp, #4]
   83e34:	9300      	str	r3, [sp, #0]
   83e36:	4b14      	ldr	r3, [pc, #80]	; (83e88 <eMpbCan409Decode+0x414>)
   83e38:	4a14      	ldr	r2, [pc, #80]	; (83e8c <eMpbCan409Decode+0x418>)
   83e3a:	4915      	ldr	r1, [pc, #84]	; (83e90 <eMpbCan409Decode+0x41c>)
   83e3c:	f04f 0000 	mov.w	r0, #0
   83e40:	4c0c      	ldr	r4, [pc, #48]	; (83e74 <eMpbCan409Decode+0x400>)
   83e42:	47a0      	blx	r4
   83e44:	4603      	mov	r3, r0
   83e46:	62fb      	str	r3, [r7, #44]	; 0x2c
																										(float)(X1_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
																										(float)(Y2_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
																										(float)(X2_ALARM_HIGH_LIMIT_UNIT_TEMPERATURE),
																										c409StatusDefinition->fSetStatusAlarmHighLimitForUnitBaseTemperature ,  coerce );
		
		c409StatusDefinition->fSetStatusAlarmHighLimitForUnitBaseTemperature			= fxValue.fValue - FLOAT_ADJUST_408;
   83e48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   83e4a:	4b0e      	ldr	r3, [pc, #56]	; (83e84 <eMpbCan409Decode+0x410>)
   83e4c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
   83e50:	4610      	mov	r0, r2
   83e52:	4798      	blx	r3
   83e54:	4603      	mov	r3, r0
   83e56:	461a      	mov	r2, r3
   83e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83e5a:	61da      	str	r2, [r3, #28]
   83e5c:	e002      	b.n	83e64 <eMpbCan409Decode+0x3f0>
		
	}
	else
	{
		eMpbError = eOutOfMemory;
   83e5e:	23f8      	movs	r3, #248	; 0xf8
   83e60:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	}


	return eMpbError;
   83e64:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
	

	
	
	
}
   83e68:	4618      	mov	r0, r3
   83e6a:	377c      	adds	r7, #124	; 0x7c
   83e6c:	46bd      	mov	sp, r7
   83e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e72:	bf00      	nop
   83e74:	00083f09 	.word	0x00083f09
   83e78:	00085e3d 	.word	0x00085e3d
   83e7c:	20070b70 	.word	0x20070b70
   83e80:	00085f9d 	.word	0x00085f9d
   83e84:	00085e39 	.word	0x00085e39
   83e88:	42b40000 	.word	0x42b40000
   83e8c:	437f0000 	.word	0x437f0000
   83e90:	c2200000 	.word	0xc2200000

00083e94 <mpb_math_fdiv>:


//float mpb_math_fdiv( float numerator, float denominator );

float mpb_math_fdiv( float numerator, float denominator )
{
   83e94:	b580      	push	{r7, lr}
   83e96:	b082      	sub	sp, #8
   83e98:	af00      	add	r7, sp, #0
   83e9a:	6078      	str	r0, [r7, #4]
   83e9c:	6039      	str	r1, [r7, #0]
	if( numerator >= 0 )
   83e9e:	4b16      	ldr	r3, [pc, #88]	; (83ef8 <mpb_math_fdiv+0x64>)
   83ea0:	f04f 0100 	mov.w	r1, #0
   83ea4:	6878      	ldr	r0, [r7, #4]
   83ea6:	4798      	blx	r3
   83ea8:	4603      	mov	r3, r0
   83eaa:	2b00      	cmp	r3, #0
   83eac:	d00d      	beq.n	83eca <mpb_math_fdiv+0x36>
	{
		numerator += (denominator/2);			// add half of divider for rounding
   83eae:	4b13      	ldr	r3, [pc, #76]	; (83efc <mpb_math_fdiv+0x68>)
   83eb0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   83eb4:	6838      	ldr	r0, [r7, #0]
   83eb6:	4798      	blx	r3
   83eb8:	4603      	mov	r3, r0
   83eba:	461a      	mov	r2, r3
   83ebc:	4b10      	ldr	r3, [pc, #64]	; (83f00 <mpb_math_fdiv+0x6c>)
   83ebe:	4611      	mov	r1, r2
   83ec0:	6878      	ldr	r0, [r7, #4]
   83ec2:	4798      	blx	r3
   83ec4:	4603      	mov	r3, r0
   83ec6:	607b      	str	r3, [r7, #4]
   83ec8:	e00c      	b.n	83ee4 <mpb_math_fdiv+0x50>
	}
	else
	{
		numerator -= (denominator/2);			// remove half of divider for rounding
   83eca:	4b0c      	ldr	r3, [pc, #48]	; (83efc <mpb_math_fdiv+0x68>)
   83ecc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   83ed0:	6838      	ldr	r0, [r7, #0]
   83ed2:	4798      	blx	r3
   83ed4:	4603      	mov	r3, r0
   83ed6:	461a      	mov	r2, r3
   83ed8:	4b0a      	ldr	r3, [pc, #40]	; (83f04 <mpb_math_fdiv+0x70>)
   83eda:	4611      	mov	r1, r2
   83edc:	6878      	ldr	r0, [r7, #4]
   83ede:	4798      	blx	r3
   83ee0:	4603      	mov	r3, r0
   83ee2:	607b      	str	r3, [r7, #4]
	}
	return numerator / denominator;
   83ee4:	4b05      	ldr	r3, [pc, #20]	; (83efc <mpb_math_fdiv+0x68>)
   83ee6:	6839      	ldr	r1, [r7, #0]
   83ee8:	6878      	ldr	r0, [r7, #4]
   83eea:	4798      	blx	r3
   83eec:	4603      	mov	r3, r0
}
   83eee:	4618      	mov	r0, r3
   83ef0:	3708      	adds	r7, #8
   83ef2:	46bd      	mov	sp, r7
   83ef4:	bd80      	pop	{r7, pc}
   83ef6:	bf00      	nop
   83ef8:	000863b1 	.word	0x000863b1
   83efc:	000861b5 	.word	0x000861b5
   83f00:	00085e3d 	.word	0x00085e3d
   83f04:	00085e39 	.word	0x00085e39

00083f08 <mpb_math_flinear_approx>:


float mpb_math_flinear_approx( float x1, float y1, float x2, float y2, float x, mpb_coerced_t coerce )
{
   83f08:	b580      	push	{r7, lr}
   83f0a:	b086      	sub	sp, #24
   83f0c:	af00      	add	r7, sp, #0
   83f0e:	60f8      	str	r0, [r7, #12]
   83f10:	60b9      	str	r1, [r7, #8]
   83f12:	607a      	str	r2, [r7, #4]
   83f14:	603b      	str	r3, [r7, #0]
	float y, x21;

	/* get slope denominator */
	x21 = x2 - x1;
   83f16:	4b31      	ldr	r3, [pc, #196]	; (83fdc <mpb_math_flinear_approx+0xd4>)
   83f18:	68f9      	ldr	r1, [r7, #12]
   83f1a:	6878      	ldr	r0, [r7, #4]
   83f1c:	4798      	blx	r3
   83f1e:	4603      	mov	r3, r0
   83f20:	617b      	str	r3, [r7, #20]
	/* prevent division by 0 */
	if( x21 == 0 )
   83f22:	4b2f      	ldr	r3, [pc, #188]	; (83fe0 <mpb_math_flinear_approx+0xd8>)
   83f24:	f04f 0100 	mov.w	r1, #0
   83f28:	6978      	ldr	r0, [r7, #20]
   83f2a:	4798      	blx	r3
   83f2c:	4603      	mov	r3, r0
   83f2e:	2b00      	cmp	r3, #0
   83f30:	d001      	beq.n	83f36 <mpb_math_flinear_approx+0x2e>
	{
		return x;
   83f32:	6a3b      	ldr	r3, [r7, #32]
   83f34:	e04d      	b.n	83fd2 <mpb_math_flinear_approx+0xca>
	}
	/* coerce input/output value */
	if( coerce == coerced )
   83f36:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
   83f3a:	2b00      	cmp	r3, #0
   83f3c:	d12b      	bne.n	83f96 <mpb_math_flinear_approx+0x8e>
	{
		/* if positive slope */
		if( x21 >= 0 )
   83f3e:	4b29      	ldr	r3, [pc, #164]	; (83fe4 <mpb_math_flinear_approx+0xdc>)
   83f40:	f04f 0100 	mov.w	r1, #0
   83f44:	6978      	ldr	r0, [r7, #20]
   83f46:	4798      	blx	r3
   83f48:	4603      	mov	r3, r0
   83f4a:	2b00      	cmp	r3, #0
   83f4c:	d011      	beq.n	83f72 <mpb_math_flinear_approx+0x6a>
		{
			if( x <= x1 )
   83f4e:	4b26      	ldr	r3, [pc, #152]	; (83fe8 <mpb_math_flinear_approx+0xe0>)
   83f50:	68f9      	ldr	r1, [r7, #12]
   83f52:	6a38      	ldr	r0, [r7, #32]
   83f54:	4798      	blx	r3
   83f56:	4603      	mov	r3, r0
   83f58:	2b00      	cmp	r3, #0
   83f5a:	d001      	beq.n	83f60 <mpb_math_flinear_approx+0x58>
			{
				return y1;
   83f5c:	68bb      	ldr	r3, [r7, #8]
   83f5e:	e038      	b.n	83fd2 <mpb_math_flinear_approx+0xca>
			}
			else if( x >= x2 )
   83f60:	4b20      	ldr	r3, [pc, #128]	; (83fe4 <mpb_math_flinear_approx+0xdc>)
   83f62:	6879      	ldr	r1, [r7, #4]
   83f64:	6a38      	ldr	r0, [r7, #32]
   83f66:	4798      	blx	r3
   83f68:	4603      	mov	r3, r0
   83f6a:	2b00      	cmp	r3, #0
   83f6c:	d013      	beq.n	83f96 <mpb_math_flinear_approx+0x8e>
			{
				return y2;
   83f6e:	683b      	ldr	r3, [r7, #0]
   83f70:	e02f      	b.n	83fd2 <mpb_math_flinear_approx+0xca>
			}
		}
		/* else negative slope */
		else
		{
			if( x >= x1 )
   83f72:	4b1c      	ldr	r3, [pc, #112]	; (83fe4 <mpb_math_flinear_approx+0xdc>)
   83f74:	68f9      	ldr	r1, [r7, #12]
   83f76:	6a38      	ldr	r0, [r7, #32]
   83f78:	4798      	blx	r3
   83f7a:	4603      	mov	r3, r0
   83f7c:	2b00      	cmp	r3, #0
   83f7e:	d001      	beq.n	83f84 <mpb_math_flinear_approx+0x7c>
			{
				return y1;
   83f80:	68bb      	ldr	r3, [r7, #8]
   83f82:	e026      	b.n	83fd2 <mpb_math_flinear_approx+0xca>
			}
			else if( x <= x2 )
   83f84:	4b18      	ldr	r3, [pc, #96]	; (83fe8 <mpb_math_flinear_approx+0xe0>)
   83f86:	6879      	ldr	r1, [r7, #4]
   83f88:	6a38      	ldr	r0, [r7, #32]
   83f8a:	4798      	blx	r3
   83f8c:	4603      	mov	r3, r0
   83f8e:	2b00      	cmp	r3, #0
   83f90:	d001      	beq.n	83f96 <mpb_math_flinear_approx+0x8e>
			{
				return y2;
   83f92:	683b      	ldr	r3, [r7, #0]
   83f94:	e01d      	b.n	83fd2 <mpb_math_flinear_approx+0xca>
			}
		}
	}
	/* get input offset */
	y = (x - x1);
   83f96:	4b11      	ldr	r3, [pc, #68]	; (83fdc <mpb_math_flinear_approx+0xd4>)
   83f98:	68f9      	ldr	r1, [r7, #12]
   83f9a:	6a38      	ldr	r0, [r7, #32]
   83f9c:	4798      	blx	r3
   83f9e:	4603      	mov	r3, r0
   83fa0:	613b      	str	r3, [r7, #16]
	/* multiply by slope numerator */
	y *= (y2 - y1);
   83fa2:	4b0e      	ldr	r3, [pc, #56]	; (83fdc <mpb_math_flinear_approx+0xd4>)
   83fa4:	68b9      	ldr	r1, [r7, #8]
   83fa6:	6838      	ldr	r0, [r7, #0]
   83fa8:	4798      	blx	r3
   83faa:	4603      	mov	r3, r0
   83fac:	461a      	mov	r2, r3
   83fae:	4b0f      	ldr	r3, [pc, #60]	; (83fec <mpb_math_flinear_approx+0xe4>)
   83fb0:	4611      	mov	r1, r2
   83fb2:	6938      	ldr	r0, [r7, #16]
   83fb4:	4798      	blx	r3
   83fb6:	4603      	mov	r3, r0
   83fb8:	613b      	str	r3, [r7, #16]
	/* divide by slope denominator */
	y = mpb_math_fdiv( y, x21 );
   83fba:	6979      	ldr	r1, [r7, #20]
   83fbc:	6938      	ldr	r0, [r7, #16]
   83fbe:	4b0c      	ldr	r3, [pc, #48]	; (83ff0 <mpb_math_flinear_approx+0xe8>)
   83fc0:	4798      	blx	r3
   83fc2:	6138      	str	r0, [r7, #16]
	/* add output offset */
	y += y1;
   83fc4:	4b0b      	ldr	r3, [pc, #44]	; (83ff4 <mpb_math_flinear_approx+0xec>)
   83fc6:	68b9      	ldr	r1, [r7, #8]
   83fc8:	6938      	ldr	r0, [r7, #16]
   83fca:	4798      	blx	r3
   83fcc:	4603      	mov	r3, r0
   83fce:	613b      	str	r3, [r7, #16]
	/* return value */
	return y;
   83fd0:	693b      	ldr	r3, [r7, #16]
}
   83fd2:	4618      	mov	r0, r3
   83fd4:	3718      	adds	r7, #24
   83fd6:	46bd      	mov	sp, r7
   83fd8:	bd80      	pop	{r7, pc}
   83fda:	bf00      	nop
   83fdc:	00085e39 	.word	0x00085e39
   83fe0:	00086375 	.word	0x00086375
   83fe4:	000863b1 	.word	0x000863b1
   83fe8:	0008639d 	.word	0x0008639d
   83fec:	0008604d 	.word	0x0008604d
   83ff0:	00083e95 	.word	0x00083e95
   83ff4:	00085e3d 	.word	0x00085e3d

00083ff8 <mpb_float1_minor_than_float2>:


eBool_t mpb_float1_minor_than_float2(float float1, float float2, unsigned int precision)
{
   83ff8:	b590      	push	{r4, r7, lr}
   83ffa:	b089      	sub	sp, #36	; 0x24
   83ffc:	af00      	add	r7, sp, #0
   83ffe:	60f8      	str	r0, [r7, #12]
   84000:	60b9      	str	r1, [r7, #8]
   84002:	607a      	str	r2, [r7, #4]
	int int1, int2;
	eBool_t bReturn = eFalse;
   84004:	2300      	movs	r3, #0
   84006:	75fb      	strb	r3, [r7, #23]
	
	if (float1 > 0)
   84008:	4b46      	ldr	r3, [pc, #280]	; (84124 <mpb_float1_minor_than_float2+0x12c>)
   8400a:	f04f 0100 	mov.w	r1, #0
   8400e:	68f8      	ldr	r0, [r7, #12]
   84010:	4798      	blx	r3
   84012:	4603      	mov	r3, r0
   84014:	2b00      	cmp	r3, #0
   84016:	d01c      	beq.n	84052 <mpb_float1_minor_than_float2+0x5a>
	int1 = (int)(float1 * precision + .5);
   84018:	4b43      	ldr	r3, [pc, #268]	; (84128 <mpb_float1_minor_than_float2+0x130>)
   8401a:	6878      	ldr	r0, [r7, #4]
   8401c:	4798      	blx	r3
   8401e:	4602      	mov	r2, r0
   84020:	4b42      	ldr	r3, [pc, #264]	; (8412c <mpb_float1_minor_than_float2+0x134>)
   84022:	68f9      	ldr	r1, [r7, #12]
   84024:	4610      	mov	r0, r2
   84026:	4798      	blx	r3
   84028:	4603      	mov	r3, r0
   8402a:	461a      	mov	r2, r3
   8402c:	4b40      	ldr	r3, [pc, #256]	; (84130 <mpb_float1_minor_than_float2+0x138>)
   8402e:	4610      	mov	r0, r2
   84030:	4798      	blx	r3
   84032:	4c40      	ldr	r4, [pc, #256]	; (84134 <mpb_float1_minor_than_float2+0x13c>)
   84034:	f04f 0200 	mov.w	r2, #0
   84038:	4b3f      	ldr	r3, [pc, #252]	; (84138 <mpb_float1_minor_than_float2+0x140>)
   8403a:	47a0      	blx	r4
   8403c:	4603      	mov	r3, r0
   8403e:	460c      	mov	r4, r1
   84040:	4619      	mov	r1, r3
   84042:	4622      	mov	r2, r4
   84044:	4b3d      	ldr	r3, [pc, #244]	; (8413c <mpb_float1_minor_than_float2+0x144>)
   84046:	4608      	mov	r0, r1
   84048:	4611      	mov	r1, r2
   8404a:	4798      	blx	r3
   8404c:	4603      	mov	r3, r0
   8404e:	61fb      	str	r3, [r7, #28]
   84050:	e01b      	b.n	8408a <mpb_float1_minor_than_float2+0x92>
	else
	int1 = (int)(float1 * precision - .5);
   84052:	4b35      	ldr	r3, [pc, #212]	; (84128 <mpb_float1_minor_than_float2+0x130>)
   84054:	6878      	ldr	r0, [r7, #4]
   84056:	4798      	blx	r3
   84058:	4602      	mov	r2, r0
   8405a:	4b34      	ldr	r3, [pc, #208]	; (8412c <mpb_float1_minor_than_float2+0x134>)
   8405c:	68f9      	ldr	r1, [r7, #12]
   8405e:	4610      	mov	r0, r2
   84060:	4798      	blx	r3
   84062:	4603      	mov	r3, r0
   84064:	461a      	mov	r2, r3
   84066:	4b32      	ldr	r3, [pc, #200]	; (84130 <mpb_float1_minor_than_float2+0x138>)
   84068:	4610      	mov	r0, r2
   8406a:	4798      	blx	r3
   8406c:	4c34      	ldr	r4, [pc, #208]	; (84140 <mpb_float1_minor_than_float2+0x148>)
   8406e:	f04f 0200 	mov.w	r2, #0
   84072:	4b31      	ldr	r3, [pc, #196]	; (84138 <mpb_float1_minor_than_float2+0x140>)
   84074:	47a0      	blx	r4
   84076:	4603      	mov	r3, r0
   84078:	460c      	mov	r4, r1
   8407a:	4619      	mov	r1, r3
   8407c:	4622      	mov	r2, r4
   8407e:	4b2f      	ldr	r3, [pc, #188]	; (8413c <mpb_float1_minor_than_float2+0x144>)
   84080:	4608      	mov	r0, r1
   84082:	4611      	mov	r1, r2
   84084:	4798      	blx	r3
   84086:	4603      	mov	r3, r0
   84088:	61fb      	str	r3, [r7, #28]

	if (float2 > 0)
   8408a:	4b26      	ldr	r3, [pc, #152]	; (84124 <mpb_float1_minor_than_float2+0x12c>)
   8408c:	f04f 0100 	mov.w	r1, #0
   84090:	68b8      	ldr	r0, [r7, #8]
   84092:	4798      	blx	r3
   84094:	4603      	mov	r3, r0
   84096:	2b00      	cmp	r3, #0
   84098:	d01c      	beq.n	840d4 <mpb_float1_minor_than_float2+0xdc>
	int2 = (int)(float2 * precision + .5);
   8409a:	4b23      	ldr	r3, [pc, #140]	; (84128 <mpb_float1_minor_than_float2+0x130>)
   8409c:	6878      	ldr	r0, [r7, #4]
   8409e:	4798      	blx	r3
   840a0:	4602      	mov	r2, r0
   840a2:	4b22      	ldr	r3, [pc, #136]	; (8412c <mpb_float1_minor_than_float2+0x134>)
   840a4:	68b9      	ldr	r1, [r7, #8]
   840a6:	4610      	mov	r0, r2
   840a8:	4798      	blx	r3
   840aa:	4603      	mov	r3, r0
   840ac:	461a      	mov	r2, r3
   840ae:	4b20      	ldr	r3, [pc, #128]	; (84130 <mpb_float1_minor_than_float2+0x138>)
   840b0:	4610      	mov	r0, r2
   840b2:	4798      	blx	r3
   840b4:	4c1f      	ldr	r4, [pc, #124]	; (84134 <mpb_float1_minor_than_float2+0x13c>)
   840b6:	f04f 0200 	mov.w	r2, #0
   840ba:	4b1f      	ldr	r3, [pc, #124]	; (84138 <mpb_float1_minor_than_float2+0x140>)
   840bc:	47a0      	blx	r4
   840be:	4603      	mov	r3, r0
   840c0:	460c      	mov	r4, r1
   840c2:	4619      	mov	r1, r3
   840c4:	4622      	mov	r2, r4
   840c6:	4b1d      	ldr	r3, [pc, #116]	; (8413c <mpb_float1_minor_than_float2+0x144>)
   840c8:	4608      	mov	r0, r1
   840ca:	4611      	mov	r1, r2
   840cc:	4798      	blx	r3
   840ce:	4603      	mov	r3, r0
   840d0:	61bb      	str	r3, [r7, #24]
   840d2:	e01b      	b.n	8410c <mpb_float1_minor_than_float2+0x114>
	else
	int2 = (int)(float2 * precision - .5);
   840d4:	4b14      	ldr	r3, [pc, #80]	; (84128 <mpb_float1_minor_than_float2+0x130>)
   840d6:	6878      	ldr	r0, [r7, #4]
   840d8:	4798      	blx	r3
   840da:	4602      	mov	r2, r0
   840dc:	4b13      	ldr	r3, [pc, #76]	; (8412c <mpb_float1_minor_than_float2+0x134>)
   840de:	68b9      	ldr	r1, [r7, #8]
   840e0:	4610      	mov	r0, r2
   840e2:	4798      	blx	r3
   840e4:	4603      	mov	r3, r0
   840e6:	461a      	mov	r2, r3
   840e8:	4b11      	ldr	r3, [pc, #68]	; (84130 <mpb_float1_minor_than_float2+0x138>)
   840ea:	4610      	mov	r0, r2
   840ec:	4798      	blx	r3
   840ee:	4c14      	ldr	r4, [pc, #80]	; (84140 <mpb_float1_minor_than_float2+0x148>)
   840f0:	f04f 0200 	mov.w	r2, #0
   840f4:	4b10      	ldr	r3, [pc, #64]	; (84138 <mpb_float1_minor_than_float2+0x140>)
   840f6:	47a0      	blx	r4
   840f8:	4603      	mov	r3, r0
   840fa:	460c      	mov	r4, r1
   840fc:	4619      	mov	r1, r3
   840fe:	4622      	mov	r2, r4
   84100:	4b0e      	ldr	r3, [pc, #56]	; (8413c <mpb_float1_minor_than_float2+0x144>)
   84102:	4608      	mov	r0, r1
   84104:	4611      	mov	r1, r2
   84106:	4798      	blx	r3
   84108:	4603      	mov	r3, r0
   8410a:	61bb      	str	r3, [r7, #24]

	
	if(int1 < int2)
   8410c:	69fa      	ldr	r2, [r7, #28]
   8410e:	69bb      	ldr	r3, [r7, #24]
   84110:	429a      	cmp	r2, r3
   84112:	da01      	bge.n	84118 <mpb_float1_minor_than_float2+0x120>
	{
		bReturn = eTrue;
   84114:	2301      	movs	r3, #1
   84116:	75fb      	strb	r3, [r7, #23]
	}
	return bReturn;
   84118:	7dfb      	ldrb	r3, [r7, #23]
}
   8411a:	4618      	mov	r0, r3
   8411c:	3724      	adds	r7, #36	; 0x24
   8411e:	46bd      	mov	sp, r7
   84120:	bd90      	pop	{r4, r7, pc}
   84122:	bf00      	nop
   84124:	000863c5 	.word	0x000863c5
   84128:	00085f9d 	.word	0x00085f9d
   8412c:	0008604d 	.word	0x0008604d
   84130:	00085cf9 	.word	0x00085cf9
   84134:	00085a3d 	.word	0x00085a3d
   84138:	3fe00000 	.word	0x3fe00000
   8413c:	00085da1 	.word	0x00085da1
   84140:	00085a39 	.word	0x00085a39

00084144 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   84144:	b480      	push	{r7}
   84146:	b085      	sub	sp, #20
   84148:	af00      	add	r7, sp, #0
   8414a:	60f8      	str	r0, [r7, #12]
   8414c:	60b9      	str	r1, [r7, #8]
   8414e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   84150:	687b      	ldr	r3, [r7, #4]
   84152:	2b00      	cmp	r3, #0
   84154:	d003      	beq.n	8415e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   84156:	68fb      	ldr	r3, [r7, #12]
   84158:	68ba      	ldr	r2, [r7, #8]
   8415a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
   8415c:	e002      	b.n	84164 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
   8415e:	68fb      	ldr	r3, [r7, #12]
   84160:	68ba      	ldr	r2, [r7, #8]
   84162:	661a      	str	r2, [r3, #96]	; 0x60
}
   84164:	bf00      	nop
   84166:	3714      	adds	r7, #20
   84168:	46bd      	mov	sp, r7
   8416a:	bc80      	pop	{r7}
   8416c:	4770      	bx	lr

0008416e <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   8416e:	b480      	push	{r7}
   84170:	b087      	sub	sp, #28
   84172:	af00      	add	r7, sp, #0
   84174:	60f8      	str	r0, [r7, #12]
   84176:	60b9      	str	r1, [r7, #8]
   84178:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8417a:	68fb      	ldr	r3, [r7, #12]
   8417c:	687a      	ldr	r2, [r7, #4]
   8417e:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   84180:	68bb      	ldr	r3, [r7, #8]
   84182:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84186:	d01f      	beq.n	841c8 <pio_set_peripheral+0x5a>
   84188:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8418c:	d805      	bhi.n	8419a <pio_set_peripheral+0x2c>
   8418e:	2b00      	cmp	r3, #0
   84190:	d027      	beq.n	841e2 <pio_set_peripheral+0x74>
   84192:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   84196:	d00a      	beq.n	841ae <pio_set_peripheral+0x40>
   84198:	e01f      	b.n	841da <pio_set_peripheral+0x6c>
   8419a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8419e:	d020      	beq.n	841e2 <pio_set_peripheral+0x74>
   841a0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   841a4:	d01d      	beq.n	841e2 <pio_set_peripheral+0x74>
   841a6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   841aa:	d01a      	beq.n	841e2 <pio_set_peripheral+0x74>
   841ac:	e015      	b.n	841da <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   841ae:	68fb      	ldr	r3, [r7, #12]
   841b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   841b2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   841b4:	68fb      	ldr	r3, [r7, #12]
   841b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   841b8:	687b      	ldr	r3, [r7, #4]
   841ba:	43d9      	mvns	r1, r3
   841bc:	697b      	ldr	r3, [r7, #20]
   841be:	400b      	ands	r3, r1
   841c0:	401a      	ands	r2, r3
   841c2:	68fb      	ldr	r3, [r7, #12]
   841c4:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   841c6:	e008      	b.n	841da <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   841c8:	68fb      	ldr	r3, [r7, #12]
   841ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   841cc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   841ce:	687a      	ldr	r2, [r7, #4]
   841d0:	697b      	ldr	r3, [r7, #20]
   841d2:	431a      	orrs	r2, r3
   841d4:	68fb      	ldr	r3, [r7, #12]
   841d6:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   841d8:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   841da:	68fb      	ldr	r3, [r7, #12]
   841dc:	687a      	ldr	r2, [r7, #4]
   841de:	605a      	str	r2, [r3, #4]
   841e0:	e000      	b.n	841e4 <pio_set_peripheral+0x76>
		return;
   841e2:	bf00      	nop
}
   841e4:	371c      	adds	r7, #28
   841e6:	46bd      	mov	sp, r7
   841e8:	bc80      	pop	{r7}
   841ea:	4770      	bx	lr

000841ec <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   841ec:	b580      	push	{r7, lr}
   841ee:	b084      	sub	sp, #16
   841f0:	af00      	add	r7, sp, #0
   841f2:	60f8      	str	r0, [r7, #12]
   841f4:	60b9      	str	r1, [r7, #8]
   841f6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   841f8:	68b9      	ldr	r1, [r7, #8]
   841fa:	68f8      	ldr	r0, [r7, #12]
   841fc:	4b19      	ldr	r3, [pc, #100]	; (84264 <pio_set_input+0x78>)
   841fe:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   84200:	687b      	ldr	r3, [r7, #4]
   84202:	f003 0301 	and.w	r3, r3, #1
   84206:	461a      	mov	r2, r3
   84208:	68b9      	ldr	r1, [r7, #8]
   8420a:	68f8      	ldr	r0, [r7, #12]
   8420c:	4b16      	ldr	r3, [pc, #88]	; (84268 <pio_set_input+0x7c>)
   8420e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   84210:	687b      	ldr	r3, [r7, #4]
   84212:	f003 030a 	and.w	r3, r3, #10
   84216:	2b00      	cmp	r3, #0
   84218:	d003      	beq.n	84222 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   8421a:	68fb      	ldr	r3, [r7, #12]
   8421c:	68ba      	ldr	r2, [r7, #8]
   8421e:	621a      	str	r2, [r3, #32]
   84220:	e002      	b.n	84228 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   84222:	68fb      	ldr	r3, [r7, #12]
   84224:	68ba      	ldr	r2, [r7, #8]
   84226:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   84228:	687b      	ldr	r3, [r7, #4]
   8422a:	f003 0302 	and.w	r3, r3, #2
   8422e:	2b00      	cmp	r3, #0
   84230:	d004      	beq.n	8423c <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   84232:	68fb      	ldr	r3, [r7, #12]
   84234:	68ba      	ldr	r2, [r7, #8]
   84236:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   8423a:	e008      	b.n	8424e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8423c:	687b      	ldr	r3, [r7, #4]
   8423e:	f003 0308 	and.w	r3, r3, #8
   84242:	2b00      	cmp	r3, #0
   84244:	d003      	beq.n	8424e <pio_set_input+0x62>
			p_pio->PIO_DIFSR = ul_mask;
   84246:	68fb      	ldr	r3, [r7, #12]
   84248:	68ba      	ldr	r2, [r7, #8]
   8424a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8424e:	68fb      	ldr	r3, [r7, #12]
   84250:	68ba      	ldr	r2, [r7, #8]
   84252:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   84254:	68fb      	ldr	r3, [r7, #12]
   84256:	68ba      	ldr	r2, [r7, #8]
   84258:	601a      	str	r2, [r3, #0]
}
   8425a:	bf00      	nop
   8425c:	3710      	adds	r7, #16
   8425e:	46bd      	mov	sp, r7
   84260:	bd80      	pop	{r7, pc}
   84262:	bf00      	nop
   84264:	000842d1 	.word	0x000842d1
   84268:	00084145 	.word	0x00084145

0008426c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   8426c:	b580      	push	{r7, lr}
   8426e:	b084      	sub	sp, #16
   84270:	af00      	add	r7, sp, #0
   84272:	60f8      	str	r0, [r7, #12]
   84274:	60b9      	str	r1, [r7, #8]
   84276:	607a      	str	r2, [r7, #4]
   84278:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   8427a:	68b9      	ldr	r1, [r7, #8]
   8427c:	68f8      	ldr	r0, [r7, #12]
   8427e:	4b12      	ldr	r3, [pc, #72]	; (842c8 <pio_set_output+0x5c>)
   84280:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   84282:	69ba      	ldr	r2, [r7, #24]
   84284:	68b9      	ldr	r1, [r7, #8]
   84286:	68f8      	ldr	r0, [r7, #12]
   84288:	4b10      	ldr	r3, [pc, #64]	; (842cc <pio_set_output+0x60>)
   8428a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8428c:	683b      	ldr	r3, [r7, #0]
   8428e:	2b00      	cmp	r3, #0
   84290:	d003      	beq.n	8429a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   84292:	68fb      	ldr	r3, [r7, #12]
   84294:	68ba      	ldr	r2, [r7, #8]
   84296:	651a      	str	r2, [r3, #80]	; 0x50
   84298:	e002      	b.n	842a0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8429a:	68fb      	ldr	r3, [r7, #12]
   8429c:	68ba      	ldr	r2, [r7, #8]
   8429e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   842a0:	687b      	ldr	r3, [r7, #4]
   842a2:	2b00      	cmp	r3, #0
   842a4:	d003      	beq.n	842ae <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   842a6:	68fb      	ldr	r3, [r7, #12]
   842a8:	68ba      	ldr	r2, [r7, #8]
   842aa:	631a      	str	r2, [r3, #48]	; 0x30
   842ac:	e002      	b.n	842b4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   842ae:	68fb      	ldr	r3, [r7, #12]
   842b0:	68ba      	ldr	r2, [r7, #8]
   842b2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   842b4:	68fb      	ldr	r3, [r7, #12]
   842b6:	68ba      	ldr	r2, [r7, #8]
   842b8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   842ba:	68fb      	ldr	r3, [r7, #12]
   842bc:	68ba      	ldr	r2, [r7, #8]
   842be:	601a      	str	r2, [r3, #0]
}
   842c0:	bf00      	nop
   842c2:	3710      	adds	r7, #16
   842c4:	46bd      	mov	sp, r7
   842c6:	bd80      	pop	{r7, pc}
   842c8:	000842d1 	.word	0x000842d1
   842cc:	00084145 	.word	0x00084145

000842d0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   842d0:	b480      	push	{r7}
   842d2:	b083      	sub	sp, #12
   842d4:	af00      	add	r7, sp, #0
   842d6:	6078      	str	r0, [r7, #4]
   842d8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   842da:	687b      	ldr	r3, [r7, #4]
   842dc:	683a      	ldr	r2, [r7, #0]
   842de:	645a      	str	r2, [r3, #68]	; 0x44
}
   842e0:	bf00      	nop
   842e2:	370c      	adds	r7, #12
   842e4:	46bd      	mov	sp, r7
   842e6:	bc80      	pop	{r7}
   842e8:	4770      	bx	lr

000842ea <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   842ea:	b480      	push	{r7}
   842ec:	b083      	sub	sp, #12
   842ee:	af00      	add	r7, sp, #0
   842f0:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   842f2:	687b      	ldr	r3, [r7, #4]
   842f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   842f6:	4618      	mov	r0, r3
   842f8:	370c      	adds	r7, #12
   842fa:	46bd      	mov	sp, r7
   842fc:	bc80      	pop	{r7}
   842fe:	4770      	bx	lr

00084300 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   84300:	b480      	push	{r7}
   84302:	b083      	sub	sp, #12
   84304:	af00      	add	r7, sp, #0
   84306:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   84308:	687b      	ldr	r3, [r7, #4]
   8430a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   8430c:	4618      	mov	r0, r3
   8430e:	370c      	adds	r7, #12
   84310:	46bd      	mov	sp, r7
   84312:	bc80      	pop	{r7}
   84314:	4770      	bx	lr
	...

00084318 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   84318:	b590      	push	{r4, r7, lr}
   8431a:	b087      	sub	sp, #28
   8431c:	af02      	add	r7, sp, #8
   8431e:	6078      	str	r0, [r7, #4]
   84320:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   84322:	6878      	ldr	r0, [r7, #4]
   84324:	4b45      	ldr	r3, [pc, #276]	; (8443c <pio_configure_pin+0x124>)
   84326:	4798      	blx	r3
   84328:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8432a:	683b      	ldr	r3, [r7, #0]
   8432c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   84330:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84334:	d046      	beq.n	843c4 <pio_configure_pin+0xac>
   84336:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8433a:	d806      	bhi.n	8434a <pio_configure_pin+0x32>
   8433c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   84340:	d00a      	beq.n	84358 <pio_configure_pin+0x40>
   84342:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84346:	d022      	beq.n	8438e <pio_configure_pin+0x76>
   84348:	e070      	b.n	8442c <pio_configure_pin+0x114>
   8434a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8434e:	d045      	beq.n	843dc <pio_configure_pin+0xc4>
   84350:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   84354:	d042      	beq.n	843dc <pio_configure_pin+0xc4>
   84356:	e069      	b.n	8442c <pio_configure_pin+0x114>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   84358:	687b      	ldr	r3, [r7, #4]
   8435a:	f003 031f 	and.w	r3, r3, #31
   8435e:	2201      	movs	r2, #1
   84360:	fa02 f303 	lsl.w	r3, r2, r3
   84364:	461a      	mov	r2, r3
   84366:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8436a:	68f8      	ldr	r0, [r7, #12]
   8436c:	4b34      	ldr	r3, [pc, #208]	; (84440 <pio_configure_pin+0x128>)
   8436e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   84370:	687b      	ldr	r3, [r7, #4]
   84372:	f003 031f 	and.w	r3, r3, #31
   84376:	2201      	movs	r2, #1
   84378:	fa02 f303 	lsl.w	r3, r2, r3
   8437c:	4619      	mov	r1, r3
   8437e:	683b      	ldr	r3, [r7, #0]
   84380:	f003 0301 	and.w	r3, r3, #1
   84384:	461a      	mov	r2, r3
   84386:	68f8      	ldr	r0, [r7, #12]
   84388:	4b2e      	ldr	r3, [pc, #184]	; (84444 <pio_configure_pin+0x12c>)
   8438a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   8438c:	e050      	b.n	84430 <pio_configure_pin+0x118>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8438e:	687b      	ldr	r3, [r7, #4]
   84390:	f003 031f 	and.w	r3, r3, #31
   84394:	2201      	movs	r2, #1
   84396:	fa02 f303 	lsl.w	r3, r2, r3
   8439a:	461a      	mov	r2, r3
   8439c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   843a0:	68f8      	ldr	r0, [r7, #12]
   843a2:	4b27      	ldr	r3, [pc, #156]	; (84440 <pio_configure_pin+0x128>)
   843a4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   843a6:	687b      	ldr	r3, [r7, #4]
   843a8:	f003 031f 	and.w	r3, r3, #31
   843ac:	2201      	movs	r2, #1
   843ae:	fa02 f303 	lsl.w	r3, r2, r3
   843b2:	4619      	mov	r1, r3
   843b4:	683b      	ldr	r3, [r7, #0]
   843b6:	f003 0301 	and.w	r3, r3, #1
   843ba:	461a      	mov	r2, r3
   843bc:	68f8      	ldr	r0, [r7, #12]
   843be:	4b21      	ldr	r3, [pc, #132]	; (84444 <pio_configure_pin+0x12c>)
   843c0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   843c2:	e035      	b.n	84430 <pio_configure_pin+0x118>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   843c4:	687b      	ldr	r3, [r7, #4]
   843c6:	f003 031f 	and.w	r3, r3, #31
   843ca:	2201      	movs	r2, #1
   843cc:	fa02 f303 	lsl.w	r3, r2, r3
   843d0:	683a      	ldr	r2, [r7, #0]
   843d2:	4619      	mov	r1, r3
   843d4:	68f8      	ldr	r0, [r7, #12]
   843d6:	4b1c      	ldr	r3, [pc, #112]	; (84448 <pio_configure_pin+0x130>)
   843d8:	4798      	blx	r3
		break;
   843da:	e029      	b.n	84430 <pio_configure_pin+0x118>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   843dc:	687b      	ldr	r3, [r7, #4]
   843de:	f003 031f 	and.w	r3, r3, #31
   843e2:	2201      	movs	r2, #1
   843e4:	fa02 f303 	lsl.w	r3, r2, r3
   843e8:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   843ea:	683b      	ldr	r3, [r7, #0]
   843ec:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   843f0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   843f4:	bf0c      	ite	eq
   843f6:	2301      	moveq	r3, #1
   843f8:	2300      	movne	r3, #0
   843fa:	b2db      	uxtb	r3, r3
   843fc:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   843fe:	683b      	ldr	r3, [r7, #0]
   84400:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84404:	2b00      	cmp	r3, #0
   84406:	bf14      	ite	ne
   84408:	2301      	movne	r3, #1
   8440a:	2300      	moveq	r3, #0
   8440c:	b2db      	uxtb	r3, r3
   8440e:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   84410:	683b      	ldr	r3, [r7, #0]
   84412:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84416:	2b00      	cmp	r3, #0
   84418:	bf14      	ite	ne
   8441a:	2301      	movne	r3, #1
   8441c:	2300      	moveq	r3, #0
   8441e:	b2db      	uxtb	r3, r3
   84420:	9300      	str	r3, [sp, #0]
   84422:	4603      	mov	r3, r0
   84424:	68f8      	ldr	r0, [r7, #12]
   84426:	4c09      	ldr	r4, [pc, #36]	; (8444c <pio_configure_pin+0x134>)
   84428:	47a0      	blx	r4
		break;
   8442a:	e001      	b.n	84430 <pio_configure_pin+0x118>

	default:
		return 0;
   8442c:	2300      	movs	r3, #0
   8442e:	e000      	b.n	84432 <pio_configure_pin+0x11a>
	}

	return 1;
   84430:	2301      	movs	r3, #1
}
   84432:	4618      	mov	r0, r3
   84434:	3714      	adds	r7, #20
   84436:	46bd      	mov	sp, r7
   84438:	bd90      	pop	{r4, r7, pc}
   8443a:	bf00      	nop
   8443c:	00084535 	.word	0x00084535
   84440:	0008416f 	.word	0x0008416f
   84444:	00084145 	.word	0x00084145
   84448:	000841ed 	.word	0x000841ed
   8444c:	0008426d 	.word	0x0008426d

00084450 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   84450:	b590      	push	{r4, r7, lr}
   84452:	b087      	sub	sp, #28
   84454:	af02      	add	r7, sp, #8
   84456:	60f8      	str	r0, [r7, #12]
   84458:	60b9      	str	r1, [r7, #8]
   8445a:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8445c:	687b      	ldr	r3, [r7, #4]
   8445e:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   84462:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84466:	d02e      	beq.n	844c6 <pio_configure_pin_group+0x76>
   84468:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8446c:	d806      	bhi.n	8447c <pio_configure_pin_group+0x2c>
   8446e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   84472:	d00a      	beq.n	8448a <pio_configure_pin_group+0x3a>
   84474:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84478:	d016      	beq.n	844a8 <pio_configure_pin_group+0x58>
   8447a:	e04c      	b.n	84516 <pio_configure_pin_group+0xc6>
   8447c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   84480:	d027      	beq.n	844d2 <pio_configure_pin_group+0x82>
   84482:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   84486:	d024      	beq.n	844d2 <pio_configure_pin_group+0x82>
   84488:	e045      	b.n	84516 <pio_configure_pin_group+0xc6>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8448a:	68ba      	ldr	r2, [r7, #8]
   8448c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   84490:	68f8      	ldr	r0, [r7, #12]
   84492:	4b24      	ldr	r3, [pc, #144]	; (84524 <pio_configure_pin_group+0xd4>)
   84494:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   84496:	687b      	ldr	r3, [r7, #4]
   84498:	f003 0301 	and.w	r3, r3, #1
   8449c:	461a      	mov	r2, r3
   8449e:	68b9      	ldr	r1, [r7, #8]
   844a0:	68f8      	ldr	r0, [r7, #12]
   844a2:	4b21      	ldr	r3, [pc, #132]	; (84528 <pio_configure_pin_group+0xd8>)
   844a4:	4798      	blx	r3
		break;
   844a6:	e038      	b.n	8451a <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   844a8:	68ba      	ldr	r2, [r7, #8]
   844aa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   844ae:	68f8      	ldr	r0, [r7, #12]
   844b0:	4b1c      	ldr	r3, [pc, #112]	; (84524 <pio_configure_pin_group+0xd4>)
   844b2:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   844b4:	687b      	ldr	r3, [r7, #4]
   844b6:	f003 0301 	and.w	r3, r3, #1
   844ba:	461a      	mov	r2, r3
   844bc:	68b9      	ldr	r1, [r7, #8]
   844be:	68f8      	ldr	r0, [r7, #12]
   844c0:	4b19      	ldr	r3, [pc, #100]	; (84528 <pio_configure_pin_group+0xd8>)
   844c2:	4798      	blx	r3
		break;
   844c4:	e029      	b.n	8451a <pio_configure_pin_group+0xca>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   844c6:	687a      	ldr	r2, [r7, #4]
   844c8:	68b9      	ldr	r1, [r7, #8]
   844ca:	68f8      	ldr	r0, [r7, #12]
   844cc:	4b17      	ldr	r3, [pc, #92]	; (8452c <pio_configure_pin_group+0xdc>)
   844ce:	4798      	blx	r3
		break;
   844d0:	e023      	b.n	8451a <pio_configure_pin_group+0xca>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   844d2:	687b      	ldr	r3, [r7, #4]
   844d4:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   844d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   844dc:	bf0c      	ite	eq
   844de:	2301      	moveq	r3, #1
   844e0:	2300      	movne	r3, #0
   844e2:	b2db      	uxtb	r3, r3
   844e4:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   844e6:	687b      	ldr	r3, [r7, #4]
   844e8:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask,
   844ec:	2b00      	cmp	r3, #0
   844ee:	bf14      	ite	ne
   844f0:	2301      	movne	r3, #1
   844f2:	2300      	moveq	r3, #0
   844f4:	b2db      	uxtb	r3, r3
   844f6:	4619      	mov	r1, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   844f8:	687b      	ldr	r3, [r7, #4]
   844fa:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask,
   844fe:	2b00      	cmp	r3, #0
   84500:	bf14      	ite	ne
   84502:	2301      	movne	r3, #1
   84504:	2300      	moveq	r3, #0
   84506:	b2db      	uxtb	r3, r3
   84508:	9300      	str	r3, [sp, #0]
   8450a:	460b      	mov	r3, r1
   8450c:	68b9      	ldr	r1, [r7, #8]
   8450e:	68f8      	ldr	r0, [r7, #12]
   84510:	4c07      	ldr	r4, [pc, #28]	; (84530 <pio_configure_pin_group+0xe0>)
   84512:	47a0      	blx	r4
		break;
   84514:	e001      	b.n	8451a <pio_configure_pin_group+0xca>

	default:
		return 0;
   84516:	2300      	movs	r3, #0
   84518:	e000      	b.n	8451c <pio_configure_pin_group+0xcc>
	}

	return 1;
   8451a:	2301      	movs	r3, #1
}
   8451c:	4618      	mov	r0, r3
   8451e:	3714      	adds	r7, #20
   84520:	46bd      	mov	sp, r7
   84522:	bd90      	pop	{r4, r7, pc}
   84524:	0008416f 	.word	0x0008416f
   84528:	00084145 	.word	0x00084145
   8452c:	000841ed 	.word	0x000841ed
   84530:	0008426d 	.word	0x0008426d

00084534 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
   84534:	b480      	push	{r7}
   84536:	b085      	sub	sp, #20
   84538:	af00      	add	r7, sp, #0
   8453a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8453c:	687b      	ldr	r3, [r7, #4]
   8453e:	095b      	lsrs	r3, r3, #5
   84540:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84544:	f203 7307 	addw	r3, r3, #1799	; 0x707
   84548:	025b      	lsls	r3, r3, #9
   8454a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
   8454c:	68fb      	ldr	r3, [r7, #12]
}
   8454e:	4618      	mov	r0, r3
   84550:	3714      	adds	r7, #20
   84552:	46bd      	mov	sp, r7
   84554:	bc80      	pop	{r7}
   84556:	4770      	bx	lr

00084558 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   84558:	b580      	push	{r7, lr}
   8455a:	b084      	sub	sp, #16
   8455c:	af00      	add	r7, sp, #0
   8455e:	6078      	str	r0, [r7, #4]
   84560:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   84562:	6878      	ldr	r0, [r7, #4]
   84564:	4b26      	ldr	r3, [pc, #152]	; (84600 <pio_handler_process+0xa8>)
   84566:	4798      	blx	r3
   84568:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   8456a:	6878      	ldr	r0, [r7, #4]
   8456c:	4b25      	ldr	r3, [pc, #148]	; (84604 <pio_handler_process+0xac>)
   8456e:	4798      	blx	r3
   84570:	4602      	mov	r2, r0
   84572:	68fb      	ldr	r3, [r7, #12]
   84574:	4013      	ands	r3, r2
   84576:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   84578:	68fb      	ldr	r3, [r7, #12]
   8457a:	2b00      	cmp	r3, #0
   8457c:	d03c      	beq.n	845f8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
   8457e:	2300      	movs	r3, #0
   84580:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   84582:	e034      	b.n	845ee <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   84584:	4a20      	ldr	r2, [pc, #128]	; (84608 <pio_handler_process+0xb0>)
   84586:	68bb      	ldr	r3, [r7, #8]
   84588:	011b      	lsls	r3, r3, #4
   8458a:	4413      	add	r3, r2
   8458c:	681a      	ldr	r2, [r3, #0]
   8458e:	683b      	ldr	r3, [r7, #0]
   84590:	429a      	cmp	r2, r3
   84592:	d126      	bne.n	845e2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   84594:	4a1c      	ldr	r2, [pc, #112]	; (84608 <pio_handler_process+0xb0>)
   84596:	68bb      	ldr	r3, [r7, #8]
   84598:	011b      	lsls	r3, r3, #4
   8459a:	4413      	add	r3, r2
   8459c:	3304      	adds	r3, #4
   8459e:	681a      	ldr	r2, [r3, #0]
   845a0:	68fb      	ldr	r3, [r7, #12]
   845a2:	4013      	ands	r3, r2
   845a4:	2b00      	cmp	r3, #0
   845a6:	d01c      	beq.n	845e2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   845a8:	4a17      	ldr	r2, [pc, #92]	; (84608 <pio_handler_process+0xb0>)
   845aa:	68bb      	ldr	r3, [r7, #8]
   845ac:	011b      	lsls	r3, r3, #4
   845ae:	4413      	add	r3, r2
   845b0:	330c      	adds	r3, #12
   845b2:	681b      	ldr	r3, [r3, #0]
   845b4:	4914      	ldr	r1, [pc, #80]	; (84608 <pio_handler_process+0xb0>)
   845b6:	68ba      	ldr	r2, [r7, #8]
   845b8:	0112      	lsls	r2, r2, #4
   845ba:	440a      	add	r2, r1
   845bc:	6810      	ldr	r0, [r2, #0]
   845be:	4912      	ldr	r1, [pc, #72]	; (84608 <pio_handler_process+0xb0>)
   845c0:	68ba      	ldr	r2, [r7, #8]
   845c2:	0112      	lsls	r2, r2, #4
   845c4:	440a      	add	r2, r1
   845c6:	3204      	adds	r2, #4
   845c8:	6812      	ldr	r2, [r2, #0]
   845ca:	4611      	mov	r1, r2
   845cc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   845ce:	4a0e      	ldr	r2, [pc, #56]	; (84608 <pio_handler_process+0xb0>)
   845d0:	68bb      	ldr	r3, [r7, #8]
   845d2:	011b      	lsls	r3, r3, #4
   845d4:	4413      	add	r3, r2
   845d6:	3304      	adds	r3, #4
   845d8:	681b      	ldr	r3, [r3, #0]
   845da:	43db      	mvns	r3, r3
   845dc:	68fa      	ldr	r2, [r7, #12]
   845de:	4013      	ands	r3, r2
   845e0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   845e2:	68bb      	ldr	r3, [r7, #8]
   845e4:	3301      	adds	r3, #1
   845e6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
   845e8:	68bb      	ldr	r3, [r7, #8]
   845ea:	2b06      	cmp	r3, #6
   845ec:	d803      	bhi.n	845f6 <pio_handler_process+0x9e>
		while (status != 0) {
   845ee:	68fb      	ldr	r3, [r7, #12]
   845f0:	2b00      	cmp	r3, #0
   845f2:	d1c7      	bne.n	84584 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
   845f4:	e000      	b.n	845f8 <pio_handler_process+0xa0>
				break;
   845f6:	bf00      	nop
}
   845f8:	bf00      	nop
   845fa:	3710      	adds	r7, #16
   845fc:	46bd      	mov	sp, r7
   845fe:	bd80      	pop	{r7, pc}
   84600:	000842eb 	.word	0x000842eb
   84604:	00084301 	.word	0x00084301
   84608:	20070b88 	.word	0x20070b88

0008460c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8460c:	b580      	push	{r7, lr}
   8460e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   84610:	210b      	movs	r1, #11
   84612:	4802      	ldr	r0, [pc, #8]	; (8461c <PIOA_Handler+0x10>)
   84614:	4b02      	ldr	r3, [pc, #8]	; (84620 <PIOA_Handler+0x14>)
   84616:	4798      	blx	r3
}
   84618:	bf00      	nop
   8461a:	bd80      	pop	{r7, pc}
   8461c:	400e0e00 	.word	0x400e0e00
   84620:	00084559 	.word	0x00084559

00084624 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   84624:	b580      	push	{r7, lr}
   84626:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   84628:	210c      	movs	r1, #12
   8462a:	4802      	ldr	r0, [pc, #8]	; (84634 <PIOB_Handler+0x10>)
   8462c:	4b02      	ldr	r3, [pc, #8]	; (84638 <PIOB_Handler+0x14>)
   8462e:	4798      	blx	r3
}
   84630:	bf00      	nop
   84632:	bd80      	pop	{r7, pc}
   84634:	400e1000 	.word	0x400e1000
   84638:	00084559 	.word	0x00084559

0008463c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8463c:	b580      	push	{r7, lr}
   8463e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   84640:	210d      	movs	r1, #13
   84642:	4802      	ldr	r0, [pc, #8]	; (8464c <PIOC_Handler+0x10>)
   84644:	4b02      	ldr	r3, [pc, #8]	; (84650 <PIOC_Handler+0x14>)
   84646:	4798      	blx	r3
}
   84648:	bf00      	nop
   8464a:	bd80      	pop	{r7, pc}
   8464c:	400e1200 	.word	0x400e1200
   84650:	00084559 	.word	0x00084559

00084654 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   84654:	b580      	push	{r7, lr}
   84656:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   84658:	210e      	movs	r1, #14
   8465a:	4802      	ldr	r0, [pc, #8]	; (84664 <PIOD_Handler+0x10>)
   8465c:	4b02      	ldr	r3, [pc, #8]	; (84668 <PIOD_Handler+0x14>)
   8465e:	4798      	blx	r3
}
   84660:	bf00      	nop
   84662:	bd80      	pop	{r7, pc}
   84664:	400e1400 	.word	0x400e1400
   84668:	00084559 	.word	0x00084559

0008466c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   8466c:	b480      	push	{r7}
   8466e:	b085      	sub	sp, #20
   84670:	af00      	add	r7, sp, #0
   84672:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   84674:	491c      	ldr	r1, [pc, #112]	; (846e8 <pmc_switch_mck_to_pllack+0x7c>)
   84676:	4b1c      	ldr	r3, [pc, #112]	; (846e8 <pmc_switch_mck_to_pllack+0x7c>)
   84678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8467a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   8467e:	687b      	ldr	r3, [r7, #4]
   84680:	4313      	orrs	r3, r2
   84682:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   84684:	f44f 6300 	mov.w	r3, #2048	; 0x800
   84688:	60fb      	str	r3, [r7, #12]
   8468a:	e007      	b.n	8469c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8468c:	68fb      	ldr	r3, [r7, #12]
   8468e:	2b00      	cmp	r3, #0
   84690:	d101      	bne.n	84696 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   84692:	2301      	movs	r3, #1
   84694:	e023      	b.n	846de <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   84696:	68fb      	ldr	r3, [r7, #12]
   84698:	3b01      	subs	r3, #1
   8469a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8469c:	4b12      	ldr	r3, [pc, #72]	; (846e8 <pmc_switch_mck_to_pllack+0x7c>)
   8469e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   846a0:	f003 0308 	and.w	r3, r3, #8
   846a4:	2b00      	cmp	r3, #0
   846a6:	d0f1      	beq.n	8468c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   846a8:	4a0f      	ldr	r2, [pc, #60]	; (846e8 <pmc_switch_mck_to_pllack+0x7c>)
   846aa:	4b0f      	ldr	r3, [pc, #60]	; (846e8 <pmc_switch_mck_to_pllack+0x7c>)
   846ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   846ae:	f023 0303 	bic.w	r3, r3, #3
   846b2:	f043 0302 	orr.w	r3, r3, #2
   846b6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   846b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   846bc:	60fb      	str	r3, [r7, #12]
   846be:	e007      	b.n	846d0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   846c0:	68fb      	ldr	r3, [r7, #12]
   846c2:	2b00      	cmp	r3, #0
   846c4:	d101      	bne.n	846ca <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   846c6:	2301      	movs	r3, #1
   846c8:	e009      	b.n	846de <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   846ca:	68fb      	ldr	r3, [r7, #12]
   846cc:	3b01      	subs	r3, #1
   846ce:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   846d0:	4b05      	ldr	r3, [pc, #20]	; (846e8 <pmc_switch_mck_to_pllack+0x7c>)
   846d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   846d4:	f003 0308 	and.w	r3, r3, #8
   846d8:	2b00      	cmp	r3, #0
   846da:	d0f1      	beq.n	846c0 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   846dc:	2300      	movs	r3, #0
}
   846de:	4618      	mov	r0, r3
   846e0:	3714      	adds	r7, #20
   846e2:	46bd      	mov	sp, r7
   846e4:	bc80      	pop	{r7}
   846e6:	4770      	bx	lr
   846e8:	400e0600 	.word	0x400e0600

000846ec <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   846ec:	b480      	push	{r7}
   846ee:	b083      	sub	sp, #12
   846f0:	af00      	add	r7, sp, #0
   846f2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   846f4:	687b      	ldr	r3, [r7, #4]
   846f6:	2b01      	cmp	r3, #1
   846f8:	d107      	bne.n	8470a <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   846fa:	4a08      	ldr	r2, [pc, #32]	; (8471c <pmc_switch_sclk_to_32kxtal+0x30>)
   846fc:	4b07      	ldr	r3, [pc, #28]	; (8471c <pmc_switch_sclk_to_32kxtal+0x30>)
   846fe:	689b      	ldr	r3, [r3, #8]
   84700:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   84704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84708:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   8470a:	4b04      	ldr	r3, [pc, #16]	; (8471c <pmc_switch_sclk_to_32kxtal+0x30>)
   8470c:	4a04      	ldr	r2, [pc, #16]	; (84720 <pmc_switch_sclk_to_32kxtal+0x34>)
   8470e:	601a      	str	r2, [r3, #0]
}
   84710:	bf00      	nop
   84712:	370c      	adds	r7, #12
   84714:	46bd      	mov	sp, r7
   84716:	bc80      	pop	{r7}
   84718:	4770      	bx	lr
   8471a:	bf00      	nop
   8471c:	400e1a10 	.word	0x400e1a10
   84720:	a5000008 	.word	0xa5000008

00084724 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   84724:	b480      	push	{r7}
   84726:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   84728:	4b09      	ldr	r3, [pc, #36]	; (84750 <pmc_osc_is_ready_32kxtal+0x2c>)
   8472a:	695b      	ldr	r3, [r3, #20]
   8472c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   84730:	2b00      	cmp	r3, #0
   84732:	d007      	beq.n	84744 <pmc_osc_is_ready_32kxtal+0x20>
   84734:	4b07      	ldr	r3, [pc, #28]	; (84754 <pmc_osc_is_ready_32kxtal+0x30>)
   84736:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   84738:	f003 0380 	and.w	r3, r3, #128	; 0x80
   8473c:	2b00      	cmp	r3, #0
   8473e:	d001      	beq.n	84744 <pmc_osc_is_ready_32kxtal+0x20>
   84740:	2301      	movs	r3, #1
   84742:	e000      	b.n	84746 <pmc_osc_is_ready_32kxtal+0x22>
   84744:	2300      	movs	r3, #0
}
   84746:	4618      	mov	r0, r3
   84748:	46bd      	mov	sp, r7
   8474a:	bc80      	pop	{r7}
   8474c:	4770      	bx	lr
   8474e:	bf00      	nop
   84750:	400e1a10 	.word	0x400e1a10
   84754:	400e0600 	.word	0x400e0600

00084758 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   84758:	b480      	push	{r7}
   8475a:	b083      	sub	sp, #12
   8475c:	af00      	add	r7, sp, #0
   8475e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   84760:	4a18      	ldr	r2, [pc, #96]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   84762:	4b18      	ldr	r3, [pc, #96]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   84764:	6a1b      	ldr	r3, [r3, #32]
   84766:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8476a:	f043 0308 	orr.w	r3, r3, #8
   8476e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   84770:	bf00      	nop
   84772:	4b14      	ldr	r3, [pc, #80]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   84774:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   84776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   8477a:	2b00      	cmp	r3, #0
   8477c:	d0f9      	beq.n	84772 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8477e:	4911      	ldr	r1, [pc, #68]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   84780:	4b10      	ldr	r3, [pc, #64]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   84782:	6a1b      	ldr	r3, [r3, #32]
   84784:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   84788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
   8478c:	687a      	ldr	r2, [r7, #4]
   8478e:	4313      	orrs	r3, r2
   84790:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   84794:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   84796:	bf00      	nop
   84798:	4b0a      	ldr	r3, [pc, #40]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   8479a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8479c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   847a0:	2b00      	cmp	r3, #0
   847a2:	d0f9      	beq.n	84798 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   847a4:	4a07      	ldr	r2, [pc, #28]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   847a6:	4b07      	ldr	r3, [pc, #28]	; (847c4 <pmc_switch_mainck_to_fastrc+0x6c>)
   847a8:	6a1b      	ldr	r3, [r3, #32]
   847aa:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   847ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   847b2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   847b6:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
   847b8:	bf00      	nop
   847ba:	370c      	adds	r7, #12
   847bc:	46bd      	mov	sp, r7
   847be:	bc80      	pop	{r7}
   847c0:	4770      	bx	lr
   847c2:	bf00      	nop
   847c4:	400e0600 	.word	0x400e0600

000847c8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   847c8:	b480      	push	{r7}
   847ca:	b083      	sub	sp, #12
   847cc:	af00      	add	r7, sp, #0
   847ce:	6078      	str	r0, [r7, #4]
   847d0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   847d2:	687b      	ldr	r3, [r7, #4]
   847d4:	2b00      	cmp	r3, #0
   847d6:	d008      	beq.n	847ea <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   847d8:	4916      	ldr	r1, [pc, #88]	; (84834 <pmc_switch_mainck_to_xtal+0x6c>)
   847da:	4b16      	ldr	r3, [pc, #88]	; (84834 <pmc_switch_mainck_to_xtal+0x6c>)
   847dc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   847de:	4a16      	ldr	r2, [pc, #88]	; (84838 <pmc_switch_mainck_to_xtal+0x70>)
   847e0:	401a      	ands	r2, r3
   847e2:	4b16      	ldr	r3, [pc, #88]	; (8483c <pmc_switch_mainck_to_xtal+0x74>)
   847e4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   847e6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
   847e8:	e01e      	b.n	84828 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   847ea:	4912      	ldr	r1, [pc, #72]	; (84834 <pmc_switch_mainck_to_xtal+0x6c>)
   847ec:	4b11      	ldr	r3, [pc, #68]	; (84834 <pmc_switch_mainck_to_xtal+0x6c>)
   847ee:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   847f0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   847f4:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   847f8:	683a      	ldr	r2, [r7, #0]
   847fa:	0212      	lsls	r2, r2, #8
   847fc:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   847fe:	4313      	orrs	r3, r2
   84800:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   84804:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   84808:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8480a:	bf00      	nop
   8480c:	4b09      	ldr	r3, [pc, #36]	; (84834 <pmc_switch_mainck_to_xtal+0x6c>)
   8480e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   84810:	f003 0301 	and.w	r3, r3, #1
   84814:	2b00      	cmp	r3, #0
   84816:	d0f9      	beq.n	8480c <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   84818:	4a06      	ldr	r2, [pc, #24]	; (84834 <pmc_switch_mainck_to_xtal+0x6c>)
   8481a:	4b06      	ldr	r3, [pc, #24]	; (84834 <pmc_switch_mainck_to_xtal+0x6c>)
   8481c:	6a1b      	ldr	r3, [r3, #32]
   8481e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   84822:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   84826:	6213      	str	r3, [r2, #32]
}
   84828:	bf00      	nop
   8482a:	370c      	adds	r7, #12
   8482c:	46bd      	mov	sp, r7
   8482e:	bc80      	pop	{r7}
   84830:	4770      	bx	lr
   84832:	bf00      	nop
   84834:	400e0600 	.word	0x400e0600
   84838:	fec8fffc 	.word	0xfec8fffc
   8483c:	01370002 	.word	0x01370002

00084840 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   84840:	b480      	push	{r7}
   84842:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   84844:	4b03      	ldr	r3, [pc, #12]	; (84854 <pmc_osc_is_ready_mainck+0x14>)
   84846:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   84848:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   8484c:	4618      	mov	r0, r3
   8484e:	46bd      	mov	sp, r7
   84850:	bc80      	pop	{r7}
   84852:	4770      	bx	lr
   84854:	400e0600 	.word	0x400e0600

00084858 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   84858:	b480      	push	{r7}
   8485a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8485c:	4b03      	ldr	r3, [pc, #12]	; (8486c <pmc_disable_pllack+0x14>)
   8485e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   84862:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   84864:	bf00      	nop
   84866:	46bd      	mov	sp, r7
   84868:	bc80      	pop	{r7}
   8486a:	4770      	bx	lr
   8486c:	400e0600 	.word	0x400e0600

00084870 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   84870:	b480      	push	{r7}
   84872:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   84874:	4b03      	ldr	r3, [pc, #12]	; (84884 <pmc_is_locked_pllack+0x14>)
   84876:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   84878:	f003 0302 	and.w	r3, r3, #2
}
   8487c:	4618      	mov	r0, r3
   8487e:	46bd      	mov	sp, r7
   84880:	bc80      	pop	{r7}
   84882:	4770      	bx	lr
   84884:	400e0600 	.word	0x400e0600

00084888 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   84888:	b480      	push	{r7}
   8488a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   8488c:	4b03      	ldr	r3, [pc, #12]	; (8489c <pmc_is_locked_upll+0x14>)
   8488e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   84890:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   84894:	4618      	mov	r0, r3
   84896:	46bd      	mov	sp, r7
   84898:	bc80      	pop	{r7}
   8489a:	4770      	bx	lr
   8489c:	400e0600 	.word	0x400e0600

000848a0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   848a0:	b480      	push	{r7}
   848a2:	b085      	sub	sp, #20
   848a4:	af00      	add	r7, sp, #0
   848a6:	6078      	str	r0, [r7, #4]
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
   848a8:	4a0a      	ldr	r2, [pc, #40]	; (848d4 <pmc_enable_periph_clk+0x34>)
   848aa:	687b      	ldr	r3, [r7, #4]
   848ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   848b0:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
   848b4:	4b07      	ldr	r3, [pc, #28]	; (848d4 <pmc_enable_periph_clk+0x34>)
   848b6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
   848ba:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
   848be:	60fb      	str	r3, [r7, #12]
	PMC->PMC_PCR = pcr;
   848c0:	4a04      	ldr	r2, [pc, #16]	; (848d4 <pmc_enable_periph_clk+0x34>)
   848c2:	68fb      	ldr	r3, [r7, #12]
   848c4:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	return 0;
   848c8:	2300      	movs	r3, #0
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
   848ca:	4618      	mov	r0, r3
   848cc:	3714      	adds	r7, #20
   848ce:	46bd      	mov	sp, r7
   848d0:	bc80      	pop	{r7}
   848d2:	4770      	bx	lr
   848d4:	400e0600 	.word	0x400e0600

000848d8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   848d8:	b480      	push	{r7}
   848da:	b085      	sub	sp, #20
   848dc:	af00      	add	r7, sp, #0
   848de:	6078      	str	r0, [r7, #4]
   848e0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
   848e2:	2300      	movs	r3, #0
   848e4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   848e6:	687b      	ldr	r3, [r7, #4]
   848e8:	22ac      	movs	r2, #172	; 0xac
   848ea:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   848ec:	683b      	ldr	r3, [r7, #0]
   848ee:	681a      	ldr	r2, [r3, #0]
   848f0:	683b      	ldr	r3, [r7, #0]
   848f2:	685b      	ldr	r3, [r3, #4]
   848f4:	fbb2 f3f3 	udiv	r3, r2, r3
   848f8:	091b      	lsrs	r3, r3, #4
   848fa:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   848fc:	68fb      	ldr	r3, [r7, #12]
   848fe:	2b00      	cmp	r3, #0
   84900:	d003      	beq.n	8490a <uart_init+0x32>
   84902:	68fb      	ldr	r3, [r7, #12]
   84904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   84908:	d301      	bcc.n	8490e <uart_init+0x36>
		return 1;
   8490a:	2301      	movs	r3, #1
   8490c:	e00f      	b.n	8492e <uart_init+0x56>

	p_uart->UART_BRGR = cd;
   8490e:	687b      	ldr	r3, [r7, #4]
   84910:	68fa      	ldr	r2, [r7, #12]
   84912:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   84914:	683b      	ldr	r3, [r7, #0]
   84916:	689a      	ldr	r2, [r3, #8]
   84918:	687b      	ldr	r3, [r7, #4]
   8491a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8491c:	687b      	ldr	r3, [r7, #4]
   8491e:	f240 2202 	movw	r2, #514	; 0x202
   84922:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   84926:	687b      	ldr	r3, [r7, #4]
   84928:	2250      	movs	r2, #80	; 0x50
   8492a:	601a      	str	r2, [r3, #0]

	return 0;
   8492c:	2300      	movs	r3, #0
}
   8492e:	4618      	mov	r0, r3
   84930:	3714      	adds	r7, #20
   84932:	46bd      	mov	sp, r7
   84934:	bc80      	pop	{r7}
   84936:	4770      	bx	lr

00084938 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
   84938:	b480      	push	{r7}
   8493a:	b083      	sub	sp, #12
   8493c:	af00      	add	r7, sp, #0
   8493e:	6078      	str	r0, [r7, #4]
   84940:	460b      	mov	r3, r1
   84942:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   84944:	687b      	ldr	r3, [r7, #4]
   84946:	695b      	ldr	r3, [r3, #20]
   84948:	f003 0302 	and.w	r3, r3, #2
   8494c:	2b00      	cmp	r3, #0
   8494e:	d101      	bne.n	84954 <uart_write+0x1c>
		return 1;
   84950:	2301      	movs	r3, #1
   84952:	e003      	b.n	8495c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
   84954:	78fa      	ldrb	r2, [r7, #3]
   84956:	687b      	ldr	r3, [r7, #4]
   84958:	61da      	str	r2, [r3, #28]
	return 0;
   8495a:	2300      	movs	r3, #0
}
   8495c:	4618      	mov	r0, r3
   8495e:	370c      	adds	r7, #12
   84960:	46bd      	mov	sp, r7
   84962:	bc80      	pop	{r7}
   84964:	4770      	bx	lr

00084966 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
   84966:	b480      	push	{r7}
   84968:	b083      	sub	sp, #12
   8496a:	af00      	add	r7, sp, #0
   8496c:	6078      	str	r0, [r7, #4]
   8496e:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   84970:	687b      	ldr	r3, [r7, #4]
   84972:	695b      	ldr	r3, [r3, #20]
   84974:	f003 0301 	and.w	r3, r3, #1
   84978:	2b00      	cmp	r3, #0
   8497a:	d101      	bne.n	84980 <uart_read+0x1a>
		return 1;
   8497c:	2301      	movs	r3, #1
   8497e:	e005      	b.n	8498c <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   84980:	687b      	ldr	r3, [r7, #4]
   84982:	699b      	ldr	r3, [r3, #24]
   84984:	b2da      	uxtb	r2, r3
   84986:	683b      	ldr	r3, [r7, #0]
   84988:	701a      	strb	r2, [r3, #0]
	return 0;
   8498a:	2300      	movs	r3, #0
}
   8498c:	4618      	mov	r0, r3
   8498e:	370c      	adds	r7, #12
   84990:	46bd      	mov	sp, r7
   84992:	bc80      	pop	{r7}
   84994:	4770      	bx	lr

00084996 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   84996:	b480      	push	{r7}
   84998:	b089      	sub	sp, #36	; 0x24
   8499a:	af00      	add	r7, sp, #0
   8499c:	60f8      	str	r0, [r7, #12]
   8499e:	60b9      	str	r1, [r7, #8]
   849a0:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   849a2:	68bb      	ldr	r3, [r7, #8]
   849a4:	011a      	lsls	r2, r3, #4
   849a6:	687b      	ldr	r3, [r7, #4]
   849a8:	429a      	cmp	r2, r3
   849aa:	d802      	bhi.n	849b2 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
   849ac:	2310      	movs	r3, #16
   849ae:	61fb      	str	r3, [r7, #28]
   849b0:	e001      	b.n	849b6 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
   849b2:	2308      	movs	r3, #8
   849b4:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   849b6:	687b      	ldr	r3, [r7, #4]
   849b8:	00da      	lsls	r2, r3, #3
   849ba:	69fb      	ldr	r3, [r7, #28]
   849bc:	68b9      	ldr	r1, [r7, #8]
   849be:	fb01 f303 	mul.w	r3, r1, r3
   849c2:	085b      	lsrs	r3, r3, #1
   849c4:	441a      	add	r2, r3
   849c6:	69fb      	ldr	r3, [r7, #28]
   849c8:	68b9      	ldr	r1, [r7, #8]
   849ca:	fb01 f303 	mul.w	r3, r1, r3
   849ce:	fbb2 f3f3 	udiv	r3, r2, r3
   849d2:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
   849d4:	69bb      	ldr	r3, [r7, #24]
   849d6:	08db      	lsrs	r3, r3, #3
   849d8:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
   849da:	69bb      	ldr	r3, [r7, #24]
   849dc:	f003 0307 	and.w	r3, r3, #7
   849e0:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   849e2:	697b      	ldr	r3, [r7, #20]
   849e4:	2b00      	cmp	r3, #0
   849e6:	d003      	beq.n	849f0 <usart_set_async_baudrate+0x5a>
   849e8:	697b      	ldr	r3, [r7, #20]
   849ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   849ee:	d301      	bcc.n	849f4 <usart_set_async_baudrate+0x5e>
		return 1;
   849f0:	2301      	movs	r3, #1
   849f2:	e00f      	b.n	84a14 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
   849f4:	69fb      	ldr	r3, [r7, #28]
   849f6:	2b08      	cmp	r3, #8
   849f8:	d105      	bne.n	84a06 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
   849fa:	68fb      	ldr	r3, [r7, #12]
   849fc:	685b      	ldr	r3, [r3, #4]
   849fe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
   84a02:	68fb      	ldr	r3, [r7, #12]
   84a04:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   84a06:	693b      	ldr	r3, [r7, #16]
   84a08:	041a      	lsls	r2, r3, #16
   84a0a:	697b      	ldr	r3, [r7, #20]
   84a0c:	431a      	orrs	r2, r3
   84a0e:	68fb      	ldr	r3, [r7, #12]
   84a10:	621a      	str	r2, [r3, #32]

	return 0;
   84a12:	2300      	movs	r3, #0
}
   84a14:	4618      	mov	r0, r3
   84a16:	3724      	adds	r7, #36	; 0x24
   84a18:	46bd      	mov	sp, r7
   84a1a:	bc80      	pop	{r7}
   84a1c:	4770      	bx	lr
	...

00084a20 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   84a20:	b580      	push	{r7, lr}
   84a22:	b082      	sub	sp, #8
   84a24:	af00      	add	r7, sp, #0
   84a26:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   84a28:	6878      	ldr	r0, [r7, #4]
   84a2a:	4b0d      	ldr	r3, [pc, #52]	; (84a60 <usart_reset+0x40>)
   84a2c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   84a2e:	687b      	ldr	r3, [r7, #4]
   84a30:	2200      	movs	r2, #0
   84a32:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   84a34:	687b      	ldr	r3, [r7, #4]
   84a36:	2200      	movs	r2, #0
   84a38:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   84a3a:	687b      	ldr	r3, [r7, #4]
   84a3c:	2200      	movs	r2, #0
   84a3e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   84a40:	6878      	ldr	r0, [r7, #4]
   84a42:	4b08      	ldr	r3, [pc, #32]	; (84a64 <usart_reset+0x44>)
   84a44:	4798      	blx	r3
	usart_reset_rx(p_usart);
   84a46:	6878      	ldr	r0, [r7, #4]
   84a48:	4b07      	ldr	r3, [pc, #28]	; (84a68 <usart_reset+0x48>)
   84a4a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   84a4c:	6878      	ldr	r0, [r7, #4]
   84a4e:	4b07      	ldr	r3, [pc, #28]	; (84a6c <usart_reset+0x4c>)
   84a50:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   84a52:	6878      	ldr	r0, [r7, #4]
   84a54:	4b06      	ldr	r3, [pc, #24]	; (84a70 <usart_reset+0x50>)
   84a56:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   84a58:	bf00      	nop
   84a5a:	3708      	adds	r7, #8
   84a5c:	46bd      	mov	sp, r7
   84a5e:	bd80      	pop	{r7, pc}
   84a60:	00084bf1 	.word	0x00084bf1
   84a64:	00084b11 	.word	0x00084b11
   84a68:	00084b41 	.word	0x00084b41
   84a6c:	00084b59 	.word	0x00084b59
   84a70:	00084b73 	.word	0x00084b73

00084a74 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   84a74:	b580      	push	{r7, lr}
   84a76:	b084      	sub	sp, #16
   84a78:	af00      	add	r7, sp, #0
   84a7a:	60f8      	str	r0, [r7, #12]
   84a7c:	60b9      	str	r1, [r7, #8]
   84a7e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   84a80:	68f8      	ldr	r0, [r7, #12]
   84a82:	4b1a      	ldr	r3, [pc, #104]	; (84aec <usart_init_rs232+0x78>)
   84a84:	4798      	blx	r3

	ul_reg_val = 0;
   84a86:	4b1a      	ldr	r3, [pc, #104]	; (84af0 <usart_init_rs232+0x7c>)
   84a88:	2200      	movs	r2, #0
   84a8a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   84a8c:	68bb      	ldr	r3, [r7, #8]
   84a8e:	2b00      	cmp	r3, #0
   84a90:	d009      	beq.n	84aa6 <usart_init_rs232+0x32>
   84a92:	68bb      	ldr	r3, [r7, #8]
   84a94:	681b      	ldr	r3, [r3, #0]
   84a96:	687a      	ldr	r2, [r7, #4]
   84a98:	4619      	mov	r1, r3
   84a9a:	68f8      	ldr	r0, [r7, #12]
   84a9c:	4b15      	ldr	r3, [pc, #84]	; (84af4 <usart_init_rs232+0x80>)
   84a9e:	4798      	blx	r3
   84aa0:	4603      	mov	r3, r0
   84aa2:	2b00      	cmp	r3, #0
   84aa4:	d001      	beq.n	84aaa <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   84aa6:	2301      	movs	r3, #1
   84aa8:	e01b      	b.n	84ae2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   84aaa:	68bb      	ldr	r3, [r7, #8]
   84aac:	685a      	ldr	r2, [r3, #4]
   84aae:	68bb      	ldr	r3, [r7, #8]
   84ab0:	689b      	ldr	r3, [r3, #8]
   84ab2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   84ab4:	68bb      	ldr	r3, [r7, #8]
   84ab6:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   84ab8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   84aba:	68bb      	ldr	r3, [r7, #8]
   84abc:	68db      	ldr	r3, [r3, #12]
   84abe:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   84ac0:	4b0b      	ldr	r3, [pc, #44]	; (84af0 <usart_init_rs232+0x7c>)
   84ac2:	681b      	ldr	r3, [r3, #0]
   84ac4:	4313      	orrs	r3, r2
   84ac6:	4a0a      	ldr	r2, [pc, #40]	; (84af0 <usart_init_rs232+0x7c>)
   84ac8:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
   84aca:	4b09      	ldr	r3, [pc, #36]	; (84af0 <usart_init_rs232+0x7c>)
   84acc:	681b      	ldr	r3, [r3, #0]
   84ace:	4a08      	ldr	r2, [pc, #32]	; (84af0 <usart_init_rs232+0x7c>)
   84ad0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
   84ad2:	68fb      	ldr	r3, [r7, #12]
   84ad4:	685a      	ldr	r2, [r3, #4]
   84ad6:	4b06      	ldr	r3, [pc, #24]	; (84af0 <usart_init_rs232+0x7c>)
   84ad8:	681b      	ldr	r3, [r3, #0]
   84ada:	431a      	orrs	r2, r3
   84adc:	68fb      	ldr	r3, [r7, #12]
   84ade:	605a      	str	r2, [r3, #4]

	return 0;
   84ae0:	2300      	movs	r3, #0
}
   84ae2:	4618      	mov	r0, r3
   84ae4:	3710      	adds	r7, #16
   84ae6:	46bd      	mov	sp, r7
   84ae8:	bd80      	pop	{r7, pc}
   84aea:	bf00      	nop
   84aec:	00084a21 	.word	0x00084a21
   84af0:	20070bf8 	.word	0x20070bf8
   84af4:	00084997 	.word	0x00084997

00084af8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   84af8:	b480      	push	{r7}
   84afa:	b083      	sub	sp, #12
   84afc:	af00      	add	r7, sp, #0
   84afe:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   84b00:	687b      	ldr	r3, [r7, #4]
   84b02:	2240      	movs	r2, #64	; 0x40
   84b04:	601a      	str	r2, [r3, #0]
}
   84b06:	bf00      	nop
   84b08:	370c      	adds	r7, #12
   84b0a:	46bd      	mov	sp, r7
   84b0c:	bc80      	pop	{r7}
   84b0e:	4770      	bx	lr

00084b10 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   84b10:	b480      	push	{r7}
   84b12:	b083      	sub	sp, #12
   84b14:	af00      	add	r7, sp, #0
   84b16:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   84b18:	687b      	ldr	r3, [r7, #4]
   84b1a:	2288      	movs	r2, #136	; 0x88
   84b1c:	601a      	str	r2, [r3, #0]
}
   84b1e:	bf00      	nop
   84b20:	370c      	adds	r7, #12
   84b22:	46bd      	mov	sp, r7
   84b24:	bc80      	pop	{r7}
   84b26:	4770      	bx	lr

00084b28 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   84b28:	b480      	push	{r7}
   84b2a:	b083      	sub	sp, #12
   84b2c:	af00      	add	r7, sp, #0
   84b2e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   84b30:	687b      	ldr	r3, [r7, #4]
   84b32:	2210      	movs	r2, #16
   84b34:	601a      	str	r2, [r3, #0]
}
   84b36:	bf00      	nop
   84b38:	370c      	adds	r7, #12
   84b3a:	46bd      	mov	sp, r7
   84b3c:	bc80      	pop	{r7}
   84b3e:	4770      	bx	lr

00084b40 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   84b40:	b480      	push	{r7}
   84b42:	b083      	sub	sp, #12
   84b44:	af00      	add	r7, sp, #0
   84b46:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   84b48:	687b      	ldr	r3, [r7, #4]
   84b4a:	2224      	movs	r2, #36	; 0x24
   84b4c:	601a      	str	r2, [r3, #0]
}
   84b4e:	bf00      	nop
   84b50:	370c      	adds	r7, #12
   84b52:	46bd      	mov	sp, r7
   84b54:	bc80      	pop	{r7}
   84b56:	4770      	bx	lr

00084b58 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   84b58:	b480      	push	{r7}
   84b5a:	b083      	sub	sp, #12
   84b5c:	af00      	add	r7, sp, #0
   84b5e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   84b60:	687b      	ldr	r3, [r7, #4]
   84b62:	f44f 7280 	mov.w	r2, #256	; 0x100
   84b66:	601a      	str	r2, [r3, #0]
}
   84b68:	bf00      	nop
   84b6a:	370c      	adds	r7, #12
   84b6c:	46bd      	mov	sp, r7
   84b6e:	bc80      	pop	{r7}
   84b70:	4770      	bx	lr

00084b72 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   84b72:	b480      	push	{r7}
   84b74:	b083      	sub	sp, #12
   84b76:	af00      	add	r7, sp, #0
   84b78:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   84b7a:	687b      	ldr	r3, [r7, #4]
   84b7c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   84b80:	601a      	str	r2, [r3, #0]
}
   84b82:	bf00      	nop
   84b84:	370c      	adds	r7, #12
   84b86:	46bd      	mov	sp, r7
   84b88:	bc80      	pop	{r7}
   84b8a:	4770      	bx	lr

00084b8c <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
   84b8c:	b480      	push	{r7}
   84b8e:	b083      	sub	sp, #12
   84b90:	af00      	add	r7, sp, #0
   84b92:	6078      	str	r0, [r7, #4]
   84b94:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   84b96:	687b      	ldr	r3, [r7, #4]
   84b98:	695b      	ldr	r3, [r3, #20]
   84b9a:	f003 0302 	and.w	r3, r3, #2
   84b9e:	2b00      	cmp	r3, #0
   84ba0:	d101      	bne.n	84ba6 <usart_write+0x1a>
		return 1;
   84ba2:	2301      	movs	r3, #1
   84ba4:	e005      	b.n	84bb2 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   84ba6:	683b      	ldr	r3, [r7, #0]
   84ba8:	f3c3 0208 	ubfx	r2, r3, #0, #9
   84bac:	687b      	ldr	r3, [r7, #4]
   84bae:	61da      	str	r2, [r3, #28]
	return 0;
   84bb0:	2300      	movs	r3, #0
}
   84bb2:	4618      	mov	r0, r3
   84bb4:	370c      	adds	r7, #12
   84bb6:	46bd      	mov	sp, r7
   84bb8:	bc80      	pop	{r7}
   84bba:	4770      	bx	lr

00084bbc <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
   84bbc:	b480      	push	{r7}
   84bbe:	b083      	sub	sp, #12
   84bc0:	af00      	add	r7, sp, #0
   84bc2:	6078      	str	r0, [r7, #4]
   84bc4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   84bc6:	687b      	ldr	r3, [r7, #4]
   84bc8:	695b      	ldr	r3, [r3, #20]
   84bca:	f003 0301 	and.w	r3, r3, #1
   84bce:	2b00      	cmp	r3, #0
   84bd0:	d101      	bne.n	84bd6 <usart_read+0x1a>
		return 1;
   84bd2:	2301      	movs	r3, #1
   84bd4:	e006      	b.n	84be4 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   84bd6:	687b      	ldr	r3, [r7, #4]
   84bd8:	699b      	ldr	r3, [r3, #24]
   84bda:	f3c3 0208 	ubfx	r2, r3, #0, #9
   84bde:	683b      	ldr	r3, [r7, #0]
   84be0:	601a      	str	r2, [r3, #0]

	return 0;
   84be2:	2300      	movs	r3, #0
}
   84be4:	4618      	mov	r0, r3
   84be6:	370c      	adds	r7, #12
   84be8:	46bd      	mov	sp, r7
   84bea:	bc80      	pop	{r7}
   84bec:	4770      	bx	lr
	...

00084bf0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   84bf0:	b480      	push	{r7}
   84bf2:	b083      	sub	sp, #12
   84bf4:	af00      	add	r7, sp, #0
   84bf6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   84bf8:	687b      	ldr	r3, [r7, #4]
   84bfa:	4a04      	ldr	r2, [pc, #16]	; (84c0c <usart_disable_writeprotect+0x1c>)
   84bfc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   84c00:	bf00      	nop
   84c02:	370c      	adds	r7, #12
   84c04:	46bd      	mov	sp, r7
   84c06:	bc80      	pop	{r7}
   84c08:	4770      	bx	lr
   84c0a:	bf00      	nop
   84c0c:	55534100 	.word	0x55534100

00084c10 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   84c10:	b480      	push	{r7}
   84c12:	af00      	add	r7, sp, #0
	while (1) {
   84c14:	e7fe      	b.n	84c14 <Dummy_Handler+0x4>
	...

00084c18 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   84c18:	b580      	push	{r7, lr}
   84c1a:	b082      	sub	sp, #8
   84c1c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   84c1e:	4b1e      	ldr	r3, [pc, #120]	; (84c98 <Reset_Handler+0x80>)
   84c20:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   84c22:	4b1e      	ldr	r3, [pc, #120]	; (84c9c <Reset_Handler+0x84>)
   84c24:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   84c26:	687a      	ldr	r2, [r7, #4]
   84c28:	683b      	ldr	r3, [r7, #0]
   84c2a:	429a      	cmp	r2, r3
   84c2c:	d00c      	beq.n	84c48 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   84c2e:	e007      	b.n	84c40 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   84c30:	683b      	ldr	r3, [r7, #0]
   84c32:	1d1a      	adds	r2, r3, #4
   84c34:	603a      	str	r2, [r7, #0]
   84c36:	687a      	ldr	r2, [r7, #4]
   84c38:	1d11      	adds	r1, r2, #4
   84c3a:	6079      	str	r1, [r7, #4]
   84c3c:	6812      	ldr	r2, [r2, #0]
   84c3e:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   84c40:	683b      	ldr	r3, [r7, #0]
   84c42:	4a17      	ldr	r2, [pc, #92]	; (84ca0 <Reset_Handler+0x88>)
   84c44:	4293      	cmp	r3, r2
   84c46:	d3f3      	bcc.n	84c30 <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   84c48:	4b16      	ldr	r3, [pc, #88]	; (84ca4 <Reset_Handler+0x8c>)
   84c4a:	603b      	str	r3, [r7, #0]
   84c4c:	e004      	b.n	84c58 <Reset_Handler+0x40>
		*pDest++ = 0;
   84c4e:	683b      	ldr	r3, [r7, #0]
   84c50:	1d1a      	adds	r2, r3, #4
   84c52:	603a      	str	r2, [r7, #0]
   84c54:	2200      	movs	r2, #0
   84c56:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   84c58:	683b      	ldr	r3, [r7, #0]
   84c5a:	4a13      	ldr	r2, [pc, #76]	; (84ca8 <Reset_Handler+0x90>)
   84c5c:	4293      	cmp	r3, r2
   84c5e:	d3f6      	bcc.n	84c4e <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   84c60:	4b12      	ldr	r3, [pc, #72]	; (84cac <Reset_Handler+0x94>)
   84c62:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   84c64:	4a12      	ldr	r2, [pc, #72]	; (84cb0 <Reset_Handler+0x98>)
   84c66:	687b      	ldr	r3, [r7, #4]
   84c68:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   84c6c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   84c70:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   84c72:	687b      	ldr	r3, [r7, #4]
   84c74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   84c78:	d309      	bcc.n	84c8e <Reset_Handler+0x76>
   84c7a:	687b      	ldr	r3, [r7, #4]
   84c7c:	4a0d      	ldr	r2, [pc, #52]	; (84cb4 <Reset_Handler+0x9c>)
   84c7e:	4293      	cmp	r3, r2
   84c80:	d805      	bhi.n	84c8e <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   84c82:	4a0b      	ldr	r2, [pc, #44]	; (84cb0 <Reset_Handler+0x98>)
   84c84:	4b0a      	ldr	r3, [pc, #40]	; (84cb0 <Reset_Handler+0x98>)
   84c86:	689b      	ldr	r3, [r3, #8]
   84c88:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   84c8c:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   84c8e:	4b0a      	ldr	r3, [pc, #40]	; (84cb8 <Reset_Handler+0xa0>)
   84c90:	4798      	blx	r3

	/* Branch to main function */
	main();
   84c92:	4b0a      	ldr	r3, [pc, #40]	; (84cbc <Reset_Handler+0xa4>)
   84c94:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   84c96:	e7fe      	b.n	84c96 <Reset_Handler+0x7e>
   84c98:	00088328 	.word	0x00088328
   84c9c:	20070000 	.word	0x20070000
   84ca0:	200709d4 	.word	0x200709d4
   84ca4:	200709d8 	.word	0x200709d8
   84ca8:	20071164 	.word	0x20071164
   84cac:	00080000 	.word	0x00080000
   84cb0:	e000ed00 	.word	0xe000ed00
   84cb4:	200fffff 	.word	0x200fffff
   84cb8:	00086419 	.word	0x00086419
   84cbc:	00085865 	.word	0x00085865

00084cc0 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   84cc0:	b480      	push	{r7}
   84cc2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   84cc4:	4b57      	ldr	r3, [pc, #348]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84cc8:	f003 0303 	and.w	r3, r3, #3
   84ccc:	2b03      	cmp	r3, #3
   84cce:	f200 808a 	bhi.w	84de6 <SystemCoreClockUpdate+0x126>
   84cd2:	a201      	add	r2, pc, #4	; (adr r2, 84cd8 <SystemCoreClockUpdate+0x18>)
   84cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   84cd8:	00084ce9 	.word	0x00084ce9
   84cdc:	00084d09 	.word	0x00084d09
   84ce0:	00084d59 	.word	0x00084d59
   84ce4:	00084d59 	.word	0x00084d59
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   84ce8:	4b4f      	ldr	r3, [pc, #316]	; (84e28 <SystemCoreClockUpdate+0x168>)
   84cea:	695b      	ldr	r3, [r3, #20]
   84cec:	f003 0380 	and.w	r3, r3, #128	; 0x80
   84cf0:	2b00      	cmp	r3, #0
   84cf2:	d004      	beq.n	84cfe <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   84cf4:	4b4d      	ldr	r3, [pc, #308]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84cf6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   84cfa:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   84cfc:	e073      	b.n	84de6 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   84cfe:	4b4b      	ldr	r3, [pc, #300]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d00:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   84d04:	601a      	str	r2, [r3, #0]
		break;
   84d06:	e06e      	b.n	84de6 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   84d08:	4b46      	ldr	r3, [pc, #280]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84d0a:	6a1b      	ldr	r3, [r3, #32]
   84d0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   84d10:	2b00      	cmp	r3, #0
   84d12:	d003      	beq.n	84d1c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   84d14:	4b45      	ldr	r3, [pc, #276]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d16:	4a46      	ldr	r2, [pc, #280]	; (84e30 <SystemCoreClockUpdate+0x170>)
   84d18:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   84d1a:	e064      	b.n	84de6 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   84d1c:	4b43      	ldr	r3, [pc, #268]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d1e:	4a45      	ldr	r2, [pc, #276]	; (84e34 <SystemCoreClockUpdate+0x174>)
   84d20:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   84d22:	4b40      	ldr	r3, [pc, #256]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84d24:	6a1b      	ldr	r3, [r3, #32]
   84d26:	f003 0370 	and.w	r3, r3, #112	; 0x70
   84d2a:	2b10      	cmp	r3, #16
   84d2c:	d004      	beq.n	84d38 <SystemCoreClockUpdate+0x78>
   84d2e:	2b20      	cmp	r3, #32
   84d30:	d008      	beq.n	84d44 <SystemCoreClockUpdate+0x84>
   84d32:	2b00      	cmp	r3, #0
   84d34:	d00e      	beq.n	84d54 <SystemCoreClockUpdate+0x94>
				break;
   84d36:	e00e      	b.n	84d56 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   84d38:	4b3c      	ldr	r3, [pc, #240]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d3a:	681b      	ldr	r3, [r3, #0]
   84d3c:	005b      	lsls	r3, r3, #1
   84d3e:	4a3b      	ldr	r2, [pc, #236]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d40:	6013      	str	r3, [r2, #0]
				break;
   84d42:	e008      	b.n	84d56 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   84d44:	4b39      	ldr	r3, [pc, #228]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d46:	681a      	ldr	r2, [r3, #0]
   84d48:	4613      	mov	r3, r2
   84d4a:	005b      	lsls	r3, r3, #1
   84d4c:	4413      	add	r3, r2
   84d4e:	4a37      	ldr	r2, [pc, #220]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d50:	6013      	str	r3, [r2, #0]
				break;
   84d52:	e000      	b.n	84d56 <SystemCoreClockUpdate+0x96>
				break;
   84d54:	bf00      	nop
		break;
   84d56:	e046      	b.n	84de6 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   84d58:	4b32      	ldr	r3, [pc, #200]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84d5a:	6a1b      	ldr	r3, [r3, #32]
   84d5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   84d60:	2b00      	cmp	r3, #0
   84d62:	d003      	beq.n	84d6c <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   84d64:	4b31      	ldr	r3, [pc, #196]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d66:	4a32      	ldr	r2, [pc, #200]	; (84e30 <SystemCoreClockUpdate+0x170>)
   84d68:	601a      	str	r2, [r3, #0]
   84d6a:	e01c      	b.n	84da6 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   84d6c:	4b2f      	ldr	r3, [pc, #188]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d6e:	4a31      	ldr	r2, [pc, #196]	; (84e34 <SystemCoreClockUpdate+0x174>)
   84d70:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   84d72:	4b2c      	ldr	r3, [pc, #176]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84d74:	6a1b      	ldr	r3, [r3, #32]
   84d76:	f003 0370 	and.w	r3, r3, #112	; 0x70
   84d7a:	2b10      	cmp	r3, #16
   84d7c:	d004      	beq.n	84d88 <SystemCoreClockUpdate+0xc8>
   84d7e:	2b20      	cmp	r3, #32
   84d80:	d008      	beq.n	84d94 <SystemCoreClockUpdate+0xd4>
   84d82:	2b00      	cmp	r3, #0
   84d84:	d00e      	beq.n	84da4 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   84d86:	e00e      	b.n	84da6 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   84d88:	4b28      	ldr	r3, [pc, #160]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d8a:	681b      	ldr	r3, [r3, #0]
   84d8c:	005b      	lsls	r3, r3, #1
   84d8e:	4a27      	ldr	r2, [pc, #156]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d90:	6013      	str	r3, [r2, #0]
				break;
   84d92:	e008      	b.n	84da6 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   84d94:	4b25      	ldr	r3, [pc, #148]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84d96:	681a      	ldr	r2, [r3, #0]
   84d98:	4613      	mov	r3, r2
   84d9a:	005b      	lsls	r3, r3, #1
   84d9c:	4413      	add	r3, r2
   84d9e:	4a23      	ldr	r2, [pc, #140]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84da0:	6013      	str	r3, [r2, #0]
				break;
   84da2:	e000      	b.n	84da6 <SystemCoreClockUpdate+0xe6>
				break;
   84da4:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   84da6:	4b1f      	ldr	r3, [pc, #124]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84daa:	f003 0303 	and.w	r3, r3, #3
   84dae:	2b02      	cmp	r3, #2
   84db0:	d115      	bne.n	84dde <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   84db2:	4b1c      	ldr	r3, [pc, #112]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   84db6:	0c1b      	lsrs	r3, r3, #16
   84db8:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   84dbc:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   84dbe:	4a1b      	ldr	r2, [pc, #108]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84dc0:	6812      	ldr	r2, [r2, #0]
   84dc2:	fb02 f303 	mul.w	r3, r2, r3
   84dc6:	4a19      	ldr	r2, [pc, #100]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84dc8:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   84dca:	4b16      	ldr	r3, [pc, #88]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   84dce:	b2db      	uxtb	r3, r3
   84dd0:	4a16      	ldr	r2, [pc, #88]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84dd2:	6812      	ldr	r2, [r2, #0]
   84dd4:	fbb2 f3f3 	udiv	r3, r2, r3
   84dd8:	4a14      	ldr	r2, [pc, #80]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84dda:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   84ddc:	e002      	b.n	84de4 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   84dde:	4b13      	ldr	r3, [pc, #76]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84de0:	4a15      	ldr	r2, [pc, #84]	; (84e38 <SystemCoreClockUpdate+0x178>)
   84de2:	601a      	str	r2, [r3, #0]
		break;
   84de4:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   84de6:	4b0f      	ldr	r3, [pc, #60]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84dea:	f003 0370 	and.w	r3, r3, #112	; 0x70
   84dee:	2b70      	cmp	r3, #112	; 0x70
   84df0:	d108      	bne.n	84e04 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   84df2:	4b0e      	ldr	r3, [pc, #56]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84df4:	681b      	ldr	r3, [r3, #0]
   84df6:	4a11      	ldr	r2, [pc, #68]	; (84e3c <SystemCoreClockUpdate+0x17c>)
   84df8:	fba2 2303 	umull	r2, r3, r2, r3
   84dfc:	085b      	lsrs	r3, r3, #1
   84dfe:	4a0b      	ldr	r2, [pc, #44]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84e00:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   84e02:	e00a      	b.n	84e1a <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   84e04:	4b07      	ldr	r3, [pc, #28]	; (84e24 <SystemCoreClockUpdate+0x164>)
   84e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84e08:	091b      	lsrs	r3, r3, #4
   84e0a:	f003 0307 	and.w	r3, r3, #7
   84e0e:	4a07      	ldr	r2, [pc, #28]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84e10:	6812      	ldr	r2, [r2, #0]
   84e12:	fa22 f303 	lsr.w	r3, r2, r3
   84e16:	4a05      	ldr	r2, [pc, #20]	; (84e2c <SystemCoreClockUpdate+0x16c>)
   84e18:	6013      	str	r3, [r2, #0]
}
   84e1a:	bf00      	nop
   84e1c:	46bd      	mov	sp, r7
   84e1e:	bc80      	pop	{r7}
   84e20:	4770      	bx	lr
   84e22:	bf00      	nop
   84e24:	400e0600 	.word	0x400e0600
   84e28:	400e1a10 	.word	0x400e1a10
   84e2c:	2007018c 	.word	0x2007018c
   84e30:	00b71b00 	.word	0x00b71b00
   84e34:	003d0900 	.word	0x003d0900
   84e38:	0e4e1c00 	.word	0x0e4e1c00
   84e3c:	aaaaaaab 	.word	0xaaaaaaab

00084e40 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   84e40:	b480      	push	{r7}
   84e42:	b085      	sub	sp, #20
   84e44:	af00      	add	r7, sp, #0
   84e46:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
   84e48:	4b10      	ldr	r3, [pc, #64]	; (84e8c <_sbrk+0x4c>)
   84e4a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
   84e4c:	4b10      	ldr	r3, [pc, #64]	; (84e90 <_sbrk+0x50>)
   84e4e:	681b      	ldr	r3, [r3, #0]
   84e50:	2b00      	cmp	r3, #0
   84e52:	d102      	bne.n	84e5a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
   84e54:	4b0e      	ldr	r3, [pc, #56]	; (84e90 <_sbrk+0x50>)
   84e56:	4a0f      	ldr	r2, [pc, #60]	; (84e94 <_sbrk+0x54>)
   84e58:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   84e5a:	4b0d      	ldr	r3, [pc, #52]	; (84e90 <_sbrk+0x50>)
   84e5c:	681b      	ldr	r3, [r3, #0]
   84e5e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
   84e60:	68ba      	ldr	r2, [r7, #8]
   84e62:	687b      	ldr	r3, [r7, #4]
   84e64:	441a      	add	r2, r3
   84e66:	68fb      	ldr	r3, [r7, #12]
   84e68:	429a      	cmp	r2, r3
   84e6a:	dd02      	ble.n	84e72 <_sbrk+0x32>
		return (caddr_t) -1;	
   84e6c:	f04f 33ff 	mov.w	r3, #4294967295
   84e70:	e006      	b.n	84e80 <_sbrk+0x40>
	}

	heap += incr;
   84e72:	4b07      	ldr	r3, [pc, #28]	; (84e90 <_sbrk+0x50>)
   84e74:	681a      	ldr	r2, [r3, #0]
   84e76:	687b      	ldr	r3, [r7, #4]
   84e78:	4413      	add	r3, r2
   84e7a:	4a05      	ldr	r2, [pc, #20]	; (84e90 <_sbrk+0x50>)
   84e7c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   84e7e:	68bb      	ldr	r3, [r7, #8]
}
   84e80:	4618      	mov	r0, r3
   84e82:	3714      	adds	r7, #20
   84e84:	46bd      	mov	sp, r7
   84e86:	bc80      	pop	{r7}
   84e88:	4770      	bx	lr
   84e8a:	bf00      	nop
   84e8c:	20087ffc 	.word	0x20087ffc
   84e90:	20070bfc 	.word	0x20070bfc
   84e94:	20073168 	.word	0x20073168

00084e98 <_close>:
{
	return -1;
}

extern int _close(int file)
{
   84e98:	b480      	push	{r7}
   84e9a:	b083      	sub	sp, #12
   84e9c:	af00      	add	r7, sp, #0
   84e9e:	6078      	str	r0, [r7, #4]
	return -1;
   84ea0:	f04f 33ff 	mov.w	r3, #4294967295
}
   84ea4:	4618      	mov	r0, r3
   84ea6:	370c      	adds	r7, #12
   84ea8:	46bd      	mov	sp, r7
   84eaa:	bc80      	pop	{r7}
   84eac:	4770      	bx	lr

00084eae <_fstat>:

extern int _fstat(int file, struct stat *st)
{
   84eae:	b480      	push	{r7}
   84eb0:	b083      	sub	sp, #12
   84eb2:	af00      	add	r7, sp, #0
   84eb4:	6078      	str	r0, [r7, #4]
   84eb6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
   84eb8:	683b      	ldr	r3, [r7, #0]
   84eba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   84ebe:	605a      	str	r2, [r3, #4]

	return 0;
   84ec0:	2300      	movs	r3, #0
}
   84ec2:	4618      	mov	r0, r3
   84ec4:	370c      	adds	r7, #12
   84ec6:	46bd      	mov	sp, r7
   84ec8:	bc80      	pop	{r7}
   84eca:	4770      	bx	lr

00084ecc <_isatty>:

extern int _isatty(int file)
{
   84ecc:	b480      	push	{r7}
   84ece:	b083      	sub	sp, #12
   84ed0:	af00      	add	r7, sp, #0
   84ed2:	6078      	str	r0, [r7, #4]
	return 1;
   84ed4:	2301      	movs	r3, #1
}
   84ed6:	4618      	mov	r0, r3
   84ed8:	370c      	adds	r7, #12
   84eda:	46bd      	mov	sp, r7
   84edc:	bc80      	pop	{r7}
   84ede:	4770      	bx	lr

00084ee0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
   84ee0:	b480      	push	{r7}
   84ee2:	b085      	sub	sp, #20
   84ee4:	af00      	add	r7, sp, #0
   84ee6:	60f8      	str	r0, [r7, #12]
   84ee8:	60b9      	str	r1, [r7, #8]
   84eea:	607a      	str	r2, [r7, #4]
	return 0;
   84eec:	2300      	movs	r3, #0
}
   84eee:	4618      	mov	r0, r3
   84ef0:	3714      	adds	r7, #20
   84ef2:	46bd      	mov	sp, r7
   84ef4:	bc80      	pop	{r7}
   84ef6:	4770      	bx	lr

00084ef8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
   84ef8:	b480      	push	{r7}
   84efa:	b083      	sub	sp, #12
   84efc:	af00      	add	r7, sp, #0
   84efe:	4603      	mov	r3, r0
   84f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
   84f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
   84f06:	2b00      	cmp	r3, #0
   84f08:	db0b      	blt.n	84f22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   84f0a:	4908      	ldr	r1, [pc, #32]	; (84f2c <__NVIC_EnableIRQ+0x34>)
   84f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
   84f10:	095b      	lsrs	r3, r3, #5
   84f12:	79fa      	ldrb	r2, [r7, #7]
   84f14:	f002 021f 	and.w	r2, r2, #31
   84f18:	2001      	movs	r0, #1
   84f1a:	fa00 f202 	lsl.w	r2, r0, r2
   84f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
   84f22:	bf00      	nop
   84f24:	370c      	adds	r7, #12
   84f26:	46bd      	mov	sp, r7
   84f28:	bc80      	pop	{r7}
   84f2a:	4770      	bx	lr
   84f2c:	e000e100 	.word	0xe000e100

00084f30 <osc_get_rate>:
{
   84f30:	b480      	push	{r7}
   84f32:	b083      	sub	sp, #12
   84f34:	af00      	add	r7, sp, #0
   84f36:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   84f38:	687b      	ldr	r3, [r7, #4]
   84f3a:	2b07      	cmp	r3, #7
   84f3c:	d825      	bhi.n	84f8a <osc_get_rate+0x5a>
   84f3e:	a201      	add	r2, pc, #4	; (adr r2, 84f44 <osc_get_rate+0x14>)
   84f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   84f44:	00084f65 	.word	0x00084f65
   84f48:	00084f6b 	.word	0x00084f6b
   84f4c:	00084f71 	.word	0x00084f71
   84f50:	00084f77 	.word	0x00084f77
   84f54:	00084f7b 	.word	0x00084f7b
   84f58:	00084f7f 	.word	0x00084f7f
   84f5c:	00084f83 	.word	0x00084f83
   84f60:	00084f87 	.word	0x00084f87
		return OSC_SLCK_32K_RC_HZ;
   84f64:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   84f68:	e010      	b.n	84f8c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   84f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   84f6e:	e00d      	b.n	84f8c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   84f70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   84f74:	e00a      	b.n	84f8c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   84f76:	4b08      	ldr	r3, [pc, #32]	; (84f98 <osc_get_rate+0x68>)
   84f78:	e008      	b.n	84f8c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   84f7a:	4b08      	ldr	r3, [pc, #32]	; (84f9c <osc_get_rate+0x6c>)
   84f7c:	e006      	b.n	84f8c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   84f7e:	4b08      	ldr	r3, [pc, #32]	; (84fa0 <osc_get_rate+0x70>)
   84f80:	e004      	b.n	84f8c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   84f82:	4b07      	ldr	r3, [pc, #28]	; (84fa0 <osc_get_rate+0x70>)
   84f84:	e002      	b.n	84f8c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   84f86:	4b06      	ldr	r3, [pc, #24]	; (84fa0 <osc_get_rate+0x70>)
   84f88:	e000      	b.n	84f8c <osc_get_rate+0x5c>
	return 0;
   84f8a:	2300      	movs	r3, #0
}
   84f8c:	4618      	mov	r0, r3
   84f8e:	370c      	adds	r7, #12
   84f90:	46bd      	mov	sp, r7
   84f92:	bc80      	pop	{r7}
   84f94:	4770      	bx	lr
   84f96:	bf00      	nop
   84f98:	003d0900 	.word	0x003d0900
   84f9c:	007a1200 	.word	0x007a1200
   84fa0:	00b71b00 	.word	0x00b71b00

00084fa4 <sysclk_get_main_hz>:
{
   84fa4:	b580      	push	{r7, lr}
   84fa6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   84fa8:	2006      	movs	r0, #6
   84faa:	4b04      	ldr	r3, [pc, #16]	; (84fbc <sysclk_get_main_hz+0x18>)
   84fac:	4798      	blx	r3
   84fae:	4602      	mov	r2, r0
   84fb0:	4613      	mov	r3, r2
   84fb2:	00db      	lsls	r3, r3, #3
   84fb4:	1a9b      	subs	r3, r3, r2
   84fb6:	005b      	lsls	r3, r3, #1
}
   84fb8:	4618      	mov	r0, r3
   84fba:	bd80      	pop	{r7, pc}
   84fbc:	00084f31 	.word	0x00084f31

00084fc0 <sysclk_get_cpu_hz>:
{
   84fc0:	b580      	push	{r7, lr}
   84fc2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   84fc4:	4b02      	ldr	r3, [pc, #8]	; (84fd0 <sysclk_get_cpu_hz+0x10>)
   84fc6:	4798      	blx	r3
   84fc8:	4603      	mov	r3, r0
   84fca:	085b      	lsrs	r3, r3, #1
}
   84fcc:	4618      	mov	r0, r3
   84fce:	bd80      	pop	{r7, pc}
   84fd0:	00084fa5 	.word	0x00084fa5

00084fd4 <sysclk_get_peripheral_hz>:
{
   84fd4:	b580      	push	{r7, lr}
   84fd6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   84fd8:	4b02      	ldr	r3, [pc, #8]	; (84fe4 <sysclk_get_peripheral_hz+0x10>)
   84fda:	4798      	blx	r3
   84fdc:	4603      	mov	r3, r0
   84fde:	085b      	lsrs	r3, r3, #1
}
   84fe0:	4618      	mov	r0, r3
   84fe2:	bd80      	pop	{r7, pc}
   84fe4:	00084fa5 	.word	0x00084fa5

00084fe8 <sysclk_enable_peripheral_clock>:
{
   84fe8:	b580      	push	{r7, lr}
   84fea:	b082      	sub	sp, #8
   84fec:	af00      	add	r7, sp, #0
   84fee:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   84ff0:	6878      	ldr	r0, [r7, #4]
   84ff2:	4b03      	ldr	r3, [pc, #12]	; (85000 <sysclk_enable_peripheral_clock+0x18>)
   84ff4:	4798      	blx	r3
}
   84ff6:	bf00      	nop
   84ff8:	3708      	adds	r7, #8
   84ffa:	46bd      	mov	sp, r7
   84ffc:	bd80      	pop	{r7, pc}
   84ffe:	bf00      	nop
   85000:	000848a1 	.word	0x000848a1

00085004 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
   85004:	b480      	push	{r7}
   85006:	b08b      	sub	sp, #44	; 0x2c
   85008:	af00      	add	r7, sp, #0
   8500a:	6078      	str	r0, [r7, #4]
   8500c:	687b      	ldr	r3, [r7, #4]
   8500e:	627b      	str	r3, [r7, #36]	; 0x24
   85010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   85012:	623b      	str	r3, [r7, #32]
   85014:	6a3b      	ldr	r3, [r7, #32]
   85016:	61fb      	str	r3, [r7, #28]
	return pin >> 5;
   85018:	69fb      	ldr	r3, [r7, #28]
   8501a:	095b      	lsrs	r3, r3, #5
   8501c:	61bb      	str	r3, [r7, #24]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8501e:	69bb      	ldr	r3, [r7, #24]
   85020:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   85024:	f203 7307 	addw	r3, r3, #1799	; 0x707
   85028:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
   8502a:	617b      	str	r3, [r7, #20]
   8502c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8502e:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
   85030:	693b      	ldr	r3, [r7, #16]
   85032:	f003 031f 	and.w	r3, r3, #31
   85036:	2201      	movs	r2, #1
   85038:	fa02 f303 	lsl.w	r3, r2, r3
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
   8503c:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   8503e:	697b      	ldr	r3, [r7, #20]
   85040:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   85042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   85044:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   85046:	68bb      	ldr	r3, [r7, #8]
   85048:	f003 031f 	and.w	r3, r3, #31
   8504c:	2101      	movs	r1, #1
   8504e:	fa01 f303 	lsl.w	r3, r1, r3
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
   85052:	4013      	ands	r3, r2
   85054:	2b00      	cmp	r3, #0
   85056:	d003      	beq.n	85060 <ioport_toggle_pin_level+0x5c>
		port->PIO_CODR = mask;
   85058:	697b      	ldr	r3, [r7, #20]
   8505a:	68fa      	ldr	r2, [r7, #12]
   8505c:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_toggle_pin_level(pin);
}
   8505e:	e002      	b.n	85066 <ioport_toggle_pin_level+0x62>
	} else {
		port->PIO_SODR = mask;
   85060:	697b      	ldr	r3, [r7, #20]
   85062:	68fa      	ldr	r2, [r7, #12]
   85064:	631a      	str	r2, [r3, #48]	; 0x30
   85066:	bf00      	nop
   85068:	372c      	adds	r7, #44	; 0x2c
   8506a:	46bd      	mov	sp, r7
   8506c:	bc80      	pop	{r7}
   8506e:	4770      	bx	lr

00085070 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
   85070:	b580      	push	{r7, lr}
   85072:	b08c      	sub	sp, #48	; 0x30
   85074:	af00      	add	r7, sp, #0
   85076:	6078      	str	r0, [r7, #4]
   85078:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8507a:	4b40      	ldr	r3, [pc, #256]	; (8517c <usart_serial_init+0x10c>)
   8507c:	4798      	blx	r3
   8507e:	4603      	mov	r3, r0
   85080:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
   85082:	683b      	ldr	r3, [r7, #0]
   85084:	681b      	ldr	r3, [r3, #0]
   85086:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
   85088:	683b      	ldr	r3, [r7, #0]
   8508a:	689b      	ldr	r3, [r3, #8]
   8508c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   8508e:	683b      	ldr	r3, [r7, #0]
   85090:	681b      	ldr	r3, [r3, #0]
   85092:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
   85094:	683b      	ldr	r3, [r7, #0]
   85096:	685b      	ldr	r3, [r3, #4]
   85098:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
   8509a:	683b      	ldr	r3, [r7, #0]
   8509c:	689b      	ldr	r3, [r3, #8]
   8509e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
   850a0:	683b      	ldr	r3, [r7, #0]
   850a2:	68db      	ldr	r3, [r3, #12]
   850a4:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   850a6:	2300      	movs	r3, #0
   850a8:	61fb      	str	r3, [r7, #28]
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
   850aa:	687b      	ldr	r3, [r7, #4]
   850ac:	4a34      	ldr	r2, [pc, #208]	; (85180 <usart_serial_init+0x110>)
   850ae:	4293      	cmp	r3, r2
   850b0:	d108      	bne.n	850c4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART);
   850b2:	2008      	movs	r0, #8
   850b4:	4b33      	ldr	r3, [pc, #204]	; (85184 <usart_serial_init+0x114>)
   850b6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   850b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
   850bc:	4619      	mov	r1, r3
   850be:	6878      	ldr	r0, [r7, #4]
   850c0:	4b31      	ldr	r3, [pc, #196]	; (85188 <usart_serial_init+0x118>)
   850c2:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   850c4:	687b      	ldr	r3, [r7, #4]
   850c6:	4a31      	ldr	r2, [pc, #196]	; (8518c <usart_serial_init+0x11c>)
   850c8:	4293      	cmp	r3, r2
   850ca:	d111      	bne.n	850f0 <usart_serial_init+0x80>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
   850cc:	2011      	movs	r0, #17
   850ce:	4b2d      	ldr	r3, [pc, #180]	; (85184 <usart_serial_init+0x114>)
   850d0:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   850d2:	4b2a      	ldr	r3, [pc, #168]	; (8517c <usart_serial_init+0x10c>)
   850d4:	4798      	blx	r3
   850d6:	4602      	mov	r2, r0
   850d8:	f107 030c 	add.w	r3, r7, #12
   850dc:	4619      	mov	r1, r3
   850de:	6878      	ldr	r0, [r7, #4]
   850e0:	4b2b      	ldr	r3, [pc, #172]	; (85190 <usart_serial_init+0x120>)
   850e2:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   850e4:	6878      	ldr	r0, [r7, #4]
   850e6:	4b2b      	ldr	r3, [pc, #172]	; (85194 <usart_serial_init+0x124>)
   850e8:	4798      	blx	r3
		usart_enable_rx(p_usart);
   850ea:	6878      	ldr	r0, [r7, #4]
   850ec:	4b2a      	ldr	r3, [pc, #168]	; (85198 <usart_serial_init+0x128>)
   850ee:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   850f0:	687b      	ldr	r3, [r7, #4]
   850f2:	4a2a      	ldr	r2, [pc, #168]	; (8519c <usart_serial_init+0x12c>)
   850f4:	4293      	cmp	r3, r2
   850f6:	d111      	bne.n	8511c <usart_serial_init+0xac>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
   850f8:	2012      	movs	r0, #18
   850fa:	4b22      	ldr	r3, [pc, #136]	; (85184 <usart_serial_init+0x114>)
   850fc:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   850fe:	4b1f      	ldr	r3, [pc, #124]	; (8517c <usart_serial_init+0x10c>)
   85100:	4798      	blx	r3
   85102:	4602      	mov	r2, r0
   85104:	f107 030c 	add.w	r3, r7, #12
   85108:	4619      	mov	r1, r3
   8510a:	6878      	ldr	r0, [r7, #4]
   8510c:	4b20      	ldr	r3, [pc, #128]	; (85190 <usart_serial_init+0x120>)
   8510e:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   85110:	6878      	ldr	r0, [r7, #4]
   85112:	4b20      	ldr	r3, [pc, #128]	; (85194 <usart_serial_init+0x124>)
   85114:	4798      	blx	r3
		usart_enable_rx(p_usart);
   85116:	6878      	ldr	r0, [r7, #4]
   85118:	4b1f      	ldr	r3, [pc, #124]	; (85198 <usart_serial_init+0x128>)
   8511a:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8511c:	687b      	ldr	r3, [r7, #4]
   8511e:	4a20      	ldr	r2, [pc, #128]	; (851a0 <usart_serial_init+0x130>)
   85120:	4293      	cmp	r3, r2
   85122:	d111      	bne.n	85148 <usart_serial_init+0xd8>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
   85124:	2013      	movs	r0, #19
   85126:	4b17      	ldr	r3, [pc, #92]	; (85184 <usart_serial_init+0x114>)
   85128:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   8512a:	4b14      	ldr	r3, [pc, #80]	; (8517c <usart_serial_init+0x10c>)
   8512c:	4798      	blx	r3
   8512e:	4602      	mov	r2, r0
   85130:	f107 030c 	add.w	r3, r7, #12
   85134:	4619      	mov	r1, r3
   85136:	6878      	ldr	r0, [r7, #4]
   85138:	4b15      	ldr	r3, [pc, #84]	; (85190 <usart_serial_init+0x120>)
   8513a:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   8513c:	6878      	ldr	r0, [r7, #4]
   8513e:	4b15      	ldr	r3, [pc, #84]	; (85194 <usart_serial_init+0x124>)
   85140:	4798      	blx	r3
		usart_enable_rx(p_usart);
   85142:	6878      	ldr	r0, [r7, #4]
   85144:	4b14      	ldr	r3, [pc, #80]	; (85198 <usart_serial_init+0x128>)
   85146:	4798      	blx	r3
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   85148:	687b      	ldr	r3, [r7, #4]
   8514a:	4a16      	ldr	r2, [pc, #88]	; (851a4 <usart_serial_init+0x134>)
   8514c:	4293      	cmp	r3, r2
   8514e:	d111      	bne.n	85174 <usart_serial_init+0x104>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM3);
		flexcom_set_opmode(FLEXCOM3, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART3);
   85150:	2014      	movs	r0, #20
   85152:	4b0c      	ldr	r3, [pc, #48]	; (85184 <usart_serial_init+0x114>)
   85154:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   85156:	4b09      	ldr	r3, [pc, #36]	; (8517c <usart_serial_init+0x10c>)
   85158:	4798      	blx	r3
   8515a:	4602      	mov	r2, r0
   8515c:	f107 030c 	add.w	r3, r7, #12
   85160:	4619      	mov	r1, r3
   85162:	6878      	ldr	r0, [r7, #4]
   85164:	4b0a      	ldr	r3, [pc, #40]	; (85190 <usart_serial_init+0x120>)
   85166:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   85168:	6878      	ldr	r0, [r7, #4]
   8516a:	4b0a      	ldr	r3, [pc, #40]	; (85194 <usart_serial_init+0x124>)
   8516c:	4798      	blx	r3
		usart_enable_rx(p_usart);
   8516e:	6878      	ldr	r0, [r7, #4]
   85170:	4b09      	ldr	r3, [pc, #36]	; (85198 <usart_serial_init+0x128>)
   85172:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
   85174:	bf00      	nop
   85176:	3730      	adds	r7, #48	; 0x30
   85178:	46bd      	mov	sp, r7
   8517a:	bd80      	pop	{r7, pc}
   8517c:	00084fd5 	.word	0x00084fd5
   85180:	400e0800 	.word	0x400e0800
   85184:	00084fe9 	.word	0x00084fe9
   85188:	000848d9 	.word	0x000848d9
   8518c:	40098000 	.word	0x40098000
   85190:	00084a75 	.word	0x00084a75
   85194:	00084af9 	.word	0x00084af9
   85198:	00084b29 	.word	0x00084b29
   8519c:	4009c000 	.word	0x4009c000
   851a0:	400a0000 	.word	0x400a0000
   851a4:	400a4000 	.word	0x400a4000

000851a8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   851a8:	b580      	push	{r7, lr}
   851aa:	b082      	sub	sp, #8
   851ac:	af00      	add	r7, sp, #0
   851ae:	6078      	str	r0, [r7, #4]
   851b0:	460b      	mov	r3, r1
   851b2:	70fb      	strb	r3, [r7, #3]
#ifdef UART
	if (UART == (Uart*)p_usart) {
   851b4:	687b      	ldr	r3, [r7, #4]
   851b6:	4a27      	ldr	r2, [pc, #156]	; (85254 <usart_serial_putchar+0xac>)
   851b8:	4293      	cmp	r3, r2
   851ba:	d10a      	bne.n	851d2 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
   851bc:	bf00      	nop
   851be:	78fb      	ldrb	r3, [r7, #3]
   851c0:	4619      	mov	r1, r3
   851c2:	6878      	ldr	r0, [r7, #4]
   851c4:	4b24      	ldr	r3, [pc, #144]	; (85258 <usart_serial_putchar+0xb0>)
   851c6:	4798      	blx	r3
   851c8:	4603      	mov	r3, r0
   851ca:	2b00      	cmp	r3, #0
   851cc:	d1f7      	bne.n	851be <usart_serial_putchar+0x16>
		return 1;
   851ce:	2301      	movs	r3, #1
   851d0:	e03c      	b.n	8524c <usart_serial_putchar+0xa4>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   851d2:	687b      	ldr	r3, [r7, #4]
   851d4:	4a21      	ldr	r2, [pc, #132]	; (8525c <usart_serial_putchar+0xb4>)
   851d6:	4293      	cmp	r3, r2
   851d8:	d10a      	bne.n	851f0 <usart_serial_putchar+0x48>
		while (usart_write(p_usart, c)!=0);
   851da:	bf00      	nop
   851dc:	78fb      	ldrb	r3, [r7, #3]
   851de:	4619      	mov	r1, r3
   851e0:	6878      	ldr	r0, [r7, #4]
   851e2:	4b1f      	ldr	r3, [pc, #124]	; (85260 <usart_serial_putchar+0xb8>)
   851e4:	4798      	blx	r3
   851e6:	4603      	mov	r3, r0
   851e8:	2b00      	cmp	r3, #0
   851ea:	d1f7      	bne.n	851dc <usart_serial_putchar+0x34>
		return 1;
   851ec:	2301      	movs	r3, #1
   851ee:	e02d      	b.n	8524c <usart_serial_putchar+0xa4>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   851f0:	687b      	ldr	r3, [r7, #4]
   851f2:	4a1c      	ldr	r2, [pc, #112]	; (85264 <usart_serial_putchar+0xbc>)
   851f4:	4293      	cmp	r3, r2
   851f6:	d10a      	bne.n	8520e <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
   851f8:	bf00      	nop
   851fa:	78fb      	ldrb	r3, [r7, #3]
   851fc:	4619      	mov	r1, r3
   851fe:	6878      	ldr	r0, [r7, #4]
   85200:	4b17      	ldr	r3, [pc, #92]	; (85260 <usart_serial_putchar+0xb8>)
   85202:	4798      	blx	r3
   85204:	4603      	mov	r3, r0
   85206:	2b00      	cmp	r3, #0
   85208:	d1f7      	bne.n	851fa <usart_serial_putchar+0x52>
		return 1;
   8520a:	2301      	movs	r3, #1
   8520c:	e01e      	b.n	8524c <usart_serial_putchar+0xa4>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8520e:	687b      	ldr	r3, [r7, #4]
   85210:	4a15      	ldr	r2, [pc, #84]	; (85268 <usart_serial_putchar+0xc0>)
   85212:	4293      	cmp	r3, r2
   85214:	d10a      	bne.n	8522c <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
   85216:	bf00      	nop
   85218:	78fb      	ldrb	r3, [r7, #3]
   8521a:	4619      	mov	r1, r3
   8521c:	6878      	ldr	r0, [r7, #4]
   8521e:	4b10      	ldr	r3, [pc, #64]	; (85260 <usart_serial_putchar+0xb8>)
   85220:	4798      	blx	r3
   85222:	4603      	mov	r3, r0
   85224:	2b00      	cmp	r3, #0
   85226:	d1f7      	bne.n	85218 <usart_serial_putchar+0x70>
		return 1;
   85228:	2301      	movs	r3, #1
   8522a:	e00f      	b.n	8524c <usart_serial_putchar+0xa4>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8522c:	687b      	ldr	r3, [r7, #4]
   8522e:	4a0f      	ldr	r2, [pc, #60]	; (8526c <usart_serial_putchar+0xc4>)
   85230:	4293      	cmp	r3, r2
   85232:	d10a      	bne.n	8524a <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
   85234:	bf00      	nop
   85236:	78fb      	ldrb	r3, [r7, #3]
   85238:	4619      	mov	r1, r3
   8523a:	6878      	ldr	r0, [r7, #4]
   8523c:	4b08      	ldr	r3, [pc, #32]	; (85260 <usart_serial_putchar+0xb8>)
   8523e:	4798      	blx	r3
   85240:	4603      	mov	r3, r0
   85242:	2b00      	cmp	r3, #0
   85244:	d1f7      	bne.n	85236 <usart_serial_putchar+0x8e>
		return 1;
   85246:	2301      	movs	r3, #1
   85248:	e000      	b.n	8524c <usart_serial_putchar+0xa4>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8524a:	2300      	movs	r3, #0
}
   8524c:	4618      	mov	r0, r3
   8524e:	3708      	adds	r7, #8
   85250:	46bd      	mov	sp, r7
   85252:	bd80      	pop	{r7, pc}
   85254:	400e0800 	.word	0x400e0800
   85258:	00084939 	.word	0x00084939
   8525c:	40098000 	.word	0x40098000
   85260:	00084b8d 	.word	0x00084b8d
   85264:	4009c000 	.word	0x4009c000
   85268:	400a0000 	.word	0x400a0000
   8526c:	400a4000 	.word	0x400a4000

00085270 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   85270:	b580      	push	{r7, lr}
   85272:	b084      	sub	sp, #16
   85274:	af00      	add	r7, sp, #0
   85276:	6078      	str	r0, [r7, #4]
   85278:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
   8527a:	2300      	movs	r3, #0
   8527c:	60fb      	str	r3, [r7, #12]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8527e:	687b      	ldr	r3, [r7, #4]
   85280:	4a2b      	ldr	r2, [pc, #172]	; (85330 <usart_serial_getchar+0xc0>)
   85282:	4293      	cmp	r3, r2
   85284:	d107      	bne.n	85296 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
   85286:	bf00      	nop
   85288:	6839      	ldr	r1, [r7, #0]
   8528a:	6878      	ldr	r0, [r7, #4]
   8528c:	4b29      	ldr	r3, [pc, #164]	; (85334 <usart_serial_getchar+0xc4>)
   8528e:	4798      	blx	r3
   85290:	4603      	mov	r3, r0
   85292:	2b00      	cmp	r3, #0
   85294:	d1f8      	bne.n	85288 <usart_serial_getchar+0x18>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   85296:	687b      	ldr	r3, [r7, #4]
   85298:	4a27      	ldr	r2, [pc, #156]	; (85338 <usart_serial_getchar+0xc8>)
   8529a:	4293      	cmp	r3, r2
   8529c:	d10d      	bne.n	852ba <usart_serial_getchar+0x4a>
		while (usart_read(p_usart, &val));
   8529e:	bf00      	nop
   852a0:	f107 030c 	add.w	r3, r7, #12
   852a4:	4619      	mov	r1, r3
   852a6:	6878      	ldr	r0, [r7, #4]
   852a8:	4b24      	ldr	r3, [pc, #144]	; (8533c <usart_serial_getchar+0xcc>)
   852aa:	4798      	blx	r3
   852ac:	4603      	mov	r3, r0
   852ae:	2b00      	cmp	r3, #0
   852b0:	d1f6      	bne.n	852a0 <usart_serial_getchar+0x30>
		*data = (uint8_t)(val & 0xFF);
   852b2:	68fb      	ldr	r3, [r7, #12]
   852b4:	b2da      	uxtb	r2, r3
   852b6:	683b      	ldr	r3, [r7, #0]
   852b8:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   852ba:	687b      	ldr	r3, [r7, #4]
   852bc:	4a20      	ldr	r2, [pc, #128]	; (85340 <usart_serial_getchar+0xd0>)
   852be:	4293      	cmp	r3, r2
   852c0:	d10d      	bne.n	852de <usart_serial_getchar+0x6e>
		while (usart_read(p_usart, &val));
   852c2:	bf00      	nop
   852c4:	f107 030c 	add.w	r3, r7, #12
   852c8:	4619      	mov	r1, r3
   852ca:	6878      	ldr	r0, [r7, #4]
   852cc:	4b1b      	ldr	r3, [pc, #108]	; (8533c <usart_serial_getchar+0xcc>)
   852ce:	4798      	blx	r3
   852d0:	4603      	mov	r3, r0
   852d2:	2b00      	cmp	r3, #0
   852d4:	d1f6      	bne.n	852c4 <usart_serial_getchar+0x54>
		*data = (uint8_t)(val & 0xFF);
   852d6:	68fb      	ldr	r3, [r7, #12]
   852d8:	b2da      	uxtb	r2, r3
   852da:	683b      	ldr	r3, [r7, #0]
   852dc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   852de:	687b      	ldr	r3, [r7, #4]
   852e0:	4a18      	ldr	r2, [pc, #96]	; (85344 <usart_serial_getchar+0xd4>)
   852e2:	4293      	cmp	r3, r2
   852e4:	d10d      	bne.n	85302 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
   852e6:	bf00      	nop
   852e8:	f107 030c 	add.w	r3, r7, #12
   852ec:	4619      	mov	r1, r3
   852ee:	6878      	ldr	r0, [r7, #4]
   852f0:	4b12      	ldr	r3, [pc, #72]	; (8533c <usart_serial_getchar+0xcc>)
   852f2:	4798      	blx	r3
   852f4:	4603      	mov	r3, r0
   852f6:	2b00      	cmp	r3, #0
   852f8:	d1f6      	bne.n	852e8 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
   852fa:	68fb      	ldr	r3, [r7, #12]
   852fc:	b2da      	uxtb	r2, r3
   852fe:	683b      	ldr	r3, [r7, #0]
   85300:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   85302:	687b      	ldr	r3, [r7, #4]
   85304:	4a10      	ldr	r2, [pc, #64]	; (85348 <usart_serial_getchar+0xd8>)
   85306:	4293      	cmp	r3, r2
   85308:	d10d      	bne.n	85326 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
   8530a:	bf00      	nop
   8530c:	f107 030c 	add.w	r3, r7, #12
   85310:	4619      	mov	r1, r3
   85312:	6878      	ldr	r0, [r7, #4]
   85314:	4b09      	ldr	r3, [pc, #36]	; (8533c <usart_serial_getchar+0xcc>)
   85316:	4798      	blx	r3
   85318:	4603      	mov	r3, r0
   8531a:	2b00      	cmp	r3, #0
   8531c:	d1f6      	bne.n	8530c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
   8531e:	68fb      	ldr	r3, [r7, #12]
   85320:	b2da      	uxtb	r2, r3
   85322:	683b      	ldr	r3, [r7, #0]
   85324:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   85326:	bf00      	nop
   85328:	3710      	adds	r7, #16
   8532a:	46bd      	mov	sp, r7
   8532c:	bd80      	pop	{r7, pc}
   8532e:	bf00      	nop
   85330:	400e0800 	.word	0x400e0800
   85334:	00084967 	.word	0x00084967
   85338:	40098000 	.word	0x40098000
   8533c:	00084bbd 	.word	0x00084bbd
   85340:	4009c000 	.word	0x4009c000
   85344:	400a0000 	.word	0x400a0000
   85348:	400a4000 	.word	0x400a4000

0008534c <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
   8534c:	b580      	push	{r7, lr}
   8534e:	b082      	sub	sp, #8
   85350:	af00      	add	r7, sp, #0
   85352:	6078      	str	r0, [r7, #4]
   85354:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
   85356:	4a0f      	ldr	r2, [pc, #60]	; (85394 <stdio_serial_init+0x48>)
   85358:	687b      	ldr	r3, [r7, #4]
   8535a:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8535c:	4b0e      	ldr	r3, [pc, #56]	; (85398 <stdio_serial_init+0x4c>)
   8535e:	4a0f      	ldr	r2, [pc, #60]	; (8539c <stdio_serial_init+0x50>)
   85360:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   85362:	4b0f      	ldr	r3, [pc, #60]	; (853a0 <stdio_serial_init+0x54>)
   85364:	4a0f      	ldr	r2, [pc, #60]	; (853a4 <stdio_serial_init+0x58>)
   85366:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
   85368:	6839      	ldr	r1, [r7, #0]
   8536a:	6878      	ldr	r0, [r7, #4]
   8536c:	4b0e      	ldr	r3, [pc, #56]	; (853a8 <stdio_serial_init+0x5c>)
   8536e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   85370:	4b0e      	ldr	r3, [pc, #56]	; (853ac <stdio_serial_init+0x60>)
   85372:	681b      	ldr	r3, [r3, #0]
   85374:	689b      	ldr	r3, [r3, #8]
   85376:	2100      	movs	r1, #0
   85378:	4618      	mov	r0, r3
   8537a:	4b0d      	ldr	r3, [pc, #52]	; (853b0 <stdio_serial_init+0x64>)
   8537c:	4798      	blx	r3
	setbuf(stdin, NULL);
   8537e:	4b0b      	ldr	r3, [pc, #44]	; (853ac <stdio_serial_init+0x60>)
   85380:	681b      	ldr	r3, [r3, #0]
   85382:	685b      	ldr	r3, [r3, #4]
   85384:	2100      	movs	r1, #0
   85386:	4618      	mov	r0, r3
   85388:	4b09      	ldr	r3, [pc, #36]	; (853b0 <stdio_serial_init+0x64>)
   8538a:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
   8538c:	bf00      	nop
   8538e:	3708      	adds	r7, #8
   85390:	46bd      	mov	sp, r7
   85392:	bd80      	pop	{r7, pc}
   85394:	20070c5c 	.word	0x20070c5c
   85398:	20070c58 	.word	0x20070c58
   8539c:	000851a9 	.word	0x000851a9
   853a0:	20070c54 	.word	0x20070c54
   853a4:	00085271 	.word	0x00085271
   853a8:	00085071 	.word	0x00085071
   853ac:	20070190 	.word	0x20070190
   853b0:	0008669d 	.word	0x0008669d

000853b4 <sendCanMessage>:
/**
 * \brief Default interrupt handler for CAN 1.
 */

static void sendCanMessage(CAN_FRAME *txFrame)
{
   853b4:	b580      	push	{r7, lr}
   853b6:	b082      	sub	sp, #8
   853b8:	af00      	add	r7, sp, #0
   853ba:	6078      	str	r0, [r7, #4]
	mailbox_set_mode(CAN0, TEST1_CAN_COMM_MB_IDX_TX, CAN_MB_TX_MODE);
   853bc:	2203      	movs	r2, #3
   853be:	2101      	movs	r1, #1
   853c0:	4809      	ldr	r0, [pc, #36]	; (853e8 <sendCanMessage+0x34>)
   853c2:	4b0a      	ldr	r3, [pc, #40]	; (853ec <sendCanMessage+0x38>)
   853c4:	4798      	blx	r3
	
	txFrame->extended = false;
   853c6:	687b      	ldr	r3, [r7, #4]
   853c8:	2200      	movs	r2, #0
   853ca:	729a      	strb	r2, [r3, #10]
	txFrame->priority = 15; //0-15 lower is higher priority
   853cc:	687b      	ldr	r3, [r7, #4]
   853ce:	220f      	movs	r2, #15
   853d0:	725a      	strb	r2, [r3, #9]
	txFrame->length = 8;
   853d2:	687b      	ldr	r3, [r7, #4]
   853d4:	2208      	movs	r2, #8
   853d6:	72da      	strb	r2, [r3, #11]
	
	sendFrame(CAN0, txFrame);
   853d8:	6879      	ldr	r1, [r7, #4]
   853da:	4803      	ldr	r0, [pc, #12]	; (853e8 <sendCanMessage+0x34>)
   853dc:	4b04      	ldr	r3, [pc, #16]	; (853f0 <sendCanMessage+0x3c>)
   853de:	4798      	blx	r3
	
}
   853e0:	bf00      	nop
   853e2:	3708      	adds	r7, #8
   853e4:	46bd      	mov	sp, r7
   853e6:	bd80      	pop	{r7, pc}
   853e8:	400b4000 	.word	0x400b4000
   853ec:	000810a5 	.word	0x000810a5
   853f0:	000812e1 	.word	0x000812e1

000853f4 <mydelay>:

static uint8_t mydelay(void)
{
   853f4:	b480      	push	{r7}
   853f6:	b083      	sub	sp, #12
   853f8:	af00      	add	r7, sp, #0
	uint8_t ul_cur_ticks = 0;
   853fa:	2300      	movs	r3, #0
   853fc:	71fb      	strb	r3, [r7, #7]
	
	if( g_ul_ms_ticks  > 100000 )
   853fe:	4b08      	ldr	r3, [pc, #32]	; (85420 <mydelay+0x2c>)
   85400:	681b      	ldr	r3, [r3, #0]
   85402:	4a08      	ldr	r2, [pc, #32]	; (85424 <mydelay+0x30>)
   85404:	4293      	cmp	r3, r2
   85406:	d904      	bls.n	85412 <mydelay+0x1e>
	{
		g_ul_ms_ticks = 0;
   85408:	4b05      	ldr	r3, [pc, #20]	; (85420 <mydelay+0x2c>)
   8540a:	2200      	movs	r2, #0
   8540c:	601a      	str	r2, [r3, #0]
		ul_cur_ticks = 1;
   8540e:	2301      	movs	r3, #1
   85410:	71fb      	strb	r3, [r7, #7]
	}


	return ul_cur_ticks ;
   85412:	79fb      	ldrb	r3, [r7, #7]
	
}
   85414:	4618      	mov	r0, r3
   85416:	370c      	adds	r7, #12
   85418:	46bd      	mov	sp, r7
   8541a:	bc80      	pop	{r7}
   8541c:	4770      	bx	lr
   8541e:	bf00      	nop
   85420:	20070c10 	.word	0x20070c10
   85424:	000186a0 	.word	0x000186a0

00085428 <CAN1_Handler>:

void CAN1_Handler(void)
{
   85428:	b580      	push	{r7, lr}
   8542a:	b082      	sub	sp, #8
   8542c:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	ul_status = can_get_status(CAN1);
   8542e:	4804      	ldr	r0, [pc, #16]	; (85440 <CAN1_Handler+0x18>)
   85430:	4b04      	ldr	r3, [pc, #16]	; (85444 <CAN1_Handler+0x1c>)
   85432:	4798      	blx	r3
   85434:	6078      	str	r0, [r7, #4]
				g_ul_recv_status = 1;
				break;
			}
		}
	}*/
}
   85436:	bf00      	nop
   85438:	3708      	adds	r7, #8
   8543a:	46bd      	mov	sp, r7
   8543c:	bd80      	pop	{r7, pc}
   8543e:	bf00      	nop
   85440:	400b8000 	.word	0x400b8000
   85444:	00080961 	.word	0x00080961

00085448 <CAN0_Handler>:


void CAN0_Handler(void)
{
   85448:	b580      	push	{r7, lr}
   8544a:	af00      	add	r7, sp, #0
	
	
	uint32_t ul_status;
	tiemStamp = get_timestamp_value(CAN0);
   8544c:	4805      	ldr	r0, [pc, #20]	; (85464 <CAN0_Handler+0x1c>)
   8544e:	4b06      	ldr	r3, [pc, #24]	; (85468 <CAN0_Handler+0x20>)
   85450:	4798      	blx	r3
   85452:	4602      	mov	r2, r0
   85454:	4b05      	ldr	r3, [pc, #20]	; (8546c <CAN0_Handler+0x24>)
   85456:	601a      	str	r2, [r3, #0]
	vInterruptHandler(CAN0);
   85458:	4802      	ldr	r0, [pc, #8]	; (85464 <CAN0_Handler+0x1c>)
   8545a:	4b05      	ldr	r3, [pc, #20]	; (85470 <CAN0_Handler+0x28>)
   8545c:	4798      	blx	r3
				g_ul_recv_status = 1;
				break;
			}
		}
	}*/
}
   8545e:	bf00      	nop
   85460:	bd80      	pop	{r7, pc}
   85462:	bf00      	nop
   85464:	400b4000 	.word	0x400b4000
   85468:	0008121d 	.word	0x0008121d
   8546c:	20070c0c 	.word	0x20070c0c
   85470:	00080c41 	.word	0x00080c41

00085474 <vTestCallback>:
			outgoing->data.high = 0xDEADBEEF;*/
			sendFrame(CAN1, &outgoing);
}

static void vTestCallback(CAN_FRAME *frame)
{
   85474:	b5b0      	push	{r4, r5, r7, lr}
   85476:	b0b0      	sub	sp, #192	; 0xc0
   85478:	af00      	add	r7, sp, #0
   8547a:	6078      	str	r0, [r7, #4]
	CAN_FRAME pCan;
	CAN_FRAME txFrame;
	c401Status1Definition_t c401Status1Definition;
	c406PacketControl1Definition_t c406PacketControl1Definition;
	eBool_t bCommandReset = eFalse;
   8547c:	2300      	movs	r3, #0
   8547e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	eBool_t bInputBoosterChannelSelection = eFalse;
   85482:	2300      	movs	r3, #0
   85484:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
	eBool_t bOutputLnaChannelSelection = eTrue;
   85488:	2301      	movs	r3, #1
   8548a:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
	
	
	if(frame->id == 0x406)
   8548e:	687b      	ldr	r3, [r7, #4]
   85490:	681b      	ldr	r3, [r3, #0]
   85492:	f240 4206 	movw	r2, #1030	; 0x406
   85496:	4293      	cmp	r3, r2
   85498:	d130      	bne.n	854fc <vTestCallback+0x88>
	{
		setCan406( frame );
   8549a:	6878      	ldr	r0, [r7, #4]
   8549c:	4b7f      	ldr	r3, [pc, #508]	; (8569c <vTestCallback+0x228>)
   8549e:	4798      	blx	r3
		
		eMpbCan406Decode( &c406PacketControl1Definition, &bCommandReset );
   854a0:	f107 024f 	add.w	r2, r7, #79	; 0x4f
   854a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
   854a8:	4611      	mov	r1, r2
   854aa:	4618      	mov	r0, r3
   854ac:	4b7c      	ldr	r3, [pc, #496]	; (856a0 <vTestCallback+0x22c>)
   854ae:	4798      	blx	r3
		
		
		//send 401
		//get c401Status1Definition
		
			c401Status1Definition.fInternalMountingSurfaceTemperature = 34.6f;
   854b0:	4b7c      	ldr	r3, [pc, #496]	; (856a4 <vTestCallback+0x230>)
   854b2:	66bb      	str	r3, [r7, #104]	; 0x68
			c401Status1Definition.fLaserPump1CurrentOfBooster =  455.7;
   854b4:	4b7c      	ldr	r3, [pc, #496]	; (856a8 <vTestCallback+0x234>)
   854b6:	66fb      	str	r3, [r7, #108]	; 0x6c
			c401Status1Definition.fLaserPump2CurrentOfBooster = 213.7;
   854b8:	4b7c      	ldr	r3, [pc, #496]	; (856ac <vTestCallback+0x238>)
   854ba:	673b      	str	r3, [r7, #112]	; 0x70
			c401Status1Definition.fLaserPump3CurrentOfBooster = 756.1;
   854bc:	4b7c      	ldr	r3, [pc, #496]	; (856b0 <vTestCallback+0x23c>)
   854be:	677b      	str	r3, [r7, #116]	; 0x74
			c401Status1Definition.fLaserPump4CurrentOfLna = 353.4;
   854c0:	4b7c      	ldr	r3, [pc, #496]	; (856b4 <vTestCallback+0x240>)
   854c2:	67bb      	str	r3, [r7, #120]	; 0x78
			c401Status1Definition.fBoosterOpticalInputPower = 254.1;
   854c4:	4b7c      	ldr	r3, [pc, #496]	; (856b8 <vTestCallback+0x244>)
   854c6:	67fb      	str	r3, [r7, #124]	; 0x7c
			c401Status1Definition.fLnaOpticalOutputPower = 804.1;
   854c8:	4b7c      	ldr	r3, [pc, #496]	; (856bc <vTestCallback+0x248>)
   854ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			c401Status1Definition.fBoosterOutputOpticalPowerIndBmApc = 19;
   854ce:	4b7c      	ldr	r3, [pc, #496]	; (856c0 <vTestCallback+0x24c>)
   854d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		
		eMpbCan401Encode( &c401Status1Definition, bInputBoosterChannelSelection, bOutputLnaChannelSelection );
   854d4:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
   854d8:	f897 10bf 	ldrb.w	r1, [r7, #191]	; 0xbf
   854dc:	f107 0368 	add.w	r3, r7, #104	; 0x68
   854e0:	4618      	mov	r0, r3
   854e2:	4b78      	ldr	r3, [pc, #480]	; (856c4 <vTestCallback+0x250>)
   854e4:	4798      	blx	r3
		
		getCan401( &pCan);
   854e6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   854ea:	4618      	mov	r0, r3
   854ec:	4b76      	ldr	r3, [pc, #472]	; (856c8 <vTestCallback+0x254>)
   854ee:	4798      	blx	r3
		{
			txFrame.data.byte[ucY] = pCan.data.byte[ucY];
		}*/
		
	
		sendCanMessage( &pCan );
   854f0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   854f4:	4618      	mov	r0, r3
   854f6:	4b75      	ldr	r3, [pc, #468]	; (856cc <vTestCallback+0x258>)
   854f8:	4798      	blx	r3
	frame->length = 8;
	sendFrame(CAN0, frame);*/
	
//	test_tx(frame);
	
}
   854fa:	e0cb      	b.n	85694 <vTestCallback+0x220>
	else if(frame->id == 0x407) 
   854fc:	687b      	ldr	r3, [r7, #4]
   854fe:	681b      	ldr	r3, [r3, #0]
   85500:	f240 4207 	movw	r2, #1031	; 0x407
   85504:	4293      	cmp	r3, r2
   85506:	d177      	bne.n	855f8 <vTestCallback+0x184>
		 c402Status2Definition.fValueOfPowerSupplyVoltage = 12.3f;
   85508:	4b71      	ldr	r3, [pc, #452]	; (856d0 <vTestCallback+0x25c>)
   8550a:	62fb      	str	r3, [r7, #44]	; 0x2c
		 c402Status2Definition.fValueOfLaserPump1TemperatureBooster = -30.5f;
   8550c:	4b71      	ldr	r3, [pc, #452]	; (856d4 <vTestCallback+0x260>)
   8550e:	633b      	str	r3, [r7, #48]	; 0x30
		 c402Status2Definition.fValueOfLaserPump2TemperatureBooster = -10.5f;
   85510:	4b71      	ldr	r3, [pc, #452]	; (856d8 <vTestCallback+0x264>)
   85512:	637b      	str	r3, [r7, #52]	; 0x34
		 c402Status2Definition.fValueOfLaserPump3TemperatureBooster = 14.5f;
   85514:	4b71      	ldr	r3, [pc, #452]	; (856dc <vTestCallback+0x268>)
   85516:	63bb      	str	r3, [r7, #56]	; 0x38
		 c402Status2Definition.fValueOfLaserPumpTemperatureLna = 78.0f;
   85518:	4b71      	ldr	r3, [pc, #452]	; (856e0 <vTestCallback+0x26c>)
   8551a:	63fb      	str	r3, [r7, #60]	; 0x3c
		 c402Status2Definition.fValueBackFacetCurrentLaserPump1Booster = 200;
   8551c:	4b71      	ldr	r3, [pc, #452]	; (856e4 <vTestCallback+0x270>)
   8551e:	643b      	str	r3, [r7, #64]	; 0x40
		 c402Status2Definition.fValueBackFacetCurrentLaserPumpLna = 124.4f;
   85520:	4b71      	ldr	r3, [pc, #452]	; (856e8 <vTestCallback+0x274>)
   85522:	647b      	str	r3, [r7, #68]	; 0x44
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bRxInputChannelSelectionBoost = eTrue;
   85524:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   85528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8552c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bLimitAlarmOpticalPowerOutputLna = eFalse;
   85530:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
   85534:	f36f 0300 	bfc	r3, #0, #1
   85538:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bAlarmsafetyShutdown = eTrue;
   8553c:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
   85540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85544:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bLimitAlarmforUnitTemperature = eFalse;
   85548:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
   8554c:	f36f 1345 	bfc	r3, #5, #1
   85550:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bStatusLaserPump1Booster 						= eFalse;
   85554:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   85558:	f36f 0300 	bfc	r3, #0, #1
   8555c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bStatusLaserPump2Booster 						= eTrue;
   85560:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   85564:	f043 0302 	orr.w	r3, r3, #2
   85568:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bStatusLaserPump3Booster 						= eFalse;
   8556c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   85570:	f36f 0382 	bfc	r3, #2, #1
   85574:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bStatusLaserPumpLna	 						= eTrue;
   85578:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   8557c:	f043 0308 	orr.w	r3, r3, #8
   85580:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bStatusBoosterMode		 						= eFalse;
   85584:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   85588:	f36f 1304 	bfc	r3, #4, #1
   8558c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bStatusLnaMode			 						= eTrue;
   85590:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   85594:	f043 0320 	orr.w	r3, r3, #32
   85598:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bRxOutputChannelSelectionLna					= eFalse;
   8559c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
   855a0:	f36f 1386 	bfc	r3, #6, #1
   855a4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bLimitAlarmCurrentLaserPumpLna					= eTrue;
   855a8:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
   855ac:	f043 0302 	orr.w	r3, r3, #2
   855b0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bLimitAlarmOpticalPowerInputAndOutputBooster	= eTrue;
   855b4:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
   855b8:	f043 0304 	orr.w	r3, r3, #4
   855bc:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bLimitAlarmCurrentallLaserPumpsBooster			= eFalse;
   855c0:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
   855c4:	f36f 03c3 	bfc	r3, #3, #1
   855c8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		 c402Status2Definition.xAlarmAndStatusRegister.AlarmsAndStatusRegisterBitAssignment.bLimitAlarmPumpLaserBackFacetLna				= eTrue;
   855cc:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
   855d0:	f043 0310 	orr.w	r3, r3, #16
   855d4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		 eMpbCan402Encode( &c402Status2Definition );
   855d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
   855dc:	4618      	mov	r0, r3
   855de:	4b43      	ldr	r3, [pc, #268]	; (856ec <vTestCallback+0x278>)
   855e0:	4798      	blx	r3
		 getCan402( &pCan);
   855e2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   855e6:	4618      	mov	r0, r3
   855e8:	4b41      	ldr	r3, [pc, #260]	; (856f0 <vTestCallback+0x27c>)
   855ea:	4798      	blx	r3
		 sendCanMessage( &pCan );
   855ec:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   855f0:	4618      	mov	r0, r3
   855f2:	4b36      	ldr	r3, [pc, #216]	; (856cc <vTestCallback+0x258>)
   855f4:	4798      	blx	r3
}
   855f6:	e04d      	b.n	85694 <vTestCallback+0x220>
	}else if(frame->id == 0x408)
   855f8:	687b      	ldr	r3, [r7, #4]
   855fa:	681b      	ldr	r3, [r3, #0]
   855fc:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
   85600:	d121      	bne.n	85646 <vTestCallback+0x1d2>
		setCan408( frame );
   85602:	6878      	ldr	r0, [r7, #4]
   85604:	4b3b      	ldr	r3, [pc, #236]	; (856f4 <vTestCallback+0x280>)
   85606:	4798      	blx	r3
		eMpbCan408Decode( &c408StatusDefinition );
   85608:	f107 030c 	add.w	r3, r7, #12
   8560c:	4618      	mov	r0, r3
   8560e:	4b3a      	ldr	r3, [pc, #232]	; (856f8 <vTestCallback+0x284>)
   85610:	4798      	blx	r3
		memcpy(&c403StatusDefinition, &c408StatusDefinition, sizeof(c408StatusDefinition_t) );
   85612:	f107 042c 	add.w	r4, r7, #44	; 0x2c
   85616:	f107 050c 	add.w	r5, r7, #12
   8561a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8561c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8561e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   85622:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		eMpbCan403Encode( &c403StatusDefinition );
   85626:	f107 032c 	add.w	r3, r7, #44	; 0x2c
   8562a:	4618      	mov	r0, r3
   8562c:	4b33      	ldr	r3, [pc, #204]	; (856fc <vTestCallback+0x288>)
   8562e:	4798      	blx	r3
		getCan403( &pCan);
   85630:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   85634:	4618      	mov	r0, r3
   85636:	4b32      	ldr	r3, [pc, #200]	; (85700 <vTestCallback+0x28c>)
   85638:	4798      	blx	r3
		sendCanMessage( &pCan );
   8563a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   8563e:	4618      	mov	r0, r3
   85640:	4b22      	ldr	r3, [pc, #136]	; (856cc <vTestCallback+0x258>)
   85642:	4798      	blx	r3
}
   85644:	e026      	b.n	85694 <vTestCallback+0x220>
}else if(frame->id == 0x409)
   85646:	687b      	ldr	r3, [r7, #4]
   85648:	681b      	ldr	r3, [r3, #0]
   8564a:	f240 4209 	movw	r2, #1033	; 0x409
   8564e:	4293      	cmp	r3, r2
   85650:	d120      	bne.n	85694 <vTestCallback+0x220>
	setCan409( frame );
   85652:	6878      	ldr	r0, [r7, #4]
   85654:	4b2b      	ldr	r3, [pc, #172]	; (85704 <vTestCallback+0x290>)
   85656:	4798      	blx	r3
	eMpbCan409Decode( &c409StatusDefinition );
   85658:	f107 030c 	add.w	r3, r7, #12
   8565c:	4618      	mov	r0, r3
   8565e:	4b2a      	ldr	r3, [pc, #168]	; (85708 <vTestCallback+0x294>)
   85660:	4798      	blx	r3
	memcpy(&c404StatusDefinition, &c409StatusDefinition, sizeof(c409StatusDefinition_t) );
   85662:	f107 042c 	add.w	r4, r7, #44	; 0x2c
   85666:	f107 050c 	add.w	r5, r7, #12
   8566a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8566c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8566e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   85672:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	eMpbCan404Encode( &c404StatusDefinition );
   85676:	f107 032c 	add.w	r3, r7, #44	; 0x2c
   8567a:	4618      	mov	r0, r3
   8567c:	4b23      	ldr	r3, [pc, #140]	; (8570c <vTestCallback+0x298>)
   8567e:	4798      	blx	r3
	getCan404( &pCan);
   85680:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   85684:	4618      	mov	r0, r3
   85686:	4b22      	ldr	r3, [pc, #136]	; (85710 <vTestCallback+0x29c>)
   85688:	4798      	blx	r3
	sendCanMessage( &pCan );
   8568a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
   8568e:	4618      	mov	r0, r3
   85690:	4b0e      	ldr	r3, [pc, #56]	; (856cc <vTestCallback+0x258>)
   85692:	4798      	blx	r3
}
   85694:	bf00      	nop
   85696:	37c0      	adds	r7, #192	; 0xc0
   85698:	46bd      	mov	sp, r7
   8569a:	bdb0      	pop	{r4, r5, r7, pc}
   8569c:	00081741 	.word	0x00081741
   856a0:	00082619 	.word	0x00082619
   856a4:	420a6666 	.word	0x420a6666
   856a8:	43e3d99a 	.word	0x43e3d99a
   856ac:	4355b333 	.word	0x4355b333
   856b0:	443d0666 	.word	0x443d0666
   856b4:	43b0b333 	.word	0x43b0b333
   856b8:	437e199a 	.word	0x437e199a
   856bc:	44490666 	.word	0x44490666
   856c0:	41980000 	.word	0x41980000
   856c4:	000817c5 	.word	0x000817c5
   856c8:	00081691 	.word	0x00081691
   856cc:	000853b5 	.word	0x000853b5
   856d0:	4144cccd 	.word	0x4144cccd
   856d4:	c1f40000 	.word	0xc1f40000
   856d8:	c1280000 	.word	0xc1280000
   856dc:	41680000 	.word	0x41680000
   856e0:	429c0000 	.word	0x429c0000
   856e4:	43480000 	.word	0x43480000
   856e8:	42f8cccd 	.word	0x42f8cccd
   856ec:	00081f79 	.word	0x00081f79
   856f0:	000816bd 	.word	0x000816bd
   856f4:	0008176d 	.word	0x0008176d
   856f8:	000836a1 	.word	0x000836a1
   856fc:	00082b45 	.word	0x00082b45
   85700:	000816e9 	.word	0x000816e9
   85704:	00081799 	.word	0x00081799
   85708:	00083a75 	.word	0x00083a75
   8570c:	000830c1 	.word	0x000830c1
   85710:	00081715 	.word	0x00081715

00085714 <vTestCallback1>:

static void vTestCallback1(CAN_FRAME *frame)
{
   85714:	b580      	push	{r7, lr}
   85716:	b082      	sub	sp, #8
   85718:	af00      	add	r7, sp, #0
   8571a:	6078      	str	r0, [r7, #4]
	
	
	if(frame->id == 0x405)
   8571c:	687b      	ldr	r3, [r7, #4]
   8571e:	681b      	ldr	r3, [r3, #0]
   85720:	f240 4205 	movw	r2, #1029	; 0x405
   85724:	4293      	cmp	r3, r2
   85726:	d10b      	bne.n	85740 <vTestCallback1+0x2c>
	{
		frame->data.byte[0] = ++numberTest;
   85728:	4b16      	ldr	r3, [pc, #88]	; (85784 <vTestCallback1+0x70>)
   8572a:	881b      	ldrh	r3, [r3, #0]
   8572c:	3301      	adds	r3, #1
   8572e:	b29a      	uxth	r2, r3
   85730:	4b14      	ldr	r3, [pc, #80]	; (85784 <vTestCallback1+0x70>)
   85732:	801a      	strh	r2, [r3, #0]
   85734:	4b13      	ldr	r3, [pc, #76]	; (85784 <vTestCallback1+0x70>)
   85736:	881b      	ldrh	r3, [r3, #0]
   85738:	b2da      	uxtb	r2, r3
   8573a:	687b      	ldr	r3, [r7, #4]
   8573c:	741a      	strb	r2, [r3, #16]
   8573e:	e00a      	b.n	85756 <vTestCallback1+0x42>
	}
	else
	{
		frame->data.byte[0] = --numberTest;
   85740:	4b10      	ldr	r3, [pc, #64]	; (85784 <vTestCallback1+0x70>)
   85742:	881b      	ldrh	r3, [r3, #0]
   85744:	3b01      	subs	r3, #1
   85746:	b29a      	uxth	r2, r3
   85748:	4b0e      	ldr	r3, [pc, #56]	; (85784 <vTestCallback1+0x70>)
   8574a:	801a      	strh	r2, [r3, #0]
   8574c:	4b0d      	ldr	r3, [pc, #52]	; (85784 <vTestCallback1+0x70>)
   8574e:	881b      	ldrh	r3, [r3, #0]
   85750:	b2da      	uxtb	r2, r3
   85752:	687b      	ldr	r3, [r7, #4]
   85754:	741a      	strb	r2, [r3, #16]
	}
	
	//mailbox_set_mode(CAN0, TEST1_CAN_COMM_MB_IDX_TX, CAN_MB_TX_MODE);
	frame->id = frame->id + 1 ;
   85756:	687b      	ldr	r3, [r7, #4]
   85758:	681b      	ldr	r3, [r3, #0]
   8575a:	1c5a      	adds	r2, r3, #1
   8575c:	687b      	ldr	r3, [r7, #4]
   8575e:	601a      	str	r2, [r3, #0]
	frame->extended = false;
   85760:	687b      	ldr	r3, [r7, #4]
   85762:	2200      	movs	r2, #0
   85764:	729a      	strb	r2, [r3, #10]
	frame->priority = 15; //0-15 lower is higher priority
   85766:	687b      	ldr	r3, [r7, #4]
   85768:	220f      	movs	r2, #15
   8576a:	725a      	strb	r2, [r3, #9]
	frame->length = 8;
   8576c:	687b      	ldr	r3, [r7, #4]
   8576e:	2208      	movs	r2, #8
   85770:	72da      	strb	r2, [r3, #11]
	sendFrame(CAN1, frame);
   85772:	6879      	ldr	r1, [r7, #4]
   85774:	4804      	ldr	r0, [pc, #16]	; (85788 <vTestCallback1+0x74>)
   85776:	4b05      	ldr	r3, [pc, #20]	; (8578c <vTestCallback1+0x78>)
   85778:	4798      	blx	r3
	
	//	test_tx(frame);
	
}
   8577a:	bf00      	nop
   8577c:	3708      	adds	r7, #8
   8577e:	46bd      	mov	sp, r7
   85780:	bd80      	pop	{r7, pc}
   85782:	bf00      	nop
   85784:	20070c08 	.word	0x20070c08
   85788:	400b8000 	.word	0x400b8000
   8578c:	000812e1 	.word	0x000812e1

00085790 <test_0a>:
	getCan401( &pCan2);
	}
	
}
static void test_0a(void)
{
   85790:	b598      	push	{r3, r4, r7, lr}
   85792:	af00      	add	r7, sp, #0
	//can0_mailbox.ul_id_msk = 0x4F0;
	//can0_mailbox.ul_id =CAN_MID_MIDvA( 0x40f );
	can_mailbox_init(CAN0, &can0_mailbox);*/
	
		/** redo */
	reset_all_mailbox(CAN0);
   85794:	4818      	ldr	r0, [pc, #96]	; (857f8 <test_0a+0x68>)
   85796:	4b19      	ldr	r3, [pc, #100]	; (857fc <test_0a+0x6c>)
   85798:	4798      	blx	r3
		
	estado =  mailbox_get_status(CAN0 , TEST1_CAN_COMM_MB_IDX);
   8579a:	2100      	movs	r1, #0
   8579c:	4816      	ldr	r0, [pc, #88]	; (857f8 <test_0a+0x68>)
   8579e:	4b18      	ldr	r3, [pc, #96]	; (85800 <test_0a+0x70>)
   857a0:	4798      	blx	r3
   857a2:	4602      	mov	r2, r0
   857a4:	4b17      	ldr	r3, [pc, #92]	; (85804 <test_0a+0x74>)
   857a6:	601a      	str	r2, [r3, #0]
	
	mailbox_set_id( CAN0, TEST1_CAN_COMM_MB_IDX, TEST1_CAN_TRANSFER_ID, false) ;
   857a8:	2300      	movs	r3, #0
   857aa:	f240 4201 	movw	r2, #1025	; 0x401
   857ae:	2100      	movs	r1, #0
   857b0:	4811      	ldr	r0, [pc, #68]	; (857f8 <test_0a+0x68>)
   857b2:	4c15      	ldr	r4, [pc, #84]	; (85808 <test_0a+0x78>)
   857b4:	47a0      	blx	r4
	mailbox_set_accept_mask(CAN0, 0, 0x7f0, false); //7ff 111 1111 0000 ->last four zeros beacause filtering of the last digit ex 401 402 40x..
   857b6:	2300      	movs	r3, #0
   857b8:	f44f 62fe 	mov.w	r2, #2032	; 0x7f0
   857bc:	2100      	movs	r1, #0
   857be:	480e      	ldr	r0, [pc, #56]	; (857f8 <test_0a+0x68>)
   857c0:	4c12      	ldr	r4, [pc, #72]	; (8580c <test_0a+0x7c>)
   857c2:	47a0      	blx	r4
	
	mailbox_set_mode(CAN0, TEST1_CAN_COMM_MB_IDX, CAN_MB_RX_MODE);
   857c4:	2201      	movs	r2, #1
   857c6:	2100      	movs	r1, #0
   857c8:	480b      	ldr	r0, [pc, #44]	; (857f8 <test_0a+0x68>)
   857ca:	4b11      	ldr	r3, [pc, #68]	; (85810 <test_0a+0x80>)
   857cc:	4798      	blx	r3
	//mailbox_set_id(CAN0, 0, 0x0, false);
	
	
	mode = mailbox_get_mode(CAN0, TEST1_CAN_COMM_MB_IDX ) ;
   857ce:	2100      	movs	r1, #0
   857d0:	4809      	ldr	r0, [pc, #36]	; (857f8 <test_0a+0x68>)
   857d2:	4b10      	ldr	r3, [pc, #64]	; (85814 <test_0a+0x84>)
   857d4:	4798      	blx	r3
   857d6:	4603      	mov	r3, r0
   857d8:	461a      	mov	r2, r3
   857da:	4b0f      	ldr	r3, [pc, #60]	; (85818 <test_0a+0x88>)
   857dc:	701a      	strb	r2, [r3, #0]
	//	disable_tx_repeat(CAN0);
	
	estado =  mailbox_get_status(CAN0 , TEST1_CAN_COMM_MB_IDX);
   857de:	2100      	movs	r1, #0
   857e0:	4805      	ldr	r0, [pc, #20]	; (857f8 <test_0a+0x68>)
   857e2:	4b07      	ldr	r3, [pc, #28]	; (85800 <test_0a+0x70>)
   857e4:	4798      	blx	r3
   857e6:	4602      	mov	r2, r0
   857e8:	4b06      	ldr	r3, [pc, #24]	; (85804 <test_0a+0x74>)
   857ea:	601a      	str	r2, [r3, #0]
	
		/* Enable CAN0 mailbox 0 interrupt. */
		can_enable_interrupt(CAN0, CAN_IER_MB0);//CAN_IER_MB0);
   857ec:	2101      	movs	r1, #1
   857ee:	4802      	ldr	r0, [pc, #8]	; (857f8 <test_0a+0x68>)
   857f0:	4b0a      	ldr	r3, [pc, #40]	; (8581c <test_0a+0x8c>)
   857f2:	4798      	blx	r3
	outgoing.data.byte[2] = 0xDD;
	outgoing.data.byte[3] = 0x55;
	outgoing.data.high = 0xDEADBEEF;
	sendFrame(CAN0, &outgoing);*/
		
}
   857f4:	bf00      	nop
   857f6:	bd98      	pop	{r3, r4, r7, pc}
   857f8:	400b4000 	.word	0x400b4000
   857fc:	000812b1 	.word	0x000812b1
   85800:	0008112b 	.word	0x0008112b
   85804:	20070c04 	.word	0x20070c04
   85808:	00081045 	.word	0x00081045
   8580c:	00080fa5 	.word	0x00080fa5
   85810:	000810a5 	.word	0x000810a5
   85814:	000810f5 	.word	0x000810f5
   85818:	20070c01 	.word	0x20070c01
   8581c:	0008092d 	.word	0x0008092d

00085820 <configure_console>:

/**
 *  Configure UART for debug message output.
 */
static void configure_console(void)
{
   85820:	b580      	push	{r7, lr}
   85822:	b084      	sub	sp, #16
   85824:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
   85826:	463b      	mov	r3, r7
   85828:	2200      	movs	r2, #0
   8582a:	601a      	str	r2, [r3, #0]
   8582c:	605a      	str	r2, [r3, #4]
   8582e:	609a      	str	r2, [r3, #8]
   85830:	60da      	str	r2, [r3, #12]
   85832:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   85836:	603b      	str	r3, [r7, #0]
   85838:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8583c:	60bb      	str	r3, [r7, #8]
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
   8583e:	2008      	movs	r0, #8
   85840:	4b05      	ldr	r3, [pc, #20]	; (85858 <configure_console+0x38>)
   85842:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
   85844:	463b      	mov	r3, r7
   85846:	4619      	mov	r1, r3
   85848:	4804      	ldr	r0, [pc, #16]	; (8585c <configure_console+0x3c>)
   8584a:	4b05      	ldr	r3, [pc, #20]	; (85860 <configure_console+0x40>)
   8584c:	4798      	blx	r3
}
   8584e:	bf00      	nop
   85850:	3710      	adds	r7, #16
   85852:	46bd      	mov	sp, r7
   85854:	bd80      	pop	{r7, pc}
   85856:	bf00      	nop
   85858:	00084fe9 	.word	0x00084fe9
   8585c:	400e0800 	.word	0x400e0800
   85860:	0008534d 	.word	0x0008534d

00085864 <main>:
 *  \brief can_example application entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
   85864:	b580      	push	{r7, lr}
   85866:	b08a      	sub	sp, #40	; 0x28
   85868:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk;
	uint8_t uc_char;
	volatile CAN_FRAME buffer;
	
	uint32_t ulInitValue980 =0;
   8586a:	2300      	movs	r3, #0
   8586c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ulInitValue940 = 0;
   8586e:	2300      	movs	r3, #0
   85870:	623b      	str	r3, [r7, #32]
	


	vTimeBaseManagementInit( ulInitValue980, ulInitValue940);
   85872:	6a39      	ldr	r1, [r7, #32]
   85874:	6a78      	ldr	r0, [r7, #36]	; 0x24
   85876:	4b40      	ldr	r3, [pc, #256]	; (85978 <main+0x114>)
   85878:	4798      	blx	r3
	/* Initialize the SAM system. */
	sysclk_init();
   8587a:	4b40      	ldr	r3, [pc, #256]	; (8597c <main+0x118>)
   8587c:	4798      	blx	r3
	board_init();
   8587e:	4b40      	ldr	r3, [pc, #256]	; (85980 <main+0x11c>)
   85880:	4798      	blx	r3

	/* Configure UART for debug message output. */
	configure_console();
   85882:	4b40      	ldr	r3, [pc, #256]	; (85984 <main+0x120>)
   85884:	4798      	blx	r3

	/* Output example information. */
	puts(STRING_HEADER);
   85886:	4840      	ldr	r0, [pc, #256]	; (85988 <main+0x124>)
   85888:	4b40      	ldr	r3, [pc, #256]	; (8598c <main+0x128>)
   8588a:	4798      	blx	r3
	/* Enable CAN1 Transceiver. */
//	sn65hvd234_disable_low_power(&can1_transceiver);
//	sn65hvd234_enable(&can1_transceiver);

	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
   8588c:	202b      	movs	r0, #43	; 0x2b
   8588e:	4b40      	ldr	r3, [pc, #256]	; (85990 <main+0x12c>)
   85890:	4798      	blx	r3
	pmc_enable_periph_clk(ID_CAN1);
   85892:	202c      	movs	r0, #44	; 0x2c
   85894:	4b3e      	ldr	r3, [pc, #248]	; (85990 <main+0x12c>)
   85896:	4798      	blx	r3

	ul_sysclk = sysclk_get_cpu_hz();
   85898:	4b3e      	ldr	r3, [pc, #248]	; (85994 <main+0x130>)
   8589a:	4798      	blx	r3
   8589c:	61f8      	str	r0, [r7, #28]
	if (can_init(CAN0, ul_sysclk, CAN_BPS_1000K) &&	can_init(CAN1, ul_sysclk, CAN_BPS_1000K) ) 
   8589e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   858a2:	69f9      	ldr	r1, [r7, #28]
   858a4:	483c      	ldr	r0, [pc, #240]	; (85998 <main+0x134>)
   858a6:	4b3d      	ldr	r3, [pc, #244]	; (8599c <main+0x138>)
   858a8:	4798      	blx	r3
   858aa:	4603      	mov	r3, r0
   858ac:	2b00      	cmp	r3, #0
   858ae:	d02a      	beq.n	85906 <main+0xa2>
   858b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   858b4:	69f9      	ldr	r1, [r7, #28]
   858b6:	483a      	ldr	r0, [pc, #232]	; (859a0 <main+0x13c>)
   858b8:	4b38      	ldr	r3, [pc, #224]	; (8599c <main+0x138>)
   858ba:	4798      	blx	r3
   858bc:	4603      	mov	r3, r0
   858be:	2b00      	cmp	r3, #0
   858c0:	d021      	beq.n	85906 <main+0xa2>
	{
		
		//(CAN_FRAME *frame);
		
		setCallback( TEST1_CAN_COMM_MB_IDX, vTestCallback);
   858c2:	4938      	ldr	r1, [pc, #224]	; (859a4 <main+0x140>)
   858c4:	2000      	movs	r0, #0
   858c6:	4b38      	ldr	r3, [pc, #224]	; (859a8 <main+0x144>)
   858c8:	4798      	blx	r3
		setCallback( CAN_RX_COMM_MB_IDX_CAN1, vTestCallback1);
   858ca:	4938      	ldr	r1, [pc, #224]	; (859ac <main+0x148>)
   858cc:	2004      	movs	r0, #4
   858ce:	4b36      	ldr	r3, [pc, #216]	; (859a8 <main+0x144>)
   858d0:	4798      	blx	r3
		
		
		puts("CAN initialization is completed." STRING_EOL);
   858d2:	4837      	ldr	r0, [pc, #220]	; (859b0 <main+0x14c>)
   858d4:	4b2d      	ldr	r3, [pc, #180]	; (8598c <main+0x128>)
   858d6:	4798      	blx	r3


		can_disable_interrupt(CAN0, CAN_DISABLE_ALL_INTERRUPT_MASK);
   858d8:	f04f 31ff 	mov.w	r1, #4294967295
   858dc:	482e      	ldr	r0, [pc, #184]	; (85998 <main+0x134>)
   858de:	4b35      	ldr	r3, [pc, #212]	; (859b4 <main+0x150>)
   858e0:	4798      	blx	r3
		can_disable_interrupt(CAN1, CAN_DISABLE_ALL_INTERRUPT_MASK);
   858e2:	f04f 31ff 	mov.w	r1, #4294967295
   858e6:	482e      	ldr	r0, [pc, #184]	; (859a0 <main+0x13c>)
   858e8:	4b32      	ldr	r3, [pc, #200]	; (859b4 <main+0x150>)
   858ea:	4798      	blx	r3


		/* Configure and enable interrupt of CAN1, as the tests will use receiver interrupt. */
		NVIC_EnableIRQ(CAN0_IRQn);
   858ec:	202b      	movs	r0, #43	; 0x2b
   858ee:	4b32      	ldr	r3, [pc, #200]	; (859b8 <main+0x154>)
   858f0:	4798      	blx	r3
		NVIC_EnableIRQ(CAN1_IRQn);
   858f2:	202c      	movs	r0, #44	; 0x2c
   858f4:	4b30      	ldr	r3, [pc, #192]	; (859b8 <main+0x154>)
   858f6:	4798      	blx	r3

		/* Run tests. */
		puts("Press any key to start test" STRING_EOL);
   858f8:	4830      	ldr	r0, [pc, #192]	; (859bc <main+0x158>)
   858fa:	4b24      	ldr	r3, [pc, #144]	; (8598c <main+0x128>)
   858fc:	4798      	blx	r3
	//	}
		// ();
		

		
		vInitCanImage();
   858fe:	4b30      	ldr	r3, [pc, #192]	; (859c0 <main+0x15c>)
   85900:	4798      	blx	r3
		
	//	test_1_403();
	//	test_1_406_low_limits();
		//test_1_402();
		
		test_0a();
   85902:	4b30      	ldr	r3, [pc, #192]	; (859c4 <main+0x160>)
   85904:	4798      	blx	r3
				uint8_t timer;
				
				uint64_t cRPDO_405;
				uint64_t cRPDO_401;
				
				g_ul_ms_ticks++;		
   85906:	4b30      	ldr	r3, [pc, #192]	; (859c8 <main+0x164>)
   85908:	681b      	ldr	r3, [r3, #0]
   8590a:	3301      	adds	r3, #1
   8590c:	4a2e      	ldr	r2, [pc, #184]	; (859c8 <main+0x164>)
   8590e:	6013      	str	r3, [r2, #0]
				timer = mydelay();
   85910:	4b2e      	ldr	r3, [pc, #184]	; (859cc <main+0x168>)
   85912:	4798      	blx	r3
   85914:	4603      	mov	r3, r0
   85916:	76fb      	strb	r3, [r7, #27]
				
				if(timer == 1)
   85918:	7efb      	ldrb	r3, [r7, #27]
   8591a:	2b01      	cmp	r3, #1
   8591c:	d102      	bne.n	85924 <main+0xc0>
				{
					ioport_toggle_pin_level(LED0_GPIO);
   8591e:	203b      	movs	r0, #59	; 0x3b
   85920:	4b2b      	ldr	r3, [pc, #172]	; (859d0 <main+0x16c>)
   85922:	4798      	blx	r3
								
					
				}
				/* refresh timers */
				vTimeBaseManagementGetTick( eFmeaLoggerTimeBase, &ulFmeaLoggerTimer );
   85924:	492b      	ldr	r1, [pc, #172]	; (859d4 <main+0x170>)
   85926:	200c      	movs	r0, #12
   85928:	4b2b      	ldr	r3, [pc, #172]	; (859d8 <main+0x174>)
   8592a:	4798      	blx	r3
				if( ulFmeaLoggerTimer > 1 )
   8592c:	4b29      	ldr	r3, [pc, #164]	; (859d4 <main+0x170>)
   8592e:	681b      	ldr	r3, [r3, #0]
   85930:	2b01      	cmp	r3, #1
   85932:	d902      	bls.n	8593a <main+0xd6>
				{
				
					vTimeBaseManagementResetTick( eFmeaLoggerTimeBase );
   85934:	200c      	movs	r0, #12
   85936:	4b29      	ldr	r3, [pc, #164]	; (859dc <main+0x178>)
   85938:	4798      	blx	r3
				}
				
				vTimeBaseManagementGetTick( eContinuosWaveLoopControl, &pulTickForContinuosModeControl );
   8593a:	4929      	ldr	r1, [pc, #164]	; (859e0 <main+0x17c>)
   8593c:	2003      	movs	r0, #3
   8593e:	4b26      	ldr	r3, [pc, #152]	; (859d8 <main+0x174>)
   85940:	4798      	blx	r3
				
				vTimeBaseManagementGetTick( eBEAMTimeBase, 		&ulLaserControlTimer );
   85942:	4928      	ldr	r1, [pc, #160]	; (859e4 <main+0x180>)
   85944:	2007      	movs	r0, #7
   85946:	4b24      	ldr	r3, [pc, #144]	; (859d8 <main+0x174>)
   85948:	4798      	blx	r3
				
				/* testing : control loop */
				if( ulLaserControlTimer > MILISECONDS_FOR_1_SECOND )
   8594a:	4b26      	ldr	r3, [pc, #152]	; (859e4 <main+0x180>)
   8594c:	681b      	ldr	r3, [r3, #0]
   8594e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   85952:	d902      	bls.n	8595a <main+0xf6>
				{
					
					vTimeBaseManagementResetTick( eBEAMTimeBase );
   85954:	2007      	movs	r0, #7
   85956:	4b21      	ldr	r3, [pc, #132]	; (859dc <main+0x178>)
   85958:	4798      	blx	r3
		
		
		
		//	if ( g_ul_recv_status == 1)
		//	{
				error =  can_get_rx_error_cnt(CAN0);
   8595a:	480f      	ldr	r0, [pc, #60]	; (85998 <main+0x134>)
   8595c:	4b22      	ldr	r3, [pc, #136]	; (859e8 <main+0x184>)
   8595e:	4798      	blx	r3
   85960:	4603      	mov	r3, r0
   85962:	461a      	mov	r2, r3
   85964:	4b21      	ldr	r3, [pc, #132]	; (859ec <main+0x188>)
   85966:	701a      	strb	r2, [r3, #0]
				error =  can_get_rx_error_cnt(CAN1);
   85968:	480d      	ldr	r0, [pc, #52]	; (859a0 <main+0x13c>)
   8596a:	4b1f      	ldr	r3, [pc, #124]	; (859e8 <main+0x184>)
   8596c:	4798      	blx	r3
   8596e:	4603      	mov	r3, r0
   85970:	461a      	mov	r2, r3
   85972:	4b1e      	ldr	r3, [pc, #120]	; (859ec <main+0x188>)
   85974:	701a      	strb	r2, [r3, #0]
	{
   85976:	e7c6      	b.n	85906 <main+0xa2>
   85978:	00080655 	.word	0x00080655
   8597c:	0008045d 	.word	0x0008045d
   85980:	000805cd 	.word	0x000805cd
   85984:	00085821 	.word	0x00085821
   85988:	0008826c 	.word	0x0008826c
   8598c:	0008668d 	.word	0x0008668d
   85990:	000848a1 	.word	0x000848a1
   85994:	00084fc1 	.word	0x00084fc1
   85998:	400b4000 	.word	0x400b4000
   8599c:	00080849 	.word	0x00080849
   859a0:	400b8000 	.word	0x400b8000
   859a4:	00085475 	.word	0x00085475
   859a8:	00081585 	.word	0x00081585
   859ac:	00085715 	.word	0x00085715
   859b0:	000882b8 	.word	0x000882b8
   859b4:	00080947 	.word	0x00080947
   859b8:	00084ef9 	.word	0x00084ef9
   859bc:	000882dc 	.word	0x000882dc
   859c0:	000815b5 	.word	0x000815b5
   859c4:	00085791 	.word	0x00085791
   859c8:	20070c10 	.word	0x20070c10
   859cc:	000853f5 	.word	0x000853f5
   859d0:	00085005 	.word	0x00085005
   859d4:	20070c1c 	.word	0x20070c1c
   859d8:	000806c9 	.word	0x000806c9
   859dc:	00080699 	.word	0x00080699
   859e0:	20070c14 	.word	0x20070c14
   859e4:	20070c18 	.word	0x20070c18
   859e8:	00080977 	.word	0x00080977
   859ec:	20070c00 	.word	0x20070c00

000859f0 <eMpbTimeBaseInit>:
/* Exported functions ------------------------------------------------------- */

eMpbError_t eMpbTimeBaseInit( mpbTimeBase_t *pxTimeBase, uint8_t ucTickPerMs )
{
	/* Validate Entry Parameter */
	if( ( pxTimeBase == NULL ) || ( ucTickPerMs == 0 ) )
   859f0:	4603      	mov	r3, r0
   859f2:	b1a8      	cbz	r0, 85a20 <eMpbTimeBaseInit+0x30>
   859f4:	b1b9      	cbz	r1, 85a26 <eMpbTimeBaseInit+0x36>
	{
		return eInvalidParameter;
	}
	
	pxTimeBase->ulTick = 0;
   859f6:	2000      	movs	r0, #0
   859f8:	7018      	strb	r0, [r3, #0]
   859fa:	7058      	strb	r0, [r3, #1]
   859fc:	7098      	strb	r0, [r3, #2]
   859fe:	70d8      	strb	r0, [r3, #3]
	pxTimeBase->ulMs = 0;
   85a00:	7118      	strb	r0, [r3, #4]
   85a02:	7158      	strb	r0, [r3, #5]
   85a04:	7198      	strb	r0, [r3, #6]
   85a06:	71d8      	strb	r0, [r3, #7]
	pxTimeBase->ulSecond = 0;
   85a08:	7218      	strb	r0, [r3, #8]
   85a0a:	7258      	strb	r0, [r3, #9]
   85a0c:	7298      	strb	r0, [r3, #10]
   85a0e:	72d8      	strb	r0, [r3, #11]
	pxTimeBase->usMsCount = 1000; /* 1000 ms in a sec */
   85a10:	f06f 0217 	mvn.w	r2, #23
   85a14:	731a      	strb	r2, [r3, #12]
   85a16:	2203      	movs	r2, #3
   85a18:	735a      	strb	r2, [r3, #13]
	pxTimeBase->ucTickCount = ucTickPerMs;
   85a1a:	7399      	strb	r1, [r3, #14]
	pxTimeBase->ucTickReload = ucTickPerMs;
   85a1c:	73d9      	strb	r1, [r3, #15]
	
	return eSuccess;
   85a1e:	4770      	bx	lr
		return eInvalidParameter;
   85a20:	f04f 30ff 	mov.w	r0, #4294967295
   85a24:	4770      	bx	lr
   85a26:	f04f 30ff 	mov.w	r0, #4294967295
}
   85a2a:	4770      	bx	lr

00085a2c <ulMpbTimeBaseGetMs>:
/*----------------------------------------------------------------------------*/

uint32_t ulMpbTimeBaseGetMs( mpbTimeBase_t *pxTimeBase )
{
	return pxTimeBase->ulMs;
}
   85a2c:	6840      	ldr	r0, [r0, #4]
   85a2e:	4770      	bx	lr

00085a30 <__aeabi_drsub>:
   85a30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   85a34:	e002      	b.n	85a3c <__adddf3>
   85a36:	bf00      	nop

00085a38 <__aeabi_dsub>:
   85a38:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00085a3c <__adddf3>:
   85a3c:	b530      	push	{r4, r5, lr}
   85a3e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   85a42:	ea4f 0543 	mov.w	r5, r3, lsl #1
   85a46:	ea94 0f05 	teq	r4, r5
   85a4a:	bf08      	it	eq
   85a4c:	ea90 0f02 	teqeq	r0, r2
   85a50:	bf1f      	itttt	ne
   85a52:	ea54 0c00 	orrsne.w	ip, r4, r0
   85a56:	ea55 0c02 	orrsne.w	ip, r5, r2
   85a5a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   85a5e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85a62:	f000 80e2 	beq.w	85c2a <__adddf3+0x1ee>
   85a66:	ea4f 5454 	mov.w	r4, r4, lsr #21
   85a6a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   85a6e:	bfb8      	it	lt
   85a70:	426d      	neglt	r5, r5
   85a72:	dd0c      	ble.n	85a8e <__adddf3+0x52>
   85a74:	442c      	add	r4, r5
   85a76:	ea80 0202 	eor.w	r2, r0, r2
   85a7a:	ea81 0303 	eor.w	r3, r1, r3
   85a7e:	ea82 0000 	eor.w	r0, r2, r0
   85a82:	ea83 0101 	eor.w	r1, r3, r1
   85a86:	ea80 0202 	eor.w	r2, r0, r2
   85a8a:	ea81 0303 	eor.w	r3, r1, r3
   85a8e:	2d36      	cmp	r5, #54	; 0x36
   85a90:	bf88      	it	hi
   85a92:	bd30      	pophi	{r4, r5, pc}
   85a94:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85a98:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85a9c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   85aa0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   85aa4:	d002      	beq.n	85aac <__adddf3+0x70>
   85aa6:	4240      	negs	r0, r0
   85aa8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85aac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   85ab0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85ab4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   85ab8:	d002      	beq.n	85ac0 <__adddf3+0x84>
   85aba:	4252      	negs	r2, r2
   85abc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85ac0:	ea94 0f05 	teq	r4, r5
   85ac4:	f000 80a7 	beq.w	85c16 <__adddf3+0x1da>
   85ac8:	f1a4 0401 	sub.w	r4, r4, #1
   85acc:	f1d5 0e20 	rsbs	lr, r5, #32
   85ad0:	db0d      	blt.n	85aee <__adddf3+0xb2>
   85ad2:	fa02 fc0e 	lsl.w	ip, r2, lr
   85ad6:	fa22 f205 	lsr.w	r2, r2, r5
   85ada:	1880      	adds	r0, r0, r2
   85adc:	f141 0100 	adc.w	r1, r1, #0
   85ae0:	fa03 f20e 	lsl.w	r2, r3, lr
   85ae4:	1880      	adds	r0, r0, r2
   85ae6:	fa43 f305 	asr.w	r3, r3, r5
   85aea:	4159      	adcs	r1, r3
   85aec:	e00e      	b.n	85b0c <__adddf3+0xd0>
   85aee:	f1a5 0520 	sub.w	r5, r5, #32
   85af2:	f10e 0e20 	add.w	lr, lr, #32
   85af6:	2a01      	cmp	r2, #1
   85af8:	fa03 fc0e 	lsl.w	ip, r3, lr
   85afc:	bf28      	it	cs
   85afe:	f04c 0c02 	orrcs.w	ip, ip, #2
   85b02:	fa43 f305 	asr.w	r3, r3, r5
   85b06:	18c0      	adds	r0, r0, r3
   85b08:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   85b0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85b10:	d507      	bpl.n	85b22 <__adddf3+0xe6>
   85b12:	f04f 0e00 	mov.w	lr, #0
   85b16:	f1dc 0c00 	rsbs	ip, ip, #0
   85b1a:	eb7e 0000 	sbcs.w	r0, lr, r0
   85b1e:	eb6e 0101 	sbc.w	r1, lr, r1
   85b22:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   85b26:	d31b      	bcc.n	85b60 <__adddf3+0x124>
   85b28:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   85b2c:	d30c      	bcc.n	85b48 <__adddf3+0x10c>
   85b2e:	0849      	lsrs	r1, r1, #1
   85b30:	ea5f 0030 	movs.w	r0, r0, rrx
   85b34:	ea4f 0c3c 	mov.w	ip, ip, rrx
   85b38:	f104 0401 	add.w	r4, r4, #1
   85b3c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   85b40:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   85b44:	f080 809a 	bcs.w	85c7c <__adddf3+0x240>
   85b48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   85b4c:	bf08      	it	eq
   85b4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   85b52:	f150 0000 	adcs.w	r0, r0, #0
   85b56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85b5a:	ea41 0105 	orr.w	r1, r1, r5
   85b5e:	bd30      	pop	{r4, r5, pc}
   85b60:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   85b64:	4140      	adcs	r0, r0
   85b66:	eb41 0101 	adc.w	r1, r1, r1
   85b6a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85b6e:	f1a4 0401 	sub.w	r4, r4, #1
   85b72:	d1e9      	bne.n	85b48 <__adddf3+0x10c>
   85b74:	f091 0f00 	teq	r1, #0
   85b78:	bf04      	itt	eq
   85b7a:	4601      	moveq	r1, r0
   85b7c:	2000      	moveq	r0, #0
   85b7e:	fab1 f381 	clz	r3, r1
   85b82:	bf08      	it	eq
   85b84:	3320      	addeq	r3, #32
   85b86:	f1a3 030b 	sub.w	r3, r3, #11
   85b8a:	f1b3 0220 	subs.w	r2, r3, #32
   85b8e:	da0c      	bge.n	85baa <__adddf3+0x16e>
   85b90:	320c      	adds	r2, #12
   85b92:	dd08      	ble.n	85ba6 <__adddf3+0x16a>
   85b94:	f102 0c14 	add.w	ip, r2, #20
   85b98:	f1c2 020c 	rsb	r2, r2, #12
   85b9c:	fa01 f00c 	lsl.w	r0, r1, ip
   85ba0:	fa21 f102 	lsr.w	r1, r1, r2
   85ba4:	e00c      	b.n	85bc0 <__adddf3+0x184>
   85ba6:	f102 0214 	add.w	r2, r2, #20
   85baa:	bfd8      	it	le
   85bac:	f1c2 0c20 	rsble	ip, r2, #32
   85bb0:	fa01 f102 	lsl.w	r1, r1, r2
   85bb4:	fa20 fc0c 	lsr.w	ip, r0, ip
   85bb8:	bfdc      	itt	le
   85bba:	ea41 010c 	orrle.w	r1, r1, ip
   85bbe:	4090      	lslle	r0, r2
   85bc0:	1ae4      	subs	r4, r4, r3
   85bc2:	bfa2      	ittt	ge
   85bc4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   85bc8:	4329      	orrge	r1, r5
   85bca:	bd30      	popge	{r4, r5, pc}
   85bcc:	ea6f 0404 	mvn.w	r4, r4
   85bd0:	3c1f      	subs	r4, #31
   85bd2:	da1c      	bge.n	85c0e <__adddf3+0x1d2>
   85bd4:	340c      	adds	r4, #12
   85bd6:	dc0e      	bgt.n	85bf6 <__adddf3+0x1ba>
   85bd8:	f104 0414 	add.w	r4, r4, #20
   85bdc:	f1c4 0220 	rsb	r2, r4, #32
   85be0:	fa20 f004 	lsr.w	r0, r0, r4
   85be4:	fa01 f302 	lsl.w	r3, r1, r2
   85be8:	ea40 0003 	orr.w	r0, r0, r3
   85bec:	fa21 f304 	lsr.w	r3, r1, r4
   85bf0:	ea45 0103 	orr.w	r1, r5, r3
   85bf4:	bd30      	pop	{r4, r5, pc}
   85bf6:	f1c4 040c 	rsb	r4, r4, #12
   85bfa:	f1c4 0220 	rsb	r2, r4, #32
   85bfe:	fa20 f002 	lsr.w	r0, r0, r2
   85c02:	fa01 f304 	lsl.w	r3, r1, r4
   85c06:	ea40 0003 	orr.w	r0, r0, r3
   85c0a:	4629      	mov	r1, r5
   85c0c:	bd30      	pop	{r4, r5, pc}
   85c0e:	fa21 f004 	lsr.w	r0, r1, r4
   85c12:	4629      	mov	r1, r5
   85c14:	bd30      	pop	{r4, r5, pc}
   85c16:	f094 0f00 	teq	r4, #0
   85c1a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   85c1e:	bf06      	itte	eq
   85c20:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   85c24:	3401      	addeq	r4, #1
   85c26:	3d01      	subne	r5, #1
   85c28:	e74e      	b.n	85ac8 <__adddf3+0x8c>
   85c2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   85c2e:	bf18      	it	ne
   85c30:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85c34:	d029      	beq.n	85c8a <__adddf3+0x24e>
   85c36:	ea94 0f05 	teq	r4, r5
   85c3a:	bf08      	it	eq
   85c3c:	ea90 0f02 	teqeq	r0, r2
   85c40:	d005      	beq.n	85c4e <__adddf3+0x212>
   85c42:	ea54 0c00 	orrs.w	ip, r4, r0
   85c46:	bf04      	itt	eq
   85c48:	4619      	moveq	r1, r3
   85c4a:	4610      	moveq	r0, r2
   85c4c:	bd30      	pop	{r4, r5, pc}
   85c4e:	ea91 0f03 	teq	r1, r3
   85c52:	bf1e      	ittt	ne
   85c54:	2100      	movne	r1, #0
   85c56:	2000      	movne	r0, #0
   85c58:	bd30      	popne	{r4, r5, pc}
   85c5a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   85c5e:	d105      	bne.n	85c6c <__adddf3+0x230>
   85c60:	0040      	lsls	r0, r0, #1
   85c62:	4149      	adcs	r1, r1
   85c64:	bf28      	it	cs
   85c66:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   85c6a:	bd30      	pop	{r4, r5, pc}
   85c6c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   85c70:	bf3c      	itt	cc
   85c72:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   85c76:	bd30      	popcc	{r4, r5, pc}
   85c78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85c7c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   85c80:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85c84:	f04f 0000 	mov.w	r0, #0
   85c88:	bd30      	pop	{r4, r5, pc}
   85c8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   85c8e:	bf1a      	itte	ne
   85c90:	4619      	movne	r1, r3
   85c92:	4610      	movne	r0, r2
   85c94:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   85c98:	bf1c      	itt	ne
   85c9a:	460b      	movne	r3, r1
   85c9c:	4602      	movne	r2, r0
   85c9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   85ca2:	bf06      	itte	eq
   85ca4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   85ca8:	ea91 0f03 	teqeq	r1, r3
   85cac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   85cb0:	bd30      	pop	{r4, r5, pc}
   85cb2:	bf00      	nop

00085cb4 <__aeabi_ui2d>:
   85cb4:	f090 0f00 	teq	r0, #0
   85cb8:	bf04      	itt	eq
   85cba:	2100      	moveq	r1, #0
   85cbc:	4770      	bxeq	lr
   85cbe:	b530      	push	{r4, r5, lr}
   85cc0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85cc4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85cc8:	f04f 0500 	mov.w	r5, #0
   85ccc:	f04f 0100 	mov.w	r1, #0
   85cd0:	e750      	b.n	85b74 <__adddf3+0x138>
   85cd2:	bf00      	nop

00085cd4 <__aeabi_i2d>:
   85cd4:	f090 0f00 	teq	r0, #0
   85cd8:	bf04      	itt	eq
   85cda:	2100      	moveq	r1, #0
   85cdc:	4770      	bxeq	lr
   85cde:	b530      	push	{r4, r5, lr}
   85ce0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85ce4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85ce8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   85cec:	bf48      	it	mi
   85cee:	4240      	negmi	r0, r0
   85cf0:	f04f 0100 	mov.w	r1, #0
   85cf4:	e73e      	b.n	85b74 <__adddf3+0x138>
   85cf6:	bf00      	nop

00085cf8 <__aeabi_f2d>:
   85cf8:	0042      	lsls	r2, r0, #1
   85cfa:	ea4f 01e2 	mov.w	r1, r2, asr #3
   85cfe:	ea4f 0131 	mov.w	r1, r1, rrx
   85d02:	ea4f 7002 	mov.w	r0, r2, lsl #28
   85d06:	bf1f      	itttt	ne
   85d08:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   85d0c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85d10:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   85d14:	4770      	bxne	lr
   85d16:	f092 0f00 	teq	r2, #0
   85d1a:	bf14      	ite	ne
   85d1c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85d20:	4770      	bxeq	lr
   85d22:	b530      	push	{r4, r5, lr}
   85d24:	f44f 7460 	mov.w	r4, #896	; 0x380
   85d28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85d2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85d30:	e720      	b.n	85b74 <__adddf3+0x138>
   85d32:	bf00      	nop

00085d34 <__aeabi_ul2d>:
   85d34:	ea50 0201 	orrs.w	r2, r0, r1
   85d38:	bf08      	it	eq
   85d3a:	4770      	bxeq	lr
   85d3c:	b530      	push	{r4, r5, lr}
   85d3e:	f04f 0500 	mov.w	r5, #0
   85d42:	e00a      	b.n	85d5a <__aeabi_l2d+0x16>

00085d44 <__aeabi_l2d>:
   85d44:	ea50 0201 	orrs.w	r2, r0, r1
   85d48:	bf08      	it	eq
   85d4a:	4770      	bxeq	lr
   85d4c:	b530      	push	{r4, r5, lr}
   85d4e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   85d52:	d502      	bpl.n	85d5a <__aeabi_l2d+0x16>
   85d54:	4240      	negs	r0, r0
   85d56:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85d5a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85d5e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85d62:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   85d66:	f43f aedc 	beq.w	85b22 <__adddf3+0xe6>
   85d6a:	f04f 0203 	mov.w	r2, #3
   85d6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85d72:	bf18      	it	ne
   85d74:	3203      	addne	r2, #3
   85d76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85d7a:	bf18      	it	ne
   85d7c:	3203      	addne	r2, #3
   85d7e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   85d82:	f1c2 0320 	rsb	r3, r2, #32
   85d86:	fa00 fc03 	lsl.w	ip, r0, r3
   85d8a:	fa20 f002 	lsr.w	r0, r0, r2
   85d8e:	fa01 fe03 	lsl.w	lr, r1, r3
   85d92:	ea40 000e 	orr.w	r0, r0, lr
   85d96:	fa21 f102 	lsr.w	r1, r1, r2
   85d9a:	4414      	add	r4, r2
   85d9c:	e6c1      	b.n	85b22 <__adddf3+0xe6>
   85d9e:	bf00      	nop

00085da0 <__aeabi_d2iz>:
   85da0:	ea4f 0241 	mov.w	r2, r1, lsl #1
   85da4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   85da8:	d215      	bcs.n	85dd6 <__aeabi_d2iz+0x36>
   85daa:	d511      	bpl.n	85dd0 <__aeabi_d2iz+0x30>
   85dac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   85db0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   85db4:	d912      	bls.n	85ddc <__aeabi_d2iz+0x3c>
   85db6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   85dba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   85dbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   85dc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85dc6:	fa23 f002 	lsr.w	r0, r3, r2
   85dca:	bf18      	it	ne
   85dcc:	4240      	negne	r0, r0
   85dce:	4770      	bx	lr
   85dd0:	f04f 0000 	mov.w	r0, #0
   85dd4:	4770      	bx	lr
   85dd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   85dda:	d105      	bne.n	85de8 <__aeabi_d2iz+0x48>
   85ddc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   85de0:	bf08      	it	eq
   85de2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   85de6:	4770      	bx	lr
   85de8:	f04f 0000 	mov.w	r0, #0
   85dec:	4770      	bx	lr
   85dee:	bf00      	nop

00085df0 <__aeabi_d2uiz>:
   85df0:	004a      	lsls	r2, r1, #1
   85df2:	d211      	bcs.n	85e18 <__aeabi_d2uiz+0x28>
   85df4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   85df8:	d211      	bcs.n	85e1e <__aeabi_d2uiz+0x2e>
   85dfa:	d50d      	bpl.n	85e18 <__aeabi_d2uiz+0x28>
   85dfc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   85e00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   85e04:	d40e      	bmi.n	85e24 <__aeabi_d2uiz+0x34>
   85e06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   85e0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   85e0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   85e12:	fa23 f002 	lsr.w	r0, r3, r2
   85e16:	4770      	bx	lr
   85e18:	f04f 0000 	mov.w	r0, #0
   85e1c:	4770      	bx	lr
   85e1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   85e22:	d102      	bne.n	85e2a <__aeabi_d2uiz+0x3a>
   85e24:	f04f 30ff 	mov.w	r0, #4294967295
   85e28:	4770      	bx	lr
   85e2a:	f04f 0000 	mov.w	r0, #0
   85e2e:	4770      	bx	lr

00085e30 <__aeabi_frsub>:
   85e30:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   85e34:	e002      	b.n	85e3c <__addsf3>
   85e36:	bf00      	nop

00085e38 <__aeabi_fsub>:
   85e38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00085e3c <__addsf3>:
   85e3c:	0042      	lsls	r2, r0, #1
   85e3e:	bf1f      	itttt	ne
   85e40:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   85e44:	ea92 0f03 	teqne	r2, r3
   85e48:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   85e4c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   85e50:	d06a      	beq.n	85f28 <__addsf3+0xec>
   85e52:	ea4f 6212 	mov.w	r2, r2, lsr #24
   85e56:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   85e5a:	bfc1      	itttt	gt
   85e5c:	18d2      	addgt	r2, r2, r3
   85e5e:	4041      	eorgt	r1, r0
   85e60:	4048      	eorgt	r0, r1
   85e62:	4041      	eorgt	r1, r0
   85e64:	bfb8      	it	lt
   85e66:	425b      	neglt	r3, r3
   85e68:	2b19      	cmp	r3, #25
   85e6a:	bf88      	it	hi
   85e6c:	4770      	bxhi	lr
   85e6e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   85e72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   85e76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   85e7a:	bf18      	it	ne
   85e7c:	4240      	negne	r0, r0
   85e7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85e82:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   85e86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   85e8a:	bf18      	it	ne
   85e8c:	4249      	negne	r1, r1
   85e8e:	ea92 0f03 	teq	r2, r3
   85e92:	d03f      	beq.n	85f14 <__addsf3+0xd8>
   85e94:	f1a2 0201 	sub.w	r2, r2, #1
   85e98:	fa41 fc03 	asr.w	ip, r1, r3
   85e9c:	eb10 000c 	adds.w	r0, r0, ip
   85ea0:	f1c3 0320 	rsb	r3, r3, #32
   85ea4:	fa01 f103 	lsl.w	r1, r1, r3
   85ea8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   85eac:	d502      	bpl.n	85eb4 <__addsf3+0x78>
   85eae:	4249      	negs	r1, r1
   85eb0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   85eb4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   85eb8:	d313      	bcc.n	85ee2 <__addsf3+0xa6>
   85eba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   85ebe:	d306      	bcc.n	85ece <__addsf3+0x92>
   85ec0:	0840      	lsrs	r0, r0, #1
   85ec2:	ea4f 0131 	mov.w	r1, r1, rrx
   85ec6:	f102 0201 	add.w	r2, r2, #1
   85eca:	2afe      	cmp	r2, #254	; 0xfe
   85ecc:	d251      	bcs.n	85f72 <__addsf3+0x136>
   85ece:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   85ed2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   85ed6:	bf08      	it	eq
   85ed8:	f020 0001 	biceq.w	r0, r0, #1
   85edc:	ea40 0003 	orr.w	r0, r0, r3
   85ee0:	4770      	bx	lr
   85ee2:	0049      	lsls	r1, r1, #1
   85ee4:	eb40 0000 	adc.w	r0, r0, r0
   85ee8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   85eec:	f1a2 0201 	sub.w	r2, r2, #1
   85ef0:	d1ed      	bne.n	85ece <__addsf3+0x92>
   85ef2:	fab0 fc80 	clz	ip, r0
   85ef6:	f1ac 0c08 	sub.w	ip, ip, #8
   85efa:	ebb2 020c 	subs.w	r2, r2, ip
   85efe:	fa00 f00c 	lsl.w	r0, r0, ip
   85f02:	bfaa      	itet	ge
   85f04:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   85f08:	4252      	neglt	r2, r2
   85f0a:	4318      	orrge	r0, r3
   85f0c:	bfbc      	itt	lt
   85f0e:	40d0      	lsrlt	r0, r2
   85f10:	4318      	orrlt	r0, r3
   85f12:	4770      	bx	lr
   85f14:	f092 0f00 	teq	r2, #0
   85f18:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   85f1c:	bf06      	itte	eq
   85f1e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   85f22:	3201      	addeq	r2, #1
   85f24:	3b01      	subne	r3, #1
   85f26:	e7b5      	b.n	85e94 <__addsf3+0x58>
   85f28:	ea4f 0341 	mov.w	r3, r1, lsl #1
   85f2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   85f30:	bf18      	it	ne
   85f32:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   85f36:	d021      	beq.n	85f7c <__addsf3+0x140>
   85f38:	ea92 0f03 	teq	r2, r3
   85f3c:	d004      	beq.n	85f48 <__addsf3+0x10c>
   85f3e:	f092 0f00 	teq	r2, #0
   85f42:	bf08      	it	eq
   85f44:	4608      	moveq	r0, r1
   85f46:	4770      	bx	lr
   85f48:	ea90 0f01 	teq	r0, r1
   85f4c:	bf1c      	itt	ne
   85f4e:	2000      	movne	r0, #0
   85f50:	4770      	bxne	lr
   85f52:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   85f56:	d104      	bne.n	85f62 <__addsf3+0x126>
   85f58:	0040      	lsls	r0, r0, #1
   85f5a:	bf28      	it	cs
   85f5c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   85f60:	4770      	bx	lr
   85f62:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   85f66:	bf3c      	itt	cc
   85f68:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   85f6c:	4770      	bxcc	lr
   85f6e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   85f72:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   85f76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   85f7a:	4770      	bx	lr
   85f7c:	ea7f 6222 	mvns.w	r2, r2, asr #24
   85f80:	bf16      	itet	ne
   85f82:	4608      	movne	r0, r1
   85f84:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   85f88:	4601      	movne	r1, r0
   85f8a:	0242      	lsls	r2, r0, #9
   85f8c:	bf06      	itte	eq
   85f8e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   85f92:	ea90 0f01 	teqeq	r0, r1
   85f96:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   85f9a:	4770      	bx	lr

00085f9c <__aeabi_ui2f>:
   85f9c:	f04f 0300 	mov.w	r3, #0
   85fa0:	e004      	b.n	85fac <__aeabi_i2f+0x8>
   85fa2:	bf00      	nop

00085fa4 <__aeabi_i2f>:
   85fa4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   85fa8:	bf48      	it	mi
   85faa:	4240      	negmi	r0, r0
   85fac:	ea5f 0c00 	movs.w	ip, r0
   85fb0:	bf08      	it	eq
   85fb2:	4770      	bxeq	lr
   85fb4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   85fb8:	4601      	mov	r1, r0
   85fba:	f04f 0000 	mov.w	r0, #0
   85fbe:	e01c      	b.n	85ffa <__aeabi_l2f+0x2a>

00085fc0 <__aeabi_ul2f>:
   85fc0:	ea50 0201 	orrs.w	r2, r0, r1
   85fc4:	bf08      	it	eq
   85fc6:	4770      	bxeq	lr
   85fc8:	f04f 0300 	mov.w	r3, #0
   85fcc:	e00a      	b.n	85fe4 <__aeabi_l2f+0x14>
   85fce:	bf00      	nop

00085fd0 <__aeabi_l2f>:
   85fd0:	ea50 0201 	orrs.w	r2, r0, r1
   85fd4:	bf08      	it	eq
   85fd6:	4770      	bxeq	lr
   85fd8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   85fdc:	d502      	bpl.n	85fe4 <__aeabi_l2f+0x14>
   85fde:	4240      	negs	r0, r0
   85fe0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85fe4:	ea5f 0c01 	movs.w	ip, r1
   85fe8:	bf02      	ittt	eq
   85fea:	4684      	moveq	ip, r0
   85fec:	4601      	moveq	r1, r0
   85fee:	2000      	moveq	r0, #0
   85ff0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   85ff4:	bf08      	it	eq
   85ff6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   85ffa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   85ffe:	fabc f28c 	clz	r2, ip
   86002:	3a08      	subs	r2, #8
   86004:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   86008:	db10      	blt.n	8602c <__aeabi_l2f+0x5c>
   8600a:	fa01 fc02 	lsl.w	ip, r1, r2
   8600e:	4463      	add	r3, ip
   86010:	fa00 fc02 	lsl.w	ip, r0, r2
   86014:	f1c2 0220 	rsb	r2, r2, #32
   86018:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8601c:	fa20 f202 	lsr.w	r2, r0, r2
   86020:	eb43 0002 	adc.w	r0, r3, r2
   86024:	bf08      	it	eq
   86026:	f020 0001 	biceq.w	r0, r0, #1
   8602a:	4770      	bx	lr
   8602c:	f102 0220 	add.w	r2, r2, #32
   86030:	fa01 fc02 	lsl.w	ip, r1, r2
   86034:	f1c2 0220 	rsb	r2, r2, #32
   86038:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   8603c:	fa21 f202 	lsr.w	r2, r1, r2
   86040:	eb43 0002 	adc.w	r0, r3, r2
   86044:	bf08      	it	eq
   86046:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8604a:	4770      	bx	lr

0008604c <__aeabi_fmul>:
   8604c:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86050:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   86054:	bf1e      	ittt	ne
   86056:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   8605a:	ea92 0f0c 	teqne	r2, ip
   8605e:	ea93 0f0c 	teqne	r3, ip
   86062:	d06f      	beq.n	86144 <__aeabi_fmul+0xf8>
   86064:	441a      	add	r2, r3
   86066:	ea80 0c01 	eor.w	ip, r0, r1
   8606a:	0240      	lsls	r0, r0, #9
   8606c:	bf18      	it	ne
   8606e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   86072:	d01e      	beq.n	860b2 <__aeabi_fmul+0x66>
   86074:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   86078:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   8607c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   86080:	fba0 3101 	umull	r3, r1, r0, r1
   86084:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   86088:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   8608c:	bf3e      	ittt	cc
   8608e:	0049      	lslcc	r1, r1, #1
   86090:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   86094:	005b      	lslcc	r3, r3, #1
   86096:	ea40 0001 	orr.w	r0, r0, r1
   8609a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   8609e:	2afd      	cmp	r2, #253	; 0xfd
   860a0:	d81d      	bhi.n	860de <__aeabi_fmul+0x92>
   860a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   860a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   860aa:	bf08      	it	eq
   860ac:	f020 0001 	biceq.w	r0, r0, #1
   860b0:	4770      	bx	lr
   860b2:	f090 0f00 	teq	r0, #0
   860b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   860ba:	bf08      	it	eq
   860bc:	0249      	lsleq	r1, r1, #9
   860be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   860c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   860c6:	3a7f      	subs	r2, #127	; 0x7f
   860c8:	bfc2      	ittt	gt
   860ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   860ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   860d2:	4770      	bxgt	lr
   860d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   860d8:	f04f 0300 	mov.w	r3, #0
   860dc:	3a01      	subs	r2, #1
   860de:	dc5d      	bgt.n	8619c <__aeabi_fmul+0x150>
   860e0:	f112 0f19 	cmn.w	r2, #25
   860e4:	bfdc      	itt	le
   860e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   860ea:	4770      	bxle	lr
   860ec:	f1c2 0200 	rsb	r2, r2, #0
   860f0:	0041      	lsls	r1, r0, #1
   860f2:	fa21 f102 	lsr.w	r1, r1, r2
   860f6:	f1c2 0220 	rsb	r2, r2, #32
   860fa:	fa00 fc02 	lsl.w	ip, r0, r2
   860fe:	ea5f 0031 	movs.w	r0, r1, rrx
   86102:	f140 0000 	adc.w	r0, r0, #0
   86106:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8610a:	bf08      	it	eq
   8610c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   86110:	4770      	bx	lr
   86112:	f092 0f00 	teq	r2, #0
   86116:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8611a:	bf02      	ittt	eq
   8611c:	0040      	lsleq	r0, r0, #1
   8611e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86122:	3a01      	subeq	r2, #1
   86124:	d0f9      	beq.n	8611a <__aeabi_fmul+0xce>
   86126:	ea40 000c 	orr.w	r0, r0, ip
   8612a:	f093 0f00 	teq	r3, #0
   8612e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86132:	bf02      	ittt	eq
   86134:	0049      	lsleq	r1, r1, #1
   86136:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8613a:	3b01      	subeq	r3, #1
   8613c:	d0f9      	beq.n	86132 <__aeabi_fmul+0xe6>
   8613e:	ea41 010c 	orr.w	r1, r1, ip
   86142:	e78f      	b.n	86064 <__aeabi_fmul+0x18>
   86144:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   86148:	ea92 0f0c 	teq	r2, ip
   8614c:	bf18      	it	ne
   8614e:	ea93 0f0c 	teqne	r3, ip
   86152:	d00a      	beq.n	8616a <__aeabi_fmul+0x11e>
   86154:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   86158:	bf18      	it	ne
   8615a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   8615e:	d1d8      	bne.n	86112 <__aeabi_fmul+0xc6>
   86160:	ea80 0001 	eor.w	r0, r0, r1
   86164:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   86168:	4770      	bx	lr
   8616a:	f090 0f00 	teq	r0, #0
   8616e:	bf17      	itett	ne
   86170:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   86174:	4608      	moveq	r0, r1
   86176:	f091 0f00 	teqne	r1, #0
   8617a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   8617e:	d014      	beq.n	861aa <__aeabi_fmul+0x15e>
   86180:	ea92 0f0c 	teq	r2, ip
   86184:	d101      	bne.n	8618a <__aeabi_fmul+0x13e>
   86186:	0242      	lsls	r2, r0, #9
   86188:	d10f      	bne.n	861aa <__aeabi_fmul+0x15e>
   8618a:	ea93 0f0c 	teq	r3, ip
   8618e:	d103      	bne.n	86198 <__aeabi_fmul+0x14c>
   86190:	024b      	lsls	r3, r1, #9
   86192:	bf18      	it	ne
   86194:	4608      	movne	r0, r1
   86196:	d108      	bne.n	861aa <__aeabi_fmul+0x15e>
   86198:	ea80 0001 	eor.w	r0, r0, r1
   8619c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   861a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   861a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   861a8:	4770      	bx	lr
   861aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   861ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   861b2:	4770      	bx	lr

000861b4 <__aeabi_fdiv>:
   861b4:	f04f 0cff 	mov.w	ip, #255	; 0xff
   861b8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   861bc:	bf1e      	ittt	ne
   861be:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   861c2:	ea92 0f0c 	teqne	r2, ip
   861c6:	ea93 0f0c 	teqne	r3, ip
   861ca:	d069      	beq.n	862a0 <__aeabi_fdiv+0xec>
   861cc:	eba2 0203 	sub.w	r2, r2, r3
   861d0:	ea80 0c01 	eor.w	ip, r0, r1
   861d4:	0249      	lsls	r1, r1, #9
   861d6:	ea4f 2040 	mov.w	r0, r0, lsl #9
   861da:	d037      	beq.n	8624c <__aeabi_fdiv+0x98>
   861dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   861e0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   861e4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   861e8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   861ec:	428b      	cmp	r3, r1
   861ee:	bf38      	it	cc
   861f0:	005b      	lslcc	r3, r3, #1
   861f2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   861f6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   861fa:	428b      	cmp	r3, r1
   861fc:	bf24      	itt	cs
   861fe:	1a5b      	subcs	r3, r3, r1
   86200:	ea40 000c 	orrcs.w	r0, r0, ip
   86204:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   86208:	bf24      	itt	cs
   8620a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   8620e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86212:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   86216:	bf24      	itt	cs
   86218:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   8621c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   86220:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   86224:	bf24      	itt	cs
   86226:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   8622a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8622e:	011b      	lsls	r3, r3, #4
   86230:	bf18      	it	ne
   86232:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   86236:	d1e0      	bne.n	861fa <__aeabi_fdiv+0x46>
   86238:	2afd      	cmp	r2, #253	; 0xfd
   8623a:	f63f af50 	bhi.w	860de <__aeabi_fmul+0x92>
   8623e:	428b      	cmp	r3, r1
   86240:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   86244:	bf08      	it	eq
   86246:	f020 0001 	biceq.w	r0, r0, #1
   8624a:	4770      	bx	lr
   8624c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   86250:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   86254:	327f      	adds	r2, #127	; 0x7f
   86256:	bfc2      	ittt	gt
   86258:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   8625c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   86260:	4770      	bxgt	lr
   86262:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86266:	f04f 0300 	mov.w	r3, #0
   8626a:	3a01      	subs	r2, #1
   8626c:	e737      	b.n	860de <__aeabi_fmul+0x92>
   8626e:	f092 0f00 	teq	r2, #0
   86272:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   86276:	bf02      	ittt	eq
   86278:	0040      	lsleq	r0, r0, #1
   8627a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   8627e:	3a01      	subeq	r2, #1
   86280:	d0f9      	beq.n	86276 <__aeabi_fdiv+0xc2>
   86282:	ea40 000c 	orr.w	r0, r0, ip
   86286:	f093 0f00 	teq	r3, #0
   8628a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8628e:	bf02      	ittt	eq
   86290:	0049      	lsleq	r1, r1, #1
   86292:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   86296:	3b01      	subeq	r3, #1
   86298:	d0f9      	beq.n	8628e <__aeabi_fdiv+0xda>
   8629a:	ea41 010c 	orr.w	r1, r1, ip
   8629e:	e795      	b.n	861cc <__aeabi_fdiv+0x18>
   862a0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   862a4:	ea92 0f0c 	teq	r2, ip
   862a8:	d108      	bne.n	862bc <__aeabi_fdiv+0x108>
   862aa:	0242      	lsls	r2, r0, #9
   862ac:	f47f af7d 	bne.w	861aa <__aeabi_fmul+0x15e>
   862b0:	ea93 0f0c 	teq	r3, ip
   862b4:	f47f af70 	bne.w	86198 <__aeabi_fmul+0x14c>
   862b8:	4608      	mov	r0, r1
   862ba:	e776      	b.n	861aa <__aeabi_fmul+0x15e>
   862bc:	ea93 0f0c 	teq	r3, ip
   862c0:	d104      	bne.n	862cc <__aeabi_fdiv+0x118>
   862c2:	024b      	lsls	r3, r1, #9
   862c4:	f43f af4c 	beq.w	86160 <__aeabi_fmul+0x114>
   862c8:	4608      	mov	r0, r1
   862ca:	e76e      	b.n	861aa <__aeabi_fmul+0x15e>
   862cc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   862d0:	bf18      	it	ne
   862d2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   862d6:	d1ca      	bne.n	8626e <__aeabi_fdiv+0xba>
   862d8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   862dc:	f47f af5c 	bne.w	86198 <__aeabi_fmul+0x14c>
   862e0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   862e4:	f47f af3c 	bne.w	86160 <__aeabi_fmul+0x114>
   862e8:	e75f      	b.n	861aa <__aeabi_fmul+0x15e>
   862ea:	bf00      	nop

000862ec <__gesf2>:
   862ec:	f04f 3cff 	mov.w	ip, #4294967295
   862f0:	e006      	b.n	86300 <__cmpsf2+0x4>
   862f2:	bf00      	nop

000862f4 <__lesf2>:
   862f4:	f04f 0c01 	mov.w	ip, #1
   862f8:	e002      	b.n	86300 <__cmpsf2+0x4>
   862fa:	bf00      	nop

000862fc <__cmpsf2>:
   862fc:	f04f 0c01 	mov.w	ip, #1
   86300:	f84d cd04 	str.w	ip, [sp, #-4]!
   86304:	ea4f 0240 	mov.w	r2, r0, lsl #1
   86308:	ea4f 0341 	mov.w	r3, r1, lsl #1
   8630c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86310:	bf18      	it	ne
   86312:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   86316:	d011      	beq.n	8633c <__cmpsf2+0x40>
   86318:	b001      	add	sp, #4
   8631a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   8631e:	bf18      	it	ne
   86320:	ea90 0f01 	teqne	r0, r1
   86324:	bf58      	it	pl
   86326:	ebb2 0003 	subspl.w	r0, r2, r3
   8632a:	bf88      	it	hi
   8632c:	17c8      	asrhi	r0, r1, #31
   8632e:	bf38      	it	cc
   86330:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   86334:	bf18      	it	ne
   86336:	f040 0001 	orrne.w	r0, r0, #1
   8633a:	4770      	bx	lr
   8633c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86340:	d102      	bne.n	86348 <__cmpsf2+0x4c>
   86342:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   86346:	d105      	bne.n	86354 <__cmpsf2+0x58>
   86348:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   8634c:	d1e4      	bne.n	86318 <__cmpsf2+0x1c>
   8634e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   86352:	d0e1      	beq.n	86318 <__cmpsf2+0x1c>
   86354:	f85d 0b04 	ldr.w	r0, [sp], #4
   86358:	4770      	bx	lr
   8635a:	bf00      	nop

0008635c <__aeabi_cfrcmple>:
   8635c:	4684      	mov	ip, r0
   8635e:	4608      	mov	r0, r1
   86360:	4661      	mov	r1, ip
   86362:	e7ff      	b.n	86364 <__aeabi_cfcmpeq>

00086364 <__aeabi_cfcmpeq>:
   86364:	b50f      	push	{r0, r1, r2, r3, lr}
   86366:	f7ff ffc9 	bl	862fc <__cmpsf2>
   8636a:	2800      	cmp	r0, #0
   8636c:	bf48      	it	mi
   8636e:	f110 0f00 	cmnmi.w	r0, #0
   86372:	bd0f      	pop	{r0, r1, r2, r3, pc}

00086374 <__aeabi_fcmpeq>:
   86374:	f84d ed08 	str.w	lr, [sp, #-8]!
   86378:	f7ff fff4 	bl	86364 <__aeabi_cfcmpeq>
   8637c:	bf0c      	ite	eq
   8637e:	2001      	moveq	r0, #1
   86380:	2000      	movne	r0, #0
   86382:	f85d fb08 	ldr.w	pc, [sp], #8
   86386:	bf00      	nop

00086388 <__aeabi_fcmplt>:
   86388:	f84d ed08 	str.w	lr, [sp, #-8]!
   8638c:	f7ff ffea 	bl	86364 <__aeabi_cfcmpeq>
   86390:	bf34      	ite	cc
   86392:	2001      	movcc	r0, #1
   86394:	2000      	movcs	r0, #0
   86396:	f85d fb08 	ldr.w	pc, [sp], #8
   8639a:	bf00      	nop

0008639c <__aeabi_fcmple>:
   8639c:	f84d ed08 	str.w	lr, [sp, #-8]!
   863a0:	f7ff ffe0 	bl	86364 <__aeabi_cfcmpeq>
   863a4:	bf94      	ite	ls
   863a6:	2001      	movls	r0, #1
   863a8:	2000      	movhi	r0, #0
   863aa:	f85d fb08 	ldr.w	pc, [sp], #8
   863ae:	bf00      	nop

000863b0 <__aeabi_fcmpge>:
   863b0:	f84d ed08 	str.w	lr, [sp, #-8]!
   863b4:	f7ff ffd2 	bl	8635c <__aeabi_cfrcmple>
   863b8:	bf94      	ite	ls
   863ba:	2001      	movls	r0, #1
   863bc:	2000      	movhi	r0, #0
   863be:	f85d fb08 	ldr.w	pc, [sp], #8
   863c2:	bf00      	nop

000863c4 <__aeabi_fcmpgt>:
   863c4:	f84d ed08 	str.w	lr, [sp, #-8]!
   863c8:	f7ff ffc8 	bl	8635c <__aeabi_cfrcmple>
   863cc:	bf34      	ite	cc
   863ce:	2001      	movcc	r0, #1
   863d0:	2000      	movcs	r0, #0
   863d2:	f85d fb08 	ldr.w	pc, [sp], #8
   863d6:	bf00      	nop

000863d8 <__aeabi_f2uiz>:
   863d8:	0042      	lsls	r2, r0, #1
   863da:	d20e      	bcs.n	863fa <__aeabi_f2uiz+0x22>
   863dc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   863e0:	d30b      	bcc.n	863fa <__aeabi_f2uiz+0x22>
   863e2:	f04f 039e 	mov.w	r3, #158	; 0x9e
   863e6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   863ea:	d409      	bmi.n	86400 <__aeabi_f2uiz+0x28>
   863ec:	ea4f 2300 	mov.w	r3, r0, lsl #8
   863f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   863f4:	fa23 f002 	lsr.w	r0, r3, r2
   863f8:	4770      	bx	lr
   863fa:	f04f 0000 	mov.w	r0, #0
   863fe:	4770      	bx	lr
   86400:	f112 0f61 	cmn.w	r2, #97	; 0x61
   86404:	d101      	bne.n	8640a <__aeabi_f2uiz+0x32>
   86406:	0242      	lsls	r2, r0, #9
   86408:	d102      	bne.n	86410 <__aeabi_f2uiz+0x38>
   8640a:	f04f 30ff 	mov.w	r0, #4294967295
   8640e:	4770      	bx	lr
   86410:	f04f 0000 	mov.w	r0, #0
   86414:	4770      	bx	lr
   86416:	bf00      	nop

00086418 <__libc_init_array>:
   86418:	b570      	push	{r4, r5, r6, lr}
   8641a:	4e0f      	ldr	r6, [pc, #60]	; (86458 <__libc_init_array+0x40>)
   8641c:	4d0f      	ldr	r5, [pc, #60]	; (8645c <__libc_init_array+0x44>)
   8641e:	1b76      	subs	r6, r6, r5
   86420:	10b6      	asrs	r6, r6, #2
   86422:	bf18      	it	ne
   86424:	2400      	movne	r4, #0
   86426:	d005      	beq.n	86434 <__libc_init_array+0x1c>
   86428:	3401      	adds	r4, #1
   8642a:	f855 3b04 	ldr.w	r3, [r5], #4
   8642e:	4798      	blx	r3
   86430:	42a6      	cmp	r6, r4
   86432:	d1f9      	bne.n	86428 <__libc_init_array+0x10>
   86434:	4e0a      	ldr	r6, [pc, #40]	; (86460 <__libc_init_array+0x48>)
   86436:	4d0b      	ldr	r5, [pc, #44]	; (86464 <__libc_init_array+0x4c>)
   86438:	f001 ff64 	bl	88304 <_init>
   8643c:	1b76      	subs	r6, r6, r5
   8643e:	10b6      	asrs	r6, r6, #2
   86440:	bf18      	it	ne
   86442:	2400      	movne	r4, #0
   86444:	d006      	beq.n	86454 <__libc_init_array+0x3c>
   86446:	3401      	adds	r4, #1
   86448:	f855 3b04 	ldr.w	r3, [r5], #4
   8644c:	4798      	blx	r3
   8644e:	42a6      	cmp	r6, r4
   86450:	d1f9      	bne.n	86446 <__libc_init_array+0x2e>
   86452:	bd70      	pop	{r4, r5, r6, pc}
   86454:	bd70      	pop	{r4, r5, r6, pc}
   86456:	bf00      	nop
   86458:	00088310 	.word	0x00088310
   8645c:	00088310 	.word	0x00088310
   86460:	00088318 	.word	0x00088318
   86464:	00088310 	.word	0x00088310

00086468 <memcpy>:
   86468:	4684      	mov	ip, r0
   8646a:	ea41 0300 	orr.w	r3, r1, r0
   8646e:	f013 0303 	ands.w	r3, r3, #3
   86472:	d149      	bne.n	86508 <memcpy+0xa0>
   86474:	3a40      	subs	r2, #64	; 0x40
   86476:	d323      	bcc.n	864c0 <memcpy+0x58>
   86478:	680b      	ldr	r3, [r1, #0]
   8647a:	6003      	str	r3, [r0, #0]
   8647c:	684b      	ldr	r3, [r1, #4]
   8647e:	6043      	str	r3, [r0, #4]
   86480:	688b      	ldr	r3, [r1, #8]
   86482:	6083      	str	r3, [r0, #8]
   86484:	68cb      	ldr	r3, [r1, #12]
   86486:	60c3      	str	r3, [r0, #12]
   86488:	690b      	ldr	r3, [r1, #16]
   8648a:	6103      	str	r3, [r0, #16]
   8648c:	694b      	ldr	r3, [r1, #20]
   8648e:	6143      	str	r3, [r0, #20]
   86490:	698b      	ldr	r3, [r1, #24]
   86492:	6183      	str	r3, [r0, #24]
   86494:	69cb      	ldr	r3, [r1, #28]
   86496:	61c3      	str	r3, [r0, #28]
   86498:	6a0b      	ldr	r3, [r1, #32]
   8649a:	6203      	str	r3, [r0, #32]
   8649c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8649e:	6243      	str	r3, [r0, #36]	; 0x24
   864a0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   864a2:	6283      	str	r3, [r0, #40]	; 0x28
   864a4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   864a6:	62c3      	str	r3, [r0, #44]	; 0x2c
   864a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   864aa:	6303      	str	r3, [r0, #48]	; 0x30
   864ac:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   864ae:	6343      	str	r3, [r0, #52]	; 0x34
   864b0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   864b2:	6383      	str	r3, [r0, #56]	; 0x38
   864b4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   864b6:	63c3      	str	r3, [r0, #60]	; 0x3c
   864b8:	3040      	adds	r0, #64	; 0x40
   864ba:	3140      	adds	r1, #64	; 0x40
   864bc:	3a40      	subs	r2, #64	; 0x40
   864be:	d2db      	bcs.n	86478 <memcpy+0x10>
   864c0:	3230      	adds	r2, #48	; 0x30
   864c2:	d30b      	bcc.n	864dc <memcpy+0x74>
   864c4:	680b      	ldr	r3, [r1, #0]
   864c6:	6003      	str	r3, [r0, #0]
   864c8:	684b      	ldr	r3, [r1, #4]
   864ca:	6043      	str	r3, [r0, #4]
   864cc:	688b      	ldr	r3, [r1, #8]
   864ce:	6083      	str	r3, [r0, #8]
   864d0:	68cb      	ldr	r3, [r1, #12]
   864d2:	60c3      	str	r3, [r0, #12]
   864d4:	3010      	adds	r0, #16
   864d6:	3110      	adds	r1, #16
   864d8:	3a10      	subs	r2, #16
   864da:	d2f3      	bcs.n	864c4 <memcpy+0x5c>
   864dc:	320c      	adds	r2, #12
   864de:	d305      	bcc.n	864ec <memcpy+0x84>
   864e0:	f851 3b04 	ldr.w	r3, [r1], #4
   864e4:	f840 3b04 	str.w	r3, [r0], #4
   864e8:	3a04      	subs	r2, #4
   864ea:	d2f9      	bcs.n	864e0 <memcpy+0x78>
   864ec:	3204      	adds	r2, #4
   864ee:	d008      	beq.n	86502 <memcpy+0x9a>
   864f0:	07d2      	lsls	r2, r2, #31
   864f2:	bf1c      	itt	ne
   864f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   864f8:	f800 3b01 	strbne.w	r3, [r0], #1
   864fc:	d301      	bcc.n	86502 <memcpy+0x9a>
   864fe:	880b      	ldrh	r3, [r1, #0]
   86500:	8003      	strh	r3, [r0, #0]
   86502:	4660      	mov	r0, ip
   86504:	4770      	bx	lr
   86506:	bf00      	nop
   86508:	2a08      	cmp	r2, #8
   8650a:	d313      	bcc.n	86534 <memcpy+0xcc>
   8650c:	078b      	lsls	r3, r1, #30
   8650e:	d0b1      	beq.n	86474 <memcpy+0xc>
   86510:	f010 0303 	ands.w	r3, r0, #3
   86514:	d0ae      	beq.n	86474 <memcpy+0xc>
   86516:	f1c3 0304 	rsb	r3, r3, #4
   8651a:	1ad2      	subs	r2, r2, r3
   8651c:	07db      	lsls	r3, r3, #31
   8651e:	bf1c      	itt	ne
   86520:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86524:	f800 3b01 	strbne.w	r3, [r0], #1
   86528:	d3a4      	bcc.n	86474 <memcpy+0xc>
   8652a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8652e:	f820 3b02 	strh.w	r3, [r0], #2
   86532:	e79f      	b.n	86474 <memcpy+0xc>
   86534:	3a04      	subs	r2, #4
   86536:	d3d9      	bcc.n	864ec <memcpy+0x84>
   86538:	3a01      	subs	r2, #1
   8653a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8653e:	f800 3b01 	strb.w	r3, [r0], #1
   86542:	d2f9      	bcs.n	86538 <memcpy+0xd0>
   86544:	780b      	ldrb	r3, [r1, #0]
   86546:	7003      	strb	r3, [r0, #0]
   86548:	784b      	ldrb	r3, [r1, #1]
   8654a:	7043      	strb	r3, [r0, #1]
   8654c:	788b      	ldrb	r3, [r1, #2]
   8654e:	7083      	strb	r3, [r0, #2]
   86550:	4660      	mov	r0, ip
   86552:	4770      	bx	lr

00086554 <memset>:
   86554:	b470      	push	{r4, r5, r6}
   86556:	0786      	lsls	r6, r0, #30
   86558:	d046      	beq.n	865e8 <memset+0x94>
   8655a:	1e54      	subs	r4, r2, #1
   8655c:	2a00      	cmp	r2, #0
   8655e:	d041      	beq.n	865e4 <memset+0x90>
   86560:	b2ca      	uxtb	r2, r1
   86562:	4603      	mov	r3, r0
   86564:	e002      	b.n	8656c <memset+0x18>
   86566:	f114 34ff 	adds.w	r4, r4, #4294967295
   8656a:	d33b      	bcc.n	865e4 <memset+0x90>
   8656c:	f803 2b01 	strb.w	r2, [r3], #1
   86570:	079d      	lsls	r5, r3, #30
   86572:	d1f8      	bne.n	86566 <memset+0x12>
   86574:	2c03      	cmp	r4, #3
   86576:	d92e      	bls.n	865d6 <memset+0x82>
   86578:	b2cd      	uxtb	r5, r1
   8657a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8657e:	2c0f      	cmp	r4, #15
   86580:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   86584:	d919      	bls.n	865ba <memset+0x66>
   86586:	4626      	mov	r6, r4
   86588:	f103 0210 	add.w	r2, r3, #16
   8658c:	3e10      	subs	r6, #16
   8658e:	2e0f      	cmp	r6, #15
   86590:	f842 5c10 	str.w	r5, [r2, #-16]
   86594:	f842 5c0c 	str.w	r5, [r2, #-12]
   86598:	f842 5c08 	str.w	r5, [r2, #-8]
   8659c:	f842 5c04 	str.w	r5, [r2, #-4]
   865a0:	f102 0210 	add.w	r2, r2, #16
   865a4:	d8f2      	bhi.n	8658c <memset+0x38>
   865a6:	f1a4 0210 	sub.w	r2, r4, #16
   865aa:	f022 020f 	bic.w	r2, r2, #15
   865ae:	f004 040f 	and.w	r4, r4, #15
   865b2:	3210      	adds	r2, #16
   865b4:	2c03      	cmp	r4, #3
   865b6:	4413      	add	r3, r2
   865b8:	d90d      	bls.n	865d6 <memset+0x82>
   865ba:	461e      	mov	r6, r3
   865bc:	4622      	mov	r2, r4
   865be:	3a04      	subs	r2, #4
   865c0:	2a03      	cmp	r2, #3
   865c2:	f846 5b04 	str.w	r5, [r6], #4
   865c6:	d8fa      	bhi.n	865be <memset+0x6a>
   865c8:	1f22      	subs	r2, r4, #4
   865ca:	f022 0203 	bic.w	r2, r2, #3
   865ce:	3204      	adds	r2, #4
   865d0:	4413      	add	r3, r2
   865d2:	f004 0403 	and.w	r4, r4, #3
   865d6:	b12c      	cbz	r4, 865e4 <memset+0x90>
   865d8:	b2c9      	uxtb	r1, r1
   865da:	441c      	add	r4, r3
   865dc:	f803 1b01 	strb.w	r1, [r3], #1
   865e0:	429c      	cmp	r4, r3
   865e2:	d1fb      	bne.n	865dc <memset+0x88>
   865e4:	bc70      	pop	{r4, r5, r6}
   865e6:	4770      	bx	lr
   865e8:	4614      	mov	r4, r2
   865ea:	4603      	mov	r3, r0
   865ec:	e7c2      	b.n	86574 <memset+0x20>
   865ee:	bf00      	nop

000865f0 <_puts_r>:
   865f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   865f2:	4605      	mov	r5, r0
   865f4:	b089      	sub	sp, #36	; 0x24
   865f6:	4608      	mov	r0, r1
   865f8:	460c      	mov	r4, r1
   865fa:	2701      	movs	r7, #1
   865fc:	f000 f91e 	bl	8683c <strlen>
   86600:	2602      	movs	r6, #2
   86602:	19c3      	adds	r3, r0, r7
   86604:	4920      	ldr	r1, [pc, #128]	; (86688 <_puts_r+0x98>)
   86606:	9303      	str	r3, [sp, #12]
   86608:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8660a:	aa04      	add	r2, sp, #16
   8660c:	9404      	str	r4, [sp, #16]
   8660e:	9005      	str	r0, [sp, #20]
   86610:	68ac      	ldr	r4, [r5, #8]
   86612:	9707      	str	r7, [sp, #28]
   86614:	9602      	str	r6, [sp, #8]
   86616:	9106      	str	r1, [sp, #24]
   86618:	9201      	str	r2, [sp, #4]
   8661a:	b353      	cbz	r3, 86672 <_puts_r+0x82>
   8661c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8661e:	f013 0f01 	tst.w	r3, #1
   86622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86626:	b29a      	uxth	r2, r3
   86628:	d101      	bne.n	8662e <_puts_r+0x3e>
   8662a:	0590      	lsls	r0, r2, #22
   8662c:	d525      	bpl.n	8667a <_puts_r+0x8a>
   8662e:	0491      	lsls	r1, r2, #18
   86630:	d406      	bmi.n	86640 <_puts_r+0x50>
   86632:	6e62      	ldr	r2, [r4, #100]	; 0x64
   86634:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   86638:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   8663c:	81a3      	strh	r3, [r4, #12]
   8663e:	6662      	str	r2, [r4, #100]	; 0x64
   86640:	4628      	mov	r0, r5
   86642:	aa01      	add	r2, sp, #4
   86644:	4621      	mov	r1, r4
   86646:	f000 fbb7 	bl	86db8 <__sfvwrite_r>
   8664a:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8664c:	2800      	cmp	r0, #0
   8664e:	bf0c      	ite	eq
   86650:	250a      	moveq	r5, #10
   86652:	f04f 35ff 	movne.w	r5, #4294967295
   86656:	07da      	lsls	r2, r3, #31
   86658:	d402      	bmi.n	86660 <_puts_r+0x70>
   8665a:	89a3      	ldrh	r3, [r4, #12]
   8665c:	059b      	lsls	r3, r3, #22
   8665e:	d502      	bpl.n	86666 <_puts_r+0x76>
   86660:	4628      	mov	r0, r5
   86662:	b009      	add	sp, #36	; 0x24
   86664:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86666:	6da0      	ldr	r0, [r4, #88]	; 0x58
   86668:	f000 fd4e 	bl	87108 <__retarget_lock_release_recursive>
   8666c:	4628      	mov	r0, r5
   8666e:	b009      	add	sp, #36	; 0x24
   86670:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86672:	4628      	mov	r0, r5
   86674:	f000 fa14 	bl	86aa0 <__sinit>
   86678:	e7d0      	b.n	8661c <_puts_r+0x2c>
   8667a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8667c:	f000 fd42 	bl	87104 <__retarget_lock_acquire_recursive>
   86680:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86684:	b29a      	uxth	r2, r3
   86686:	e7d2      	b.n	8662e <_puts_r+0x3e>
   86688:	00088300 	.word	0x00088300

0008668c <puts>:
   8668c:	4b02      	ldr	r3, [pc, #8]	; (86698 <puts+0xc>)
   8668e:	4601      	mov	r1, r0
   86690:	6818      	ldr	r0, [r3, #0]
   86692:	f7ff bfad 	b.w	865f0 <_puts_r>
   86696:	bf00      	nop
   86698:	20070190 	.word	0x20070190

0008669c <setbuf>:
   8669c:	2900      	cmp	r1, #0
   8669e:	bf0c      	ite	eq
   866a0:	2202      	moveq	r2, #2
   866a2:	2200      	movne	r2, #0
   866a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   866a8:	f000 b800 	b.w	866ac <setvbuf>

000866ac <setvbuf>:
   866ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   866b0:	4d61      	ldr	r5, [pc, #388]	; (86838 <setvbuf+0x18c>)
   866b2:	b083      	sub	sp, #12
   866b4:	682d      	ldr	r5, [r5, #0]
   866b6:	4604      	mov	r4, r0
   866b8:	460f      	mov	r7, r1
   866ba:	4690      	mov	r8, r2
   866bc:	461e      	mov	r6, r3
   866be:	b115      	cbz	r5, 866c6 <setvbuf+0x1a>
   866c0:	6bab      	ldr	r3, [r5, #56]	; 0x38
   866c2:	2b00      	cmp	r3, #0
   866c4:	d064      	beq.n	86790 <setvbuf+0xe4>
   866c6:	f1b8 0f02 	cmp.w	r8, #2
   866ca:	d006      	beq.n	866da <setvbuf+0x2e>
   866cc:	f1b8 0f01 	cmp.w	r8, #1
   866d0:	f200 809f 	bhi.w	86812 <setvbuf+0x166>
   866d4:	2e00      	cmp	r6, #0
   866d6:	f2c0 809c 	blt.w	86812 <setvbuf+0x166>
   866da:	6e63      	ldr	r3, [r4, #100]	; 0x64
   866dc:	07d8      	lsls	r0, r3, #31
   866de:	d534      	bpl.n	8674a <setvbuf+0x9e>
   866e0:	4621      	mov	r1, r4
   866e2:	4628      	mov	r0, r5
   866e4:	f000 f984 	bl	869f0 <_fflush_r>
   866e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   866ea:	b141      	cbz	r1, 866fe <setvbuf+0x52>
   866ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
   866f0:	4299      	cmp	r1, r3
   866f2:	d002      	beq.n	866fa <setvbuf+0x4e>
   866f4:	4628      	mov	r0, r5
   866f6:	f000 fa79 	bl	86bec <_free_r>
   866fa:	2300      	movs	r3, #0
   866fc:	6323      	str	r3, [r4, #48]	; 0x30
   866fe:	2200      	movs	r2, #0
   86700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86704:	61a2      	str	r2, [r4, #24]
   86706:	6062      	str	r2, [r4, #4]
   86708:	061a      	lsls	r2, r3, #24
   8670a:	d43a      	bmi.n	86782 <setvbuf+0xd6>
   8670c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   86710:	f023 0303 	bic.w	r3, r3, #3
   86714:	f1b8 0f02 	cmp.w	r8, #2
   86718:	81a3      	strh	r3, [r4, #12]
   8671a:	d01d      	beq.n	86758 <setvbuf+0xac>
   8671c:	ab01      	add	r3, sp, #4
   8671e:	466a      	mov	r2, sp
   86720:	4621      	mov	r1, r4
   86722:	4628      	mov	r0, r5
   86724:	f000 fcf2 	bl	8710c <__swhatbuf_r>
   86728:	89a3      	ldrh	r3, [r4, #12]
   8672a:	4318      	orrs	r0, r3
   8672c:	81a0      	strh	r0, [r4, #12]
   8672e:	2e00      	cmp	r6, #0
   86730:	d132      	bne.n	86798 <setvbuf+0xec>
   86732:	9e00      	ldr	r6, [sp, #0]
   86734:	4630      	mov	r0, r6
   86736:	f000 fd61 	bl	871fc <malloc>
   8673a:	4607      	mov	r7, r0
   8673c:	2800      	cmp	r0, #0
   8673e:	d06b      	beq.n	86818 <setvbuf+0x16c>
   86740:	89a3      	ldrh	r3, [r4, #12]
   86742:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   86746:	81a3      	strh	r3, [r4, #12]
   86748:	e028      	b.n	8679c <setvbuf+0xf0>
   8674a:	89a3      	ldrh	r3, [r4, #12]
   8674c:	0599      	lsls	r1, r3, #22
   8674e:	d4c7      	bmi.n	866e0 <setvbuf+0x34>
   86750:	6da0      	ldr	r0, [r4, #88]	; 0x58
   86752:	f000 fcd7 	bl	87104 <__retarget_lock_acquire_recursive>
   86756:	e7c3      	b.n	866e0 <setvbuf+0x34>
   86758:	2500      	movs	r5, #0
   8675a:	2600      	movs	r6, #0
   8675c:	2001      	movs	r0, #1
   8675e:	6e61      	ldr	r1, [r4, #100]	; 0x64
   86760:	f104 0243 	add.w	r2, r4, #67	; 0x43
   86764:	f043 0302 	orr.w	r3, r3, #2
   86768:	60a6      	str	r6, [r4, #8]
   8676a:	07ce      	lsls	r6, r1, #31
   8676c:	81a3      	strh	r3, [r4, #12]
   8676e:	6160      	str	r0, [r4, #20]
   86770:	6022      	str	r2, [r4, #0]
   86772:	6122      	str	r2, [r4, #16]
   86774:	d401      	bmi.n	8677a <setvbuf+0xce>
   86776:	0598      	lsls	r0, r3, #22
   86778:	d53e      	bpl.n	867f8 <setvbuf+0x14c>
   8677a:	4628      	mov	r0, r5
   8677c:	b003      	add	sp, #12
   8677e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86782:	6921      	ldr	r1, [r4, #16]
   86784:	4628      	mov	r0, r5
   86786:	f000 fa31 	bl	86bec <_free_r>
   8678a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8678e:	e7bd      	b.n	8670c <setvbuf+0x60>
   86790:	4628      	mov	r0, r5
   86792:	f000 f985 	bl	86aa0 <__sinit>
   86796:	e796      	b.n	866c6 <setvbuf+0x1a>
   86798:	2f00      	cmp	r7, #0
   8679a:	d0cb      	beq.n	86734 <setvbuf+0x88>
   8679c:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8679e:	2b00      	cmp	r3, #0
   867a0:	d033      	beq.n	8680a <setvbuf+0x15e>
   867a2:	9b00      	ldr	r3, [sp, #0]
   867a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   867a8:	429e      	cmp	r6, r3
   867aa:	bf1c      	itt	ne
   867ac:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   867b0:	81a2      	strhne	r2, [r4, #12]
   867b2:	f1b8 0f01 	cmp.w	r8, #1
   867b6:	bf04      	itt	eq
   867b8:	f042 0201 	orreq.w	r2, r2, #1
   867bc:	81a2      	strheq	r2, [r4, #12]
   867be:	b292      	uxth	r2, r2
   867c0:	f012 0308 	ands.w	r3, r2, #8
   867c4:	6027      	str	r7, [r4, #0]
   867c6:	6127      	str	r7, [r4, #16]
   867c8:	6166      	str	r6, [r4, #20]
   867ca:	d00e      	beq.n	867ea <setvbuf+0x13e>
   867cc:	07d1      	lsls	r1, r2, #31
   867ce:	d51a      	bpl.n	86806 <setvbuf+0x15a>
   867d0:	2300      	movs	r3, #0
   867d2:	6e65      	ldr	r5, [r4, #100]	; 0x64
   867d4:	4276      	negs	r6, r6
   867d6:	f015 0501 	ands.w	r5, r5, #1
   867da:	61a6      	str	r6, [r4, #24]
   867dc:	60a3      	str	r3, [r4, #8]
   867de:	d009      	beq.n	867f4 <setvbuf+0x148>
   867e0:	2500      	movs	r5, #0
   867e2:	4628      	mov	r0, r5
   867e4:	b003      	add	sp, #12
   867e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   867ea:	60a3      	str	r3, [r4, #8]
   867ec:	6e65      	ldr	r5, [r4, #100]	; 0x64
   867ee:	f015 0501 	ands.w	r5, r5, #1
   867f2:	d1f5      	bne.n	867e0 <setvbuf+0x134>
   867f4:	0593      	lsls	r3, r2, #22
   867f6:	d4c0      	bmi.n	8677a <setvbuf+0xce>
   867f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   867fa:	f000 fc85 	bl	87108 <__retarget_lock_release_recursive>
   867fe:	4628      	mov	r0, r5
   86800:	b003      	add	sp, #12
   86802:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86806:	60a6      	str	r6, [r4, #8]
   86808:	e7f0      	b.n	867ec <setvbuf+0x140>
   8680a:	4628      	mov	r0, r5
   8680c:	f000 f948 	bl	86aa0 <__sinit>
   86810:	e7c7      	b.n	867a2 <setvbuf+0xf6>
   86812:	f04f 35ff 	mov.w	r5, #4294967295
   86816:	e7b0      	b.n	8677a <setvbuf+0xce>
   86818:	f8dd 9000 	ldr.w	r9, [sp]
   8681c:	45b1      	cmp	r9, r6
   8681e:	d004      	beq.n	8682a <setvbuf+0x17e>
   86820:	4648      	mov	r0, r9
   86822:	f000 fceb 	bl	871fc <malloc>
   86826:	4607      	mov	r7, r0
   86828:	b920      	cbnz	r0, 86834 <setvbuf+0x188>
   8682a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8682e:	f04f 35ff 	mov.w	r5, #4294967295
   86832:	e792      	b.n	8675a <setvbuf+0xae>
   86834:	464e      	mov	r6, r9
   86836:	e783      	b.n	86740 <setvbuf+0x94>
   86838:	20070190 	.word	0x20070190

0008683c <strlen>:
   8683c:	f020 0103 	bic.w	r1, r0, #3
   86840:	f010 0003 	ands.w	r0, r0, #3
   86844:	f1c0 0000 	rsb	r0, r0, #0
   86848:	f851 3b04 	ldr.w	r3, [r1], #4
   8684c:	f100 0c04 	add.w	ip, r0, #4
   86850:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   86854:	f06f 0200 	mvn.w	r2, #0
   86858:	bf1c      	itt	ne
   8685a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8685e:	4313      	orrne	r3, r2
   86860:	f04f 0c01 	mov.w	ip, #1
   86864:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   86868:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8686c:	eba3 020c 	sub.w	r2, r3, ip
   86870:	ea22 0203 	bic.w	r2, r2, r3
   86874:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   86878:	bf04      	itt	eq
   8687a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8687e:	3004      	addeq	r0, #4
   86880:	d0f4      	beq.n	8686c <strlen+0x30>
   86882:	f1c2 0100 	rsb	r1, r2, #0
   86886:	ea02 0201 	and.w	r2, r2, r1
   8688a:	fab2 f282 	clz	r2, r2
   8688e:	f1c2 021f 	rsb	r2, r2, #31
   86892:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   86896:	4770      	bx	lr

00086898 <register_fini>:
   86898:	4b02      	ldr	r3, [pc, #8]	; (868a4 <register_fini+0xc>)
   8689a:	b113      	cbz	r3, 868a2 <register_fini+0xa>
   8689c:	4802      	ldr	r0, [pc, #8]	; (868a8 <register_fini+0x10>)
   8689e:	f000 b805 	b.w	868ac <atexit>
   868a2:	4770      	bx	lr
   868a4:	00000000 	.word	0x00000000
   868a8:	00086b19 	.word	0x00086b19

000868ac <atexit>:
   868ac:	2300      	movs	r3, #0
   868ae:	4601      	mov	r1, r0
   868b0:	461a      	mov	r2, r3
   868b2:	4618      	mov	r0, r3
   868b4:	f001 ba88 	b.w	87dc8 <__register_exitproc>

000868b8 <__sflush_r>:
   868b8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   868bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   868c0:	b29a      	uxth	r2, r3
   868c2:	460d      	mov	r5, r1
   868c4:	0711      	lsls	r1, r2, #28
   868c6:	4680      	mov	r8, r0
   868c8:	d43a      	bmi.n	86940 <__sflush_r+0x88>
   868ca:	686a      	ldr	r2, [r5, #4]
   868cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   868d0:	2a00      	cmp	r2, #0
   868d2:	81ab      	strh	r3, [r5, #12]
   868d4:	dd70      	ble.n	869b8 <__sflush_r+0x100>
   868d6:	6aac      	ldr	r4, [r5, #40]	; 0x28
   868d8:	2c00      	cmp	r4, #0
   868da:	d04a      	beq.n	86972 <__sflush_r+0xba>
   868dc:	2200      	movs	r2, #0
   868de:	b29b      	uxth	r3, r3
   868e0:	f8d8 6000 	ldr.w	r6, [r8]
   868e4:	f8c8 2000 	str.w	r2, [r8]
   868e8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   868ec:	d068      	beq.n	869c0 <__sflush_r+0x108>
   868ee:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   868f0:	075f      	lsls	r7, r3, #29
   868f2:	d505      	bpl.n	86900 <__sflush_r+0x48>
   868f4:	6869      	ldr	r1, [r5, #4]
   868f6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   868f8:	1a52      	subs	r2, r2, r1
   868fa:	b10b      	cbz	r3, 86900 <__sflush_r+0x48>
   868fc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   868fe:	1ad2      	subs	r2, r2, r3
   86900:	2300      	movs	r3, #0
   86902:	69e9      	ldr	r1, [r5, #28]
   86904:	4640      	mov	r0, r8
   86906:	47a0      	blx	r4
   86908:	1c44      	adds	r4, r0, #1
   8690a:	d03d      	beq.n	86988 <__sflush_r+0xd0>
   8690c:	2100      	movs	r1, #0
   8690e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   86912:	692a      	ldr	r2, [r5, #16]
   86914:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   86918:	81ab      	strh	r3, [r5, #12]
   8691a:	04db      	lsls	r3, r3, #19
   8691c:	6069      	str	r1, [r5, #4]
   8691e:	602a      	str	r2, [r5, #0]
   86920:	d448      	bmi.n	869b4 <__sflush_r+0xfc>
   86922:	6b29      	ldr	r1, [r5, #48]	; 0x30
   86924:	f8c8 6000 	str.w	r6, [r8]
   86928:	b319      	cbz	r1, 86972 <__sflush_r+0xba>
   8692a:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8692e:	4299      	cmp	r1, r3
   86930:	d002      	beq.n	86938 <__sflush_r+0x80>
   86932:	4640      	mov	r0, r8
   86934:	f000 f95a 	bl	86bec <_free_r>
   86938:	2000      	movs	r0, #0
   8693a:	6328      	str	r0, [r5, #48]	; 0x30
   8693c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86940:	692e      	ldr	r6, [r5, #16]
   86942:	b1b6      	cbz	r6, 86972 <__sflush_r+0xba>
   86944:	0791      	lsls	r1, r2, #30
   86946:	bf18      	it	ne
   86948:	2300      	movne	r3, #0
   8694a:	682c      	ldr	r4, [r5, #0]
   8694c:	bf08      	it	eq
   8694e:	696b      	ldreq	r3, [r5, #20]
   86950:	602e      	str	r6, [r5, #0]
   86952:	1ba4      	subs	r4, r4, r6
   86954:	60ab      	str	r3, [r5, #8]
   86956:	e00a      	b.n	8696e <__sflush_r+0xb6>
   86958:	4623      	mov	r3, r4
   8695a:	4632      	mov	r2, r6
   8695c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8695e:	69e9      	ldr	r1, [r5, #28]
   86960:	4640      	mov	r0, r8
   86962:	47b8      	blx	r7
   86964:	2800      	cmp	r0, #0
   86966:	eba4 0400 	sub.w	r4, r4, r0
   8696a:	4406      	add	r6, r0
   8696c:	dd04      	ble.n	86978 <__sflush_r+0xc0>
   8696e:	2c00      	cmp	r4, #0
   86970:	dcf2      	bgt.n	86958 <__sflush_r+0xa0>
   86972:	2000      	movs	r0, #0
   86974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86978:	89ab      	ldrh	r3, [r5, #12]
   8697a:	f04f 30ff 	mov.w	r0, #4294967295
   8697e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86982:	81ab      	strh	r3, [r5, #12]
   86984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86988:	f8d8 4000 	ldr.w	r4, [r8]
   8698c:	2c1d      	cmp	r4, #29
   8698e:	d8f3      	bhi.n	86978 <__sflush_r+0xc0>
   86990:	4b16      	ldr	r3, [pc, #88]	; (869ec <__sflush_r+0x134>)
   86992:	40e3      	lsrs	r3, r4
   86994:	43db      	mvns	r3, r3
   86996:	f013 0301 	ands.w	r3, r3, #1
   8699a:	d1ed      	bne.n	86978 <__sflush_r+0xc0>
   8699c:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   869a0:	6929      	ldr	r1, [r5, #16]
   869a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   869a6:	81aa      	strh	r2, [r5, #12]
   869a8:	04d2      	lsls	r2, r2, #19
   869aa:	606b      	str	r3, [r5, #4]
   869ac:	6029      	str	r1, [r5, #0]
   869ae:	d5b8      	bpl.n	86922 <__sflush_r+0x6a>
   869b0:	2c00      	cmp	r4, #0
   869b2:	d1b6      	bne.n	86922 <__sflush_r+0x6a>
   869b4:	6528      	str	r0, [r5, #80]	; 0x50
   869b6:	e7b4      	b.n	86922 <__sflush_r+0x6a>
   869b8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   869ba:	2a00      	cmp	r2, #0
   869bc:	dc8b      	bgt.n	868d6 <__sflush_r+0x1e>
   869be:	e7d8      	b.n	86972 <__sflush_r+0xba>
   869c0:	2301      	movs	r3, #1
   869c2:	69e9      	ldr	r1, [r5, #28]
   869c4:	4640      	mov	r0, r8
   869c6:	47a0      	blx	r4
   869c8:	1c43      	adds	r3, r0, #1
   869ca:	4602      	mov	r2, r0
   869cc:	d002      	beq.n	869d4 <__sflush_r+0x11c>
   869ce:	89ab      	ldrh	r3, [r5, #12]
   869d0:	6aac      	ldr	r4, [r5, #40]	; 0x28
   869d2:	e78d      	b.n	868f0 <__sflush_r+0x38>
   869d4:	f8d8 3000 	ldr.w	r3, [r8]
   869d8:	2b00      	cmp	r3, #0
   869da:	d0f8      	beq.n	869ce <__sflush_r+0x116>
   869dc:	2b1d      	cmp	r3, #29
   869de:	d001      	beq.n	869e4 <__sflush_r+0x12c>
   869e0:	2b16      	cmp	r3, #22
   869e2:	d1c9      	bne.n	86978 <__sflush_r+0xc0>
   869e4:	f8c8 6000 	str.w	r6, [r8]
   869e8:	e7c3      	b.n	86972 <__sflush_r+0xba>
   869ea:	bf00      	nop
   869ec:	20400001 	.word	0x20400001

000869f0 <_fflush_r>:
   869f0:	b538      	push	{r3, r4, r5, lr}
   869f2:	460d      	mov	r5, r1
   869f4:	4604      	mov	r4, r0
   869f6:	b108      	cbz	r0, 869fc <_fflush_r+0xc>
   869f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   869fa:	b1bb      	cbz	r3, 86a2c <_fflush_r+0x3c>
   869fc:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   86a00:	b188      	cbz	r0, 86a26 <_fflush_r+0x36>
   86a02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   86a04:	07db      	lsls	r3, r3, #31
   86a06:	d401      	bmi.n	86a0c <_fflush_r+0x1c>
   86a08:	0581      	lsls	r1, r0, #22
   86a0a:	d517      	bpl.n	86a3c <_fflush_r+0x4c>
   86a0c:	4620      	mov	r0, r4
   86a0e:	4629      	mov	r1, r5
   86a10:	f7ff ff52 	bl	868b8 <__sflush_r>
   86a14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   86a16:	4604      	mov	r4, r0
   86a18:	07da      	lsls	r2, r3, #31
   86a1a:	d402      	bmi.n	86a22 <_fflush_r+0x32>
   86a1c:	89ab      	ldrh	r3, [r5, #12]
   86a1e:	059b      	lsls	r3, r3, #22
   86a20:	d507      	bpl.n	86a32 <_fflush_r+0x42>
   86a22:	4620      	mov	r0, r4
   86a24:	bd38      	pop	{r3, r4, r5, pc}
   86a26:	4604      	mov	r4, r0
   86a28:	4620      	mov	r0, r4
   86a2a:	bd38      	pop	{r3, r4, r5, pc}
   86a2c:	f000 f838 	bl	86aa0 <__sinit>
   86a30:	e7e4      	b.n	869fc <_fflush_r+0xc>
   86a32:	6da8      	ldr	r0, [r5, #88]	; 0x58
   86a34:	f000 fb68 	bl	87108 <__retarget_lock_release_recursive>
   86a38:	4620      	mov	r0, r4
   86a3a:	bd38      	pop	{r3, r4, r5, pc}
   86a3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
   86a3e:	f000 fb61 	bl	87104 <__retarget_lock_acquire_recursive>
   86a42:	e7e3      	b.n	86a0c <_fflush_r+0x1c>

00086a44 <_cleanup_r>:
   86a44:	4901      	ldr	r1, [pc, #4]	; (86a4c <_cleanup_r+0x8>)
   86a46:	f000 bb31 	b.w	870ac <_fwalk_reent>
   86a4a:	bf00      	nop
   86a4c:	00087eb1 	.word	0x00087eb1

00086a50 <std.isra.0>:
   86a50:	2300      	movs	r3, #0
   86a52:	b510      	push	{r4, lr}
   86a54:	4604      	mov	r4, r0
   86a56:	8181      	strh	r1, [r0, #12]
   86a58:	81c2      	strh	r2, [r0, #14]
   86a5a:	6003      	str	r3, [r0, #0]
   86a5c:	6043      	str	r3, [r0, #4]
   86a5e:	6083      	str	r3, [r0, #8]
   86a60:	6643      	str	r3, [r0, #100]	; 0x64
   86a62:	6103      	str	r3, [r0, #16]
   86a64:	6143      	str	r3, [r0, #20]
   86a66:	6183      	str	r3, [r0, #24]
   86a68:	4619      	mov	r1, r3
   86a6a:	2208      	movs	r2, #8
   86a6c:	305c      	adds	r0, #92	; 0x5c
   86a6e:	f7ff fd71 	bl	86554 <memset>
   86a72:	4807      	ldr	r0, [pc, #28]	; (86a90 <std.isra.0+0x40>)
   86a74:	4907      	ldr	r1, [pc, #28]	; (86a94 <std.isra.0+0x44>)
   86a76:	4a08      	ldr	r2, [pc, #32]	; (86a98 <std.isra.0+0x48>)
   86a78:	4b08      	ldr	r3, [pc, #32]	; (86a9c <std.isra.0+0x4c>)
   86a7a:	6220      	str	r0, [r4, #32]
   86a7c:	61e4      	str	r4, [r4, #28]
   86a7e:	6261      	str	r1, [r4, #36]	; 0x24
   86a80:	62a2      	str	r2, [r4, #40]	; 0x28
   86a82:	62e3      	str	r3, [r4, #44]	; 0x2c
   86a84:	f104 0058 	add.w	r0, r4, #88	; 0x58
   86a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86a8c:	f000 bb36 	b.w	870fc <__retarget_lock_init_recursive>
   86a90:	00087c4d 	.word	0x00087c4d
   86a94:	00087c71 	.word	0x00087c71
   86a98:	00087cad 	.word	0x00087cad
   86a9c:	00087ccd 	.word	0x00087ccd

00086aa0 <__sinit>:
   86aa0:	b510      	push	{r4, lr}
   86aa2:	4604      	mov	r4, r0
   86aa4:	4814      	ldr	r0, [pc, #80]	; (86af8 <__sinit+0x58>)
   86aa6:	f000 fb2d 	bl	87104 <__retarget_lock_acquire_recursive>
   86aaa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   86aac:	b9fa      	cbnz	r2, 86aee <__sinit+0x4e>
   86aae:	2003      	movs	r0, #3
   86ab0:	4912      	ldr	r1, [pc, #72]	; (86afc <__sinit+0x5c>)
   86ab2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   86ab6:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   86aba:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   86abe:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   86ac2:	63e1      	str	r1, [r4, #60]	; 0x3c
   86ac4:	6860      	ldr	r0, [r4, #4]
   86ac6:	2104      	movs	r1, #4
   86ac8:	f7ff ffc2 	bl	86a50 <std.isra.0>
   86acc:	68a0      	ldr	r0, [r4, #8]
   86ace:	2201      	movs	r2, #1
   86ad0:	2109      	movs	r1, #9
   86ad2:	f7ff ffbd 	bl	86a50 <std.isra.0>
   86ad6:	68e0      	ldr	r0, [r4, #12]
   86ad8:	2202      	movs	r2, #2
   86ada:	2112      	movs	r1, #18
   86adc:	f7ff ffb8 	bl	86a50 <std.isra.0>
   86ae0:	2301      	movs	r3, #1
   86ae2:	4805      	ldr	r0, [pc, #20]	; (86af8 <__sinit+0x58>)
   86ae4:	63a3      	str	r3, [r4, #56]	; 0x38
   86ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86aea:	f000 bb0d 	b.w	87108 <__retarget_lock_release_recursive>
   86aee:	4802      	ldr	r0, [pc, #8]	; (86af8 <__sinit+0x58>)
   86af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86af4:	f000 bb08 	b.w	87108 <__retarget_lock_release_recursive>
   86af8:	20071148 	.word	0x20071148
   86afc:	00086a45 	.word	0x00086a45

00086b00 <__sfp_lock_acquire>:
   86b00:	4801      	ldr	r0, [pc, #4]	; (86b08 <__sfp_lock_acquire+0x8>)
   86b02:	f000 baff 	b.w	87104 <__retarget_lock_acquire_recursive>
   86b06:	bf00      	nop
   86b08:	2007115c 	.word	0x2007115c

00086b0c <__sfp_lock_release>:
   86b0c:	4801      	ldr	r0, [pc, #4]	; (86b14 <__sfp_lock_release+0x8>)
   86b0e:	f000 bafb 	b.w	87108 <__retarget_lock_release_recursive>
   86b12:	bf00      	nop
   86b14:	2007115c 	.word	0x2007115c

00086b18 <__libc_fini_array>:
   86b18:	b538      	push	{r3, r4, r5, lr}
   86b1a:	4c0a      	ldr	r4, [pc, #40]	; (86b44 <__libc_fini_array+0x2c>)
   86b1c:	4d0a      	ldr	r5, [pc, #40]	; (86b48 <__libc_fini_array+0x30>)
   86b1e:	1b64      	subs	r4, r4, r5
   86b20:	10a4      	asrs	r4, r4, #2
   86b22:	d00a      	beq.n	86b3a <__libc_fini_array+0x22>
   86b24:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   86b28:	3b01      	subs	r3, #1
   86b2a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   86b2e:	3c01      	subs	r4, #1
   86b30:	f855 3904 	ldr.w	r3, [r5], #-4
   86b34:	4798      	blx	r3
   86b36:	2c00      	cmp	r4, #0
   86b38:	d1f9      	bne.n	86b2e <__libc_fini_array+0x16>
   86b3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   86b3e:	f001 bbeb 	b.w	88318 <_fini>
   86b42:	bf00      	nop
   86b44:	00088328 	.word	0x00088328
   86b48:	00088324 	.word	0x00088324

00086b4c <_malloc_trim_r>:
   86b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86b4e:	460c      	mov	r4, r1
   86b50:	4f23      	ldr	r7, [pc, #140]	; (86be0 <_malloc_trim_r+0x94>)
   86b52:	4606      	mov	r6, r0
   86b54:	f000 fea6 	bl	878a4 <__malloc_lock>
   86b58:	68bb      	ldr	r3, [r7, #8]
   86b5a:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   86b5e:	685d      	ldr	r5, [r3, #4]
   86b60:	310f      	adds	r1, #15
   86b62:	f025 0503 	bic.w	r5, r5, #3
   86b66:	4429      	add	r1, r5
   86b68:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   86b6c:	f021 010f 	bic.w	r1, r1, #15
   86b70:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   86b74:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   86b78:	db07      	blt.n	86b8a <_malloc_trim_r+0x3e>
   86b7a:	2100      	movs	r1, #0
   86b7c:	4630      	mov	r0, r6
   86b7e:	f001 f853 	bl	87c28 <_sbrk_r>
   86b82:	68bb      	ldr	r3, [r7, #8]
   86b84:	442b      	add	r3, r5
   86b86:	4298      	cmp	r0, r3
   86b88:	d004      	beq.n	86b94 <_malloc_trim_r+0x48>
   86b8a:	4630      	mov	r0, r6
   86b8c:	f000 fe90 	bl	878b0 <__malloc_unlock>
   86b90:	2000      	movs	r0, #0
   86b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86b94:	4261      	negs	r1, r4
   86b96:	4630      	mov	r0, r6
   86b98:	f001 f846 	bl	87c28 <_sbrk_r>
   86b9c:	3001      	adds	r0, #1
   86b9e:	d00d      	beq.n	86bbc <_malloc_trim_r+0x70>
   86ba0:	4b10      	ldr	r3, [pc, #64]	; (86be4 <_malloc_trim_r+0x98>)
   86ba2:	68ba      	ldr	r2, [r7, #8]
   86ba4:	6819      	ldr	r1, [r3, #0]
   86ba6:	1b2d      	subs	r5, r5, r4
   86ba8:	f045 0501 	orr.w	r5, r5, #1
   86bac:	4630      	mov	r0, r6
   86bae:	1b09      	subs	r1, r1, r4
   86bb0:	6055      	str	r5, [r2, #4]
   86bb2:	6019      	str	r1, [r3, #0]
   86bb4:	f000 fe7c 	bl	878b0 <__malloc_unlock>
   86bb8:	2001      	movs	r0, #1
   86bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86bbc:	2100      	movs	r1, #0
   86bbe:	4630      	mov	r0, r6
   86bc0:	f001 f832 	bl	87c28 <_sbrk_r>
   86bc4:	68ba      	ldr	r2, [r7, #8]
   86bc6:	1a83      	subs	r3, r0, r2
   86bc8:	2b0f      	cmp	r3, #15
   86bca:	ddde      	ble.n	86b8a <_malloc_trim_r+0x3e>
   86bcc:	4c06      	ldr	r4, [pc, #24]	; (86be8 <_malloc_trim_r+0x9c>)
   86bce:	4905      	ldr	r1, [pc, #20]	; (86be4 <_malloc_trim_r+0x98>)
   86bd0:	6824      	ldr	r4, [r4, #0]
   86bd2:	f043 0301 	orr.w	r3, r3, #1
   86bd6:	1b00      	subs	r0, r0, r4
   86bd8:	6053      	str	r3, [r2, #4]
   86bda:	6008      	str	r0, [r1, #0]
   86bdc:	e7d5      	b.n	86b8a <_malloc_trim_r+0x3e>
   86bde:	bf00      	nop
   86be0:	200705c4 	.word	0x200705c4
   86be4:	20070c20 	.word	0x20070c20
   86be8:	200709cc 	.word	0x200709cc

00086bec <_free_r>:
   86bec:	2900      	cmp	r1, #0
   86bee:	d044      	beq.n	86c7a <_free_r+0x8e>
   86bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86bf4:	460d      	mov	r5, r1
   86bf6:	4680      	mov	r8, r0
   86bf8:	f000 fe54 	bl	878a4 <__malloc_lock>
   86bfc:	f855 7c04 	ldr.w	r7, [r5, #-4]
   86c00:	4969      	ldr	r1, [pc, #420]	; (86da8 <_free_r+0x1bc>)
   86c02:	f1a5 0408 	sub.w	r4, r5, #8
   86c06:	f027 0301 	bic.w	r3, r7, #1
   86c0a:	18e2      	adds	r2, r4, r3
   86c0c:	688e      	ldr	r6, [r1, #8]
   86c0e:	6850      	ldr	r0, [r2, #4]
   86c10:	42b2      	cmp	r2, r6
   86c12:	f020 0003 	bic.w	r0, r0, #3
   86c16:	d05e      	beq.n	86cd6 <_free_r+0xea>
   86c18:	07fe      	lsls	r6, r7, #31
   86c1a:	6050      	str	r0, [r2, #4]
   86c1c:	d40b      	bmi.n	86c36 <_free_r+0x4a>
   86c1e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   86c22:	f101 0e08 	add.w	lr, r1, #8
   86c26:	1be4      	subs	r4, r4, r7
   86c28:	68a5      	ldr	r5, [r4, #8]
   86c2a:	443b      	add	r3, r7
   86c2c:	4575      	cmp	r5, lr
   86c2e:	d06d      	beq.n	86d0c <_free_r+0x120>
   86c30:	68e7      	ldr	r7, [r4, #12]
   86c32:	60ef      	str	r7, [r5, #12]
   86c34:	60bd      	str	r5, [r7, #8]
   86c36:	1815      	adds	r5, r2, r0
   86c38:	686d      	ldr	r5, [r5, #4]
   86c3a:	07ed      	lsls	r5, r5, #31
   86c3c:	d53e      	bpl.n	86cbc <_free_r+0xd0>
   86c3e:	f043 0201 	orr.w	r2, r3, #1
   86c42:	6062      	str	r2, [r4, #4]
   86c44:	50e3      	str	r3, [r4, r3]
   86c46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   86c4a:	d217      	bcs.n	86c7c <_free_r+0x90>
   86c4c:	2201      	movs	r2, #1
   86c4e:	08db      	lsrs	r3, r3, #3
   86c50:	1098      	asrs	r0, r3, #2
   86c52:	684d      	ldr	r5, [r1, #4]
   86c54:	4413      	add	r3, r2
   86c56:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   86c5a:	4082      	lsls	r2, r0
   86c5c:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   86c60:	432a      	orrs	r2, r5
   86c62:	3808      	subs	r0, #8
   86c64:	60e0      	str	r0, [r4, #12]
   86c66:	60a7      	str	r7, [r4, #8]
   86c68:	604a      	str	r2, [r1, #4]
   86c6a:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   86c6e:	60fc      	str	r4, [r7, #12]
   86c70:	4640      	mov	r0, r8
   86c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86c76:	f000 be1b 	b.w	878b0 <__malloc_unlock>
   86c7a:	4770      	bx	lr
   86c7c:	0a5a      	lsrs	r2, r3, #9
   86c7e:	2a04      	cmp	r2, #4
   86c80:	d852      	bhi.n	86d28 <_free_r+0x13c>
   86c82:	099a      	lsrs	r2, r3, #6
   86c84:	f102 0739 	add.w	r7, r2, #57	; 0x39
   86c88:	00ff      	lsls	r7, r7, #3
   86c8a:	f102 0538 	add.w	r5, r2, #56	; 0x38
   86c8e:	19c8      	adds	r0, r1, r7
   86c90:	59ca      	ldr	r2, [r1, r7]
   86c92:	3808      	subs	r0, #8
   86c94:	4290      	cmp	r0, r2
   86c96:	d04f      	beq.n	86d38 <_free_r+0x14c>
   86c98:	6851      	ldr	r1, [r2, #4]
   86c9a:	f021 0103 	bic.w	r1, r1, #3
   86c9e:	428b      	cmp	r3, r1
   86ca0:	d232      	bcs.n	86d08 <_free_r+0x11c>
   86ca2:	6892      	ldr	r2, [r2, #8]
   86ca4:	4290      	cmp	r0, r2
   86ca6:	d1f7      	bne.n	86c98 <_free_r+0xac>
   86ca8:	68c3      	ldr	r3, [r0, #12]
   86caa:	60a0      	str	r0, [r4, #8]
   86cac:	60e3      	str	r3, [r4, #12]
   86cae:	609c      	str	r4, [r3, #8]
   86cb0:	60c4      	str	r4, [r0, #12]
   86cb2:	4640      	mov	r0, r8
   86cb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86cb8:	f000 bdfa 	b.w	878b0 <__malloc_unlock>
   86cbc:	6895      	ldr	r5, [r2, #8]
   86cbe:	4f3b      	ldr	r7, [pc, #236]	; (86dac <_free_r+0x1c0>)
   86cc0:	4403      	add	r3, r0
   86cc2:	42bd      	cmp	r5, r7
   86cc4:	d040      	beq.n	86d48 <_free_r+0x15c>
   86cc6:	68d0      	ldr	r0, [r2, #12]
   86cc8:	f043 0201 	orr.w	r2, r3, #1
   86ccc:	60e8      	str	r0, [r5, #12]
   86cce:	6085      	str	r5, [r0, #8]
   86cd0:	6062      	str	r2, [r4, #4]
   86cd2:	50e3      	str	r3, [r4, r3]
   86cd4:	e7b7      	b.n	86c46 <_free_r+0x5a>
   86cd6:	07ff      	lsls	r7, r7, #31
   86cd8:	4403      	add	r3, r0
   86cda:	d407      	bmi.n	86cec <_free_r+0x100>
   86cdc:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86ce0:	1b64      	subs	r4, r4, r5
   86ce2:	68e2      	ldr	r2, [r4, #12]
   86ce4:	68a0      	ldr	r0, [r4, #8]
   86ce6:	442b      	add	r3, r5
   86ce8:	60c2      	str	r2, [r0, #12]
   86cea:	6090      	str	r0, [r2, #8]
   86cec:	4a30      	ldr	r2, [pc, #192]	; (86db0 <_free_r+0x1c4>)
   86cee:	f043 0001 	orr.w	r0, r3, #1
   86cf2:	6812      	ldr	r2, [r2, #0]
   86cf4:	6060      	str	r0, [r4, #4]
   86cf6:	4293      	cmp	r3, r2
   86cf8:	608c      	str	r4, [r1, #8]
   86cfa:	d3b9      	bcc.n	86c70 <_free_r+0x84>
   86cfc:	4b2d      	ldr	r3, [pc, #180]	; (86db4 <_free_r+0x1c8>)
   86cfe:	4640      	mov	r0, r8
   86d00:	6819      	ldr	r1, [r3, #0]
   86d02:	f7ff ff23 	bl	86b4c <_malloc_trim_r>
   86d06:	e7b3      	b.n	86c70 <_free_r+0x84>
   86d08:	4610      	mov	r0, r2
   86d0a:	e7cd      	b.n	86ca8 <_free_r+0xbc>
   86d0c:	1811      	adds	r1, r2, r0
   86d0e:	6849      	ldr	r1, [r1, #4]
   86d10:	07c9      	lsls	r1, r1, #31
   86d12:	d444      	bmi.n	86d9e <_free_r+0x1b2>
   86d14:	6891      	ldr	r1, [r2, #8]
   86d16:	4403      	add	r3, r0
   86d18:	68d2      	ldr	r2, [r2, #12]
   86d1a:	f043 0001 	orr.w	r0, r3, #1
   86d1e:	60ca      	str	r2, [r1, #12]
   86d20:	6091      	str	r1, [r2, #8]
   86d22:	6060      	str	r0, [r4, #4]
   86d24:	50e3      	str	r3, [r4, r3]
   86d26:	e7a3      	b.n	86c70 <_free_r+0x84>
   86d28:	2a14      	cmp	r2, #20
   86d2a:	d816      	bhi.n	86d5a <_free_r+0x16e>
   86d2c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   86d30:	00ff      	lsls	r7, r7, #3
   86d32:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   86d36:	e7aa      	b.n	86c8e <_free_r+0xa2>
   86d38:	2301      	movs	r3, #1
   86d3a:	10aa      	asrs	r2, r5, #2
   86d3c:	684d      	ldr	r5, [r1, #4]
   86d3e:	4093      	lsls	r3, r2
   86d40:	432b      	orrs	r3, r5
   86d42:	604b      	str	r3, [r1, #4]
   86d44:	4603      	mov	r3, r0
   86d46:	e7b0      	b.n	86caa <_free_r+0xbe>
   86d48:	f043 0201 	orr.w	r2, r3, #1
   86d4c:	614c      	str	r4, [r1, #20]
   86d4e:	610c      	str	r4, [r1, #16]
   86d50:	60e5      	str	r5, [r4, #12]
   86d52:	60a5      	str	r5, [r4, #8]
   86d54:	6062      	str	r2, [r4, #4]
   86d56:	50e3      	str	r3, [r4, r3]
   86d58:	e78a      	b.n	86c70 <_free_r+0x84>
   86d5a:	2a54      	cmp	r2, #84	; 0x54
   86d5c:	d806      	bhi.n	86d6c <_free_r+0x180>
   86d5e:	0b1a      	lsrs	r2, r3, #12
   86d60:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   86d64:	00ff      	lsls	r7, r7, #3
   86d66:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   86d6a:	e790      	b.n	86c8e <_free_r+0xa2>
   86d6c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86d70:	d806      	bhi.n	86d80 <_free_r+0x194>
   86d72:	0bda      	lsrs	r2, r3, #15
   86d74:	f102 0778 	add.w	r7, r2, #120	; 0x78
   86d78:	00ff      	lsls	r7, r7, #3
   86d7a:	f102 0577 	add.w	r5, r2, #119	; 0x77
   86d7e:	e786      	b.n	86c8e <_free_r+0xa2>
   86d80:	f240 5054 	movw	r0, #1364	; 0x554
   86d84:	4282      	cmp	r2, r0
   86d86:	d806      	bhi.n	86d96 <_free_r+0x1aa>
   86d88:	0c9a      	lsrs	r2, r3, #18
   86d8a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   86d8e:	00ff      	lsls	r7, r7, #3
   86d90:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   86d94:	e77b      	b.n	86c8e <_free_r+0xa2>
   86d96:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   86d9a:	257e      	movs	r5, #126	; 0x7e
   86d9c:	e777      	b.n	86c8e <_free_r+0xa2>
   86d9e:	f043 0101 	orr.w	r1, r3, #1
   86da2:	6061      	str	r1, [r4, #4]
   86da4:	6013      	str	r3, [r2, #0]
   86da6:	e763      	b.n	86c70 <_free_r+0x84>
   86da8:	200705c4 	.word	0x200705c4
   86dac:	200705cc 	.word	0x200705cc
   86db0:	200709d0 	.word	0x200709d0
   86db4:	20070c50 	.word	0x20070c50

00086db8 <__sfvwrite_r>:
   86db8:	6893      	ldr	r3, [r2, #8]
   86dba:	2b00      	cmp	r3, #0
   86dbc:	d071      	beq.n	86ea2 <__sfvwrite_r+0xea>
   86dbe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86dc2:	898b      	ldrh	r3, [r1, #12]
   86dc4:	b083      	sub	sp, #12
   86dc6:	460c      	mov	r4, r1
   86dc8:	0719      	lsls	r1, r3, #28
   86dca:	9000      	str	r0, [sp, #0]
   86dcc:	4616      	mov	r6, r2
   86dce:	d525      	bpl.n	86e1c <__sfvwrite_r+0x64>
   86dd0:	6922      	ldr	r2, [r4, #16]
   86dd2:	b31a      	cbz	r2, 86e1c <__sfvwrite_r+0x64>
   86dd4:	f013 0002 	ands.w	r0, r3, #2
   86dd8:	6835      	ldr	r5, [r6, #0]
   86dda:	d02b      	beq.n	86e34 <__sfvwrite_r+0x7c>
   86ddc:	f04f 0900 	mov.w	r9, #0
   86de0:	46b0      	mov	r8, r6
   86de2:	464f      	mov	r7, r9
   86de4:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 870a8 <__sfvwrite_r+0x2f0>
   86de8:	2f00      	cmp	r7, #0
   86dea:	d055      	beq.n	86e98 <__sfvwrite_r+0xe0>
   86dec:	4557      	cmp	r7, sl
   86dee:	463b      	mov	r3, r7
   86df0:	464a      	mov	r2, r9
   86df2:	bf28      	it	cs
   86df4:	4653      	movcs	r3, sl
   86df6:	69e1      	ldr	r1, [r4, #28]
   86df8:	9800      	ldr	r0, [sp, #0]
   86dfa:	6a66      	ldr	r6, [r4, #36]	; 0x24
   86dfc:	47b0      	blx	r6
   86dfe:	2800      	cmp	r0, #0
   86e00:	dd56      	ble.n	86eb0 <__sfvwrite_r+0xf8>
   86e02:	f8d8 3008 	ldr.w	r3, [r8, #8]
   86e06:	4481      	add	r9, r0
   86e08:	1a1b      	subs	r3, r3, r0
   86e0a:	1a3f      	subs	r7, r7, r0
   86e0c:	f8c8 3008 	str.w	r3, [r8, #8]
   86e10:	2b00      	cmp	r3, #0
   86e12:	d1e9      	bne.n	86de8 <__sfvwrite_r+0x30>
   86e14:	2000      	movs	r0, #0
   86e16:	b003      	add	sp, #12
   86e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86e1c:	4621      	mov	r1, r4
   86e1e:	9800      	ldr	r0, [sp, #0]
   86e20:	f000 ff6e 	bl	87d00 <__swsetup_r>
   86e24:	2800      	cmp	r0, #0
   86e26:	f040 8135 	bne.w	87094 <__sfvwrite_r+0x2dc>
   86e2a:	89a3      	ldrh	r3, [r4, #12]
   86e2c:	6835      	ldr	r5, [r6, #0]
   86e2e:	f013 0002 	ands.w	r0, r3, #2
   86e32:	d1d3      	bne.n	86ddc <__sfvwrite_r+0x24>
   86e34:	f013 0901 	ands.w	r9, r3, #1
   86e38:	d144      	bne.n	86ec4 <__sfvwrite_r+0x10c>
   86e3a:	464f      	mov	r7, r9
   86e3c:	9601      	str	r6, [sp, #4]
   86e3e:	b337      	cbz	r7, 86e8e <__sfvwrite_r+0xd6>
   86e40:	059a      	lsls	r2, r3, #22
   86e42:	f8d4 8008 	ldr.w	r8, [r4, #8]
   86e46:	f140 8085 	bpl.w	86f54 <__sfvwrite_r+0x19c>
   86e4a:	4547      	cmp	r7, r8
   86e4c:	46c3      	mov	fp, r8
   86e4e:	f0c0 80ad 	bcc.w	86fac <__sfvwrite_r+0x1f4>
   86e52:	f413 6f90 	tst.w	r3, #1152	; 0x480
   86e56:	f040 80ae 	bne.w	86fb6 <__sfvwrite_r+0x1fe>
   86e5a:	46ba      	mov	sl, r7
   86e5c:	6820      	ldr	r0, [r4, #0]
   86e5e:	465a      	mov	r2, fp
   86e60:	4649      	mov	r1, r9
   86e62:	f000 fcbb 	bl	877dc <memmove>
   86e66:	68a2      	ldr	r2, [r4, #8]
   86e68:	6823      	ldr	r3, [r4, #0]
   86e6a:	eba2 0208 	sub.w	r2, r2, r8
   86e6e:	445b      	add	r3, fp
   86e70:	60a2      	str	r2, [r4, #8]
   86e72:	6023      	str	r3, [r4, #0]
   86e74:	9a01      	ldr	r2, [sp, #4]
   86e76:	44d1      	add	r9, sl
   86e78:	6893      	ldr	r3, [r2, #8]
   86e7a:	eba7 070a 	sub.w	r7, r7, sl
   86e7e:	eba3 030a 	sub.w	r3, r3, sl
   86e82:	6093      	str	r3, [r2, #8]
   86e84:	2b00      	cmp	r3, #0
   86e86:	d0c5      	beq.n	86e14 <__sfvwrite_r+0x5c>
   86e88:	89a3      	ldrh	r3, [r4, #12]
   86e8a:	2f00      	cmp	r7, #0
   86e8c:	d1d8      	bne.n	86e40 <__sfvwrite_r+0x88>
   86e8e:	f8d5 9000 	ldr.w	r9, [r5]
   86e92:	686f      	ldr	r7, [r5, #4]
   86e94:	3508      	adds	r5, #8
   86e96:	e7d2      	b.n	86e3e <__sfvwrite_r+0x86>
   86e98:	f8d5 9000 	ldr.w	r9, [r5]
   86e9c:	686f      	ldr	r7, [r5, #4]
   86e9e:	3508      	adds	r5, #8
   86ea0:	e7a2      	b.n	86de8 <__sfvwrite_r+0x30>
   86ea2:	2000      	movs	r0, #0
   86ea4:	4770      	bx	lr
   86ea6:	4621      	mov	r1, r4
   86ea8:	9800      	ldr	r0, [sp, #0]
   86eaa:	f7ff fda1 	bl	869f0 <_fflush_r>
   86eae:	b378      	cbz	r0, 86f10 <__sfvwrite_r+0x158>
   86eb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86eb4:	f04f 30ff 	mov.w	r0, #4294967295
   86eb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86ebc:	81a3      	strh	r3, [r4, #12]
   86ebe:	b003      	add	sp, #12
   86ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86ec4:	4681      	mov	r9, r0
   86ec6:	4633      	mov	r3, r6
   86ec8:	464e      	mov	r6, r9
   86eca:	46a8      	mov	r8, r5
   86ecc:	469a      	mov	sl, r3
   86ece:	464d      	mov	r5, r9
   86ed0:	b356      	cbz	r6, 86f28 <__sfvwrite_r+0x170>
   86ed2:	2800      	cmp	r0, #0
   86ed4:	d032      	beq.n	86f3c <__sfvwrite_r+0x184>
   86ed6:	45b1      	cmp	r9, r6
   86ed8:	46cb      	mov	fp, r9
   86eda:	bf28      	it	cs
   86edc:	46b3      	movcs	fp, r6
   86ede:	6820      	ldr	r0, [r4, #0]
   86ee0:	6923      	ldr	r3, [r4, #16]
   86ee2:	465f      	mov	r7, fp
   86ee4:	4298      	cmp	r0, r3
   86ee6:	6962      	ldr	r2, [r4, #20]
   86ee8:	d904      	bls.n	86ef4 <__sfvwrite_r+0x13c>
   86eea:	68a3      	ldr	r3, [r4, #8]
   86eec:	4413      	add	r3, r2
   86eee:	459b      	cmp	fp, r3
   86ef0:	f300 80a8 	bgt.w	87044 <__sfvwrite_r+0x28c>
   86ef4:	4593      	cmp	fp, r2
   86ef6:	db4d      	blt.n	86f94 <__sfvwrite_r+0x1dc>
   86ef8:	4613      	mov	r3, r2
   86efa:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86efc:	462a      	mov	r2, r5
   86efe:	69e1      	ldr	r1, [r4, #28]
   86f00:	9800      	ldr	r0, [sp, #0]
   86f02:	47b8      	blx	r7
   86f04:	1e07      	subs	r7, r0, #0
   86f06:	ddd3      	ble.n	86eb0 <__sfvwrite_r+0xf8>
   86f08:	ebb9 0907 	subs.w	r9, r9, r7
   86f0c:	d0cb      	beq.n	86ea6 <__sfvwrite_r+0xee>
   86f0e:	2001      	movs	r0, #1
   86f10:	f8da 3008 	ldr.w	r3, [sl, #8]
   86f14:	443d      	add	r5, r7
   86f16:	1bdb      	subs	r3, r3, r7
   86f18:	1bf6      	subs	r6, r6, r7
   86f1a:	f8ca 3008 	str.w	r3, [sl, #8]
   86f1e:	2b00      	cmp	r3, #0
   86f20:	f43f af78 	beq.w	86e14 <__sfvwrite_r+0x5c>
   86f24:	2e00      	cmp	r6, #0
   86f26:	d1d4      	bne.n	86ed2 <__sfvwrite_r+0x11a>
   86f28:	f108 0308 	add.w	r3, r8, #8
   86f2c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   86f30:	4698      	mov	r8, r3
   86f32:	f853 5c08 	ldr.w	r5, [r3, #-8]
   86f36:	3308      	adds	r3, #8
   86f38:	2e00      	cmp	r6, #0
   86f3a:	d0f7      	beq.n	86f2c <__sfvwrite_r+0x174>
   86f3c:	4632      	mov	r2, r6
   86f3e:	210a      	movs	r1, #10
   86f40:	4628      	mov	r0, r5
   86f42:	f000 fc05 	bl	87750 <memchr>
   86f46:	2800      	cmp	r0, #0
   86f48:	f000 80a1 	beq.w	8708e <__sfvwrite_r+0x2d6>
   86f4c:	3001      	adds	r0, #1
   86f4e:	eba0 0905 	sub.w	r9, r0, r5
   86f52:	e7c0      	b.n	86ed6 <__sfvwrite_r+0x11e>
   86f54:	6820      	ldr	r0, [r4, #0]
   86f56:	6923      	ldr	r3, [r4, #16]
   86f58:	4298      	cmp	r0, r3
   86f5a:	d802      	bhi.n	86f62 <__sfvwrite_r+0x1aa>
   86f5c:	6963      	ldr	r3, [r4, #20]
   86f5e:	429f      	cmp	r7, r3
   86f60:	d25d      	bcs.n	8701e <__sfvwrite_r+0x266>
   86f62:	45b8      	cmp	r8, r7
   86f64:	bf28      	it	cs
   86f66:	46b8      	movcs	r8, r7
   86f68:	4649      	mov	r1, r9
   86f6a:	4642      	mov	r2, r8
   86f6c:	f000 fc36 	bl	877dc <memmove>
   86f70:	68a3      	ldr	r3, [r4, #8]
   86f72:	6822      	ldr	r2, [r4, #0]
   86f74:	eba3 0308 	sub.w	r3, r3, r8
   86f78:	4442      	add	r2, r8
   86f7a:	60a3      	str	r3, [r4, #8]
   86f7c:	6022      	str	r2, [r4, #0]
   86f7e:	b10b      	cbz	r3, 86f84 <__sfvwrite_r+0x1cc>
   86f80:	46c2      	mov	sl, r8
   86f82:	e777      	b.n	86e74 <__sfvwrite_r+0xbc>
   86f84:	4621      	mov	r1, r4
   86f86:	9800      	ldr	r0, [sp, #0]
   86f88:	f7ff fd32 	bl	869f0 <_fflush_r>
   86f8c:	2800      	cmp	r0, #0
   86f8e:	d18f      	bne.n	86eb0 <__sfvwrite_r+0xf8>
   86f90:	46c2      	mov	sl, r8
   86f92:	e76f      	b.n	86e74 <__sfvwrite_r+0xbc>
   86f94:	465a      	mov	r2, fp
   86f96:	4629      	mov	r1, r5
   86f98:	f000 fc20 	bl	877dc <memmove>
   86f9c:	68a2      	ldr	r2, [r4, #8]
   86f9e:	6823      	ldr	r3, [r4, #0]
   86fa0:	eba2 020b 	sub.w	r2, r2, fp
   86fa4:	445b      	add	r3, fp
   86fa6:	60a2      	str	r2, [r4, #8]
   86fa8:	6023      	str	r3, [r4, #0]
   86faa:	e7ad      	b.n	86f08 <__sfvwrite_r+0x150>
   86fac:	46b8      	mov	r8, r7
   86fae:	46ba      	mov	sl, r7
   86fb0:	46bb      	mov	fp, r7
   86fb2:	6820      	ldr	r0, [r4, #0]
   86fb4:	e753      	b.n	86e5e <__sfvwrite_r+0xa6>
   86fb6:	6962      	ldr	r2, [r4, #20]
   86fb8:	6820      	ldr	r0, [r4, #0]
   86fba:	6921      	ldr	r1, [r4, #16]
   86fbc:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   86fc0:	eba0 0a01 	sub.w	sl, r0, r1
   86fc4:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   86fc8:	f10a 0001 	add.w	r0, sl, #1
   86fcc:	ea4f 0868 	mov.w	r8, r8, asr #1
   86fd0:	4438      	add	r0, r7
   86fd2:	4540      	cmp	r0, r8
   86fd4:	4642      	mov	r2, r8
   86fd6:	bf84      	itt	hi
   86fd8:	4680      	movhi	r8, r0
   86fda:	4642      	movhi	r2, r8
   86fdc:	055b      	lsls	r3, r3, #21
   86fde:	d544      	bpl.n	8706a <__sfvwrite_r+0x2b2>
   86fe0:	4611      	mov	r1, r2
   86fe2:	9800      	ldr	r0, [sp, #0]
   86fe4:	f000 f912 	bl	8720c <_malloc_r>
   86fe8:	4683      	mov	fp, r0
   86fea:	2800      	cmp	r0, #0
   86fec:	d055      	beq.n	8709a <__sfvwrite_r+0x2e2>
   86fee:	4652      	mov	r2, sl
   86ff0:	6921      	ldr	r1, [r4, #16]
   86ff2:	f7ff fa39 	bl	86468 <memcpy>
   86ff6:	89a3      	ldrh	r3, [r4, #12]
   86ff8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   86ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   87000:	81a3      	strh	r3, [r4, #12]
   87002:	eb0b 000a 	add.w	r0, fp, sl
   87006:	eba8 030a 	sub.w	r3, r8, sl
   8700a:	f8c4 b010 	str.w	fp, [r4, #16]
   8700e:	f8c4 8014 	str.w	r8, [r4, #20]
   87012:	6020      	str	r0, [r4, #0]
   87014:	60a3      	str	r3, [r4, #8]
   87016:	46b8      	mov	r8, r7
   87018:	46ba      	mov	sl, r7
   8701a:	46bb      	mov	fp, r7
   8701c:	e71f      	b.n	86e5e <__sfvwrite_r+0xa6>
   8701e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   87022:	42ba      	cmp	r2, r7
   87024:	bf28      	it	cs
   87026:	463a      	movcs	r2, r7
   87028:	fb92 f2f3 	sdiv	r2, r2, r3
   8702c:	69e1      	ldr	r1, [r4, #28]
   8702e:	fb03 f302 	mul.w	r3, r3, r2
   87032:	9800      	ldr	r0, [sp, #0]
   87034:	464a      	mov	r2, r9
   87036:	6a66      	ldr	r6, [r4, #36]	; 0x24
   87038:	47b0      	blx	r6
   8703a:	f1b0 0a00 	subs.w	sl, r0, #0
   8703e:	f73f af19 	bgt.w	86e74 <__sfvwrite_r+0xbc>
   87042:	e735      	b.n	86eb0 <__sfvwrite_r+0xf8>
   87044:	461a      	mov	r2, r3
   87046:	4629      	mov	r1, r5
   87048:	9301      	str	r3, [sp, #4]
   8704a:	f000 fbc7 	bl	877dc <memmove>
   8704e:	6822      	ldr	r2, [r4, #0]
   87050:	9b01      	ldr	r3, [sp, #4]
   87052:	4621      	mov	r1, r4
   87054:	441a      	add	r2, r3
   87056:	6022      	str	r2, [r4, #0]
   87058:	9800      	ldr	r0, [sp, #0]
   8705a:	f7ff fcc9 	bl	869f0 <_fflush_r>
   8705e:	9b01      	ldr	r3, [sp, #4]
   87060:	2800      	cmp	r0, #0
   87062:	f47f af25 	bne.w	86eb0 <__sfvwrite_r+0xf8>
   87066:	461f      	mov	r7, r3
   87068:	e74e      	b.n	86f08 <__sfvwrite_r+0x150>
   8706a:	9800      	ldr	r0, [sp, #0]
   8706c:	f000 fc26 	bl	878bc <_realloc_r>
   87070:	4683      	mov	fp, r0
   87072:	2800      	cmp	r0, #0
   87074:	d1c5      	bne.n	87002 <__sfvwrite_r+0x24a>
   87076:	9d00      	ldr	r5, [sp, #0]
   87078:	6921      	ldr	r1, [r4, #16]
   8707a:	4628      	mov	r0, r5
   8707c:	f7ff fdb6 	bl	86bec <_free_r>
   87080:	220c      	movs	r2, #12
   87082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87086:	602a      	str	r2, [r5, #0]
   87088:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8708c:	e712      	b.n	86eb4 <__sfvwrite_r+0xfc>
   8708e:	f106 0901 	add.w	r9, r6, #1
   87092:	e720      	b.n	86ed6 <__sfvwrite_r+0x11e>
   87094:	f04f 30ff 	mov.w	r0, #4294967295
   87098:	e6bd      	b.n	86e16 <__sfvwrite_r+0x5e>
   8709a:	220c      	movs	r2, #12
   8709c:	9900      	ldr	r1, [sp, #0]
   8709e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   870a2:	600a      	str	r2, [r1, #0]
   870a4:	e706      	b.n	86eb4 <__sfvwrite_r+0xfc>
   870a6:	bf00      	nop
   870a8:	7ffffc00 	.word	0x7ffffc00

000870ac <_fwalk_reent>:
   870ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   870b0:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   870b4:	d01e      	beq.n	870f4 <_fwalk_reent+0x48>
   870b6:	4688      	mov	r8, r1
   870b8:	4607      	mov	r7, r0
   870ba:	f04f 0900 	mov.w	r9, #0
   870be:	6875      	ldr	r5, [r6, #4]
   870c0:	68b4      	ldr	r4, [r6, #8]
   870c2:	3d01      	subs	r5, #1
   870c4:	d410      	bmi.n	870e8 <_fwalk_reent+0x3c>
   870c6:	89a3      	ldrh	r3, [r4, #12]
   870c8:	3d01      	subs	r5, #1
   870ca:	2b01      	cmp	r3, #1
   870cc:	d908      	bls.n	870e0 <_fwalk_reent+0x34>
   870ce:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   870d2:	3301      	adds	r3, #1
   870d4:	d004      	beq.n	870e0 <_fwalk_reent+0x34>
   870d6:	4621      	mov	r1, r4
   870d8:	4638      	mov	r0, r7
   870da:	47c0      	blx	r8
   870dc:	ea49 0900 	orr.w	r9, r9, r0
   870e0:	1c6b      	adds	r3, r5, #1
   870e2:	f104 0468 	add.w	r4, r4, #104	; 0x68
   870e6:	d1ee      	bne.n	870c6 <_fwalk_reent+0x1a>
   870e8:	6836      	ldr	r6, [r6, #0]
   870ea:	2e00      	cmp	r6, #0
   870ec:	d1e7      	bne.n	870be <_fwalk_reent+0x12>
   870ee:	4648      	mov	r0, r9
   870f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   870f4:	46b1      	mov	r9, r6
   870f6:	4648      	mov	r0, r9
   870f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000870fc <__retarget_lock_init_recursive>:
   870fc:	4770      	bx	lr
   870fe:	bf00      	nop

00087100 <__retarget_lock_close_recursive>:
   87100:	4770      	bx	lr
   87102:	bf00      	nop

00087104 <__retarget_lock_acquire_recursive>:
   87104:	4770      	bx	lr
   87106:	bf00      	nop

00087108 <__retarget_lock_release_recursive>:
   87108:	4770      	bx	lr
   8710a:	bf00      	nop

0008710c <__swhatbuf_r>:
   8710c:	b570      	push	{r4, r5, r6, lr}
   8710e:	460c      	mov	r4, r1
   87110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87114:	b090      	sub	sp, #64	; 0x40
   87116:	2900      	cmp	r1, #0
   87118:	4615      	mov	r5, r2
   8711a:	461e      	mov	r6, r3
   8711c:	db14      	blt.n	87148 <__swhatbuf_r+0x3c>
   8711e:	aa01      	add	r2, sp, #4
   87120:	f000 ff28 	bl	87f74 <_fstat_r>
   87124:	2800      	cmp	r0, #0
   87126:	db0f      	blt.n	87148 <__swhatbuf_r+0x3c>
   87128:	9a02      	ldr	r2, [sp, #8]
   8712a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8712e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   87132:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   87136:	fab2 f282 	clz	r2, r2
   8713a:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8713e:	0952      	lsrs	r2, r2, #5
   87140:	6032      	str	r2, [r6, #0]
   87142:	602b      	str	r3, [r5, #0]
   87144:	b010      	add	sp, #64	; 0x40
   87146:	bd70      	pop	{r4, r5, r6, pc}
   87148:	2300      	movs	r3, #0
   8714a:	89a2      	ldrh	r2, [r4, #12]
   8714c:	6033      	str	r3, [r6, #0]
   8714e:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   87152:	d004      	beq.n	8715e <__swhatbuf_r+0x52>
   87154:	2240      	movs	r2, #64	; 0x40
   87156:	4618      	mov	r0, r3
   87158:	602a      	str	r2, [r5, #0]
   8715a:	b010      	add	sp, #64	; 0x40
   8715c:	bd70      	pop	{r4, r5, r6, pc}
   8715e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   87162:	602b      	str	r3, [r5, #0]
   87164:	b010      	add	sp, #64	; 0x40
   87166:	bd70      	pop	{r4, r5, r6, pc}

00087168 <__smakebuf_r>:
   87168:	898a      	ldrh	r2, [r1, #12]
   8716a:	460b      	mov	r3, r1
   8716c:	0792      	lsls	r2, r2, #30
   8716e:	d506      	bpl.n	8717e <__smakebuf_r+0x16>
   87170:	2101      	movs	r1, #1
   87172:	f103 0243 	add.w	r2, r3, #67	; 0x43
   87176:	6159      	str	r1, [r3, #20]
   87178:	601a      	str	r2, [r3, #0]
   8717a:	611a      	str	r2, [r3, #16]
   8717c:	4770      	bx	lr
   8717e:	b5f0      	push	{r4, r5, r6, r7, lr}
   87180:	b083      	sub	sp, #12
   87182:	ab01      	add	r3, sp, #4
   87184:	466a      	mov	r2, sp
   87186:	460c      	mov	r4, r1
   87188:	4606      	mov	r6, r0
   8718a:	f7ff ffbf 	bl	8710c <__swhatbuf_r>
   8718e:	9900      	ldr	r1, [sp, #0]
   87190:	4605      	mov	r5, r0
   87192:	4630      	mov	r0, r6
   87194:	f000 f83a 	bl	8720c <_malloc_r>
   87198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8719c:	b1d8      	cbz	r0, 871d6 <__smakebuf_r+0x6e>
   8719e:	e89d 0006 	ldmia.w	sp, {r1, r2}
   871a2:	4f15      	ldr	r7, [pc, #84]	; (871f8 <__smakebuf_r+0x90>)
   871a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   871a8:	63f7      	str	r7, [r6, #60]	; 0x3c
   871aa:	81a3      	strh	r3, [r4, #12]
   871ac:	6020      	str	r0, [r4, #0]
   871ae:	6120      	str	r0, [r4, #16]
   871b0:	6161      	str	r1, [r4, #20]
   871b2:	b91a      	cbnz	r2, 871bc <__smakebuf_r+0x54>
   871b4:	432b      	orrs	r3, r5
   871b6:	81a3      	strh	r3, [r4, #12]
   871b8:	b003      	add	sp, #12
   871ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   871bc:	4630      	mov	r0, r6
   871be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   871c2:	f000 feeb 	bl	87f9c <_isatty_r>
   871c6:	b1a0      	cbz	r0, 871f2 <__smakebuf_r+0x8a>
   871c8:	89a3      	ldrh	r3, [r4, #12]
   871ca:	f023 0303 	bic.w	r3, r3, #3
   871ce:	f043 0301 	orr.w	r3, r3, #1
   871d2:	b21b      	sxth	r3, r3
   871d4:	e7ee      	b.n	871b4 <__smakebuf_r+0x4c>
   871d6:	059a      	lsls	r2, r3, #22
   871d8:	d4ee      	bmi.n	871b8 <__smakebuf_r+0x50>
   871da:	2101      	movs	r1, #1
   871dc:	f023 0303 	bic.w	r3, r3, #3
   871e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
   871e4:	f043 0302 	orr.w	r3, r3, #2
   871e8:	81a3      	strh	r3, [r4, #12]
   871ea:	6161      	str	r1, [r4, #20]
   871ec:	6022      	str	r2, [r4, #0]
   871ee:	6122      	str	r2, [r4, #16]
   871f0:	e7e2      	b.n	871b8 <__smakebuf_r+0x50>
   871f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   871f6:	e7dd      	b.n	871b4 <__smakebuf_r+0x4c>
   871f8:	00086a45 	.word	0x00086a45

000871fc <malloc>:
   871fc:	4b02      	ldr	r3, [pc, #8]	; (87208 <malloc+0xc>)
   871fe:	4601      	mov	r1, r0
   87200:	6818      	ldr	r0, [r3, #0]
   87202:	f000 b803 	b.w	8720c <_malloc_r>
   87206:	bf00      	nop
   87208:	20070190 	.word	0x20070190

0008720c <_malloc_r>:
   8720c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87210:	f101 060b 	add.w	r6, r1, #11
   87214:	2e16      	cmp	r6, #22
   87216:	b083      	sub	sp, #12
   87218:	4605      	mov	r5, r0
   8721a:	f240 809e 	bls.w	8735a <_malloc_r+0x14e>
   8721e:	f036 0607 	bics.w	r6, r6, #7
   87222:	f100 80bd 	bmi.w	873a0 <_malloc_r+0x194>
   87226:	42b1      	cmp	r1, r6
   87228:	f200 80ba 	bhi.w	873a0 <_malloc_r+0x194>
   8722c:	f000 fb3a 	bl	878a4 <__malloc_lock>
   87230:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   87234:	f0c0 8285 	bcc.w	87742 <_malloc_r+0x536>
   87238:	0a73      	lsrs	r3, r6, #9
   8723a:	f000 80b8 	beq.w	873ae <_malloc_r+0x1a2>
   8723e:	2b04      	cmp	r3, #4
   87240:	f200 816c 	bhi.w	8751c <_malloc_r+0x310>
   87244:	09b3      	lsrs	r3, r6, #6
   87246:	f103 0039 	add.w	r0, r3, #57	; 0x39
   8724a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   8724e:	00c1      	lsls	r1, r0, #3
   87250:	4fb8      	ldr	r7, [pc, #736]	; (87534 <_malloc_r+0x328>)
   87252:	4439      	add	r1, r7
   87254:	684c      	ldr	r4, [r1, #4]
   87256:	3908      	subs	r1, #8
   87258:	42a1      	cmp	r1, r4
   8725a:	d106      	bne.n	8726a <_malloc_r+0x5e>
   8725c:	e00c      	b.n	87278 <_malloc_r+0x6c>
   8725e:	2a00      	cmp	r2, #0
   87260:	f280 80ab 	bge.w	873ba <_malloc_r+0x1ae>
   87264:	68e4      	ldr	r4, [r4, #12]
   87266:	42a1      	cmp	r1, r4
   87268:	d006      	beq.n	87278 <_malloc_r+0x6c>
   8726a:	6863      	ldr	r3, [r4, #4]
   8726c:	f023 0303 	bic.w	r3, r3, #3
   87270:	1b9a      	subs	r2, r3, r6
   87272:	2a0f      	cmp	r2, #15
   87274:	ddf3      	ble.n	8725e <_malloc_r+0x52>
   87276:	4670      	mov	r0, lr
   87278:	693c      	ldr	r4, [r7, #16]
   8727a:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 87548 <_malloc_r+0x33c>
   8727e:	4574      	cmp	r4, lr
   87280:	f000 819e 	beq.w	875c0 <_malloc_r+0x3b4>
   87284:	6863      	ldr	r3, [r4, #4]
   87286:	f023 0303 	bic.w	r3, r3, #3
   8728a:	1b9a      	subs	r2, r3, r6
   8728c:	2a0f      	cmp	r2, #15
   8728e:	f300 8183 	bgt.w	87598 <_malloc_r+0x38c>
   87292:	2a00      	cmp	r2, #0
   87294:	f8c7 e014 	str.w	lr, [r7, #20]
   87298:	f8c7 e010 	str.w	lr, [r7, #16]
   8729c:	f280 8091 	bge.w	873c2 <_malloc_r+0x1b6>
   872a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   872a4:	f080 8154 	bcs.w	87550 <_malloc_r+0x344>
   872a8:	2201      	movs	r2, #1
   872aa:	08db      	lsrs	r3, r3, #3
   872ac:	6879      	ldr	r1, [r7, #4]
   872ae:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   872b2:	4413      	add	r3, r2
   872b4:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   872b8:	fa02 f20c 	lsl.w	r2, r2, ip
   872bc:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   872c0:	430a      	orrs	r2, r1
   872c2:	f1ac 0108 	sub.w	r1, ip, #8
   872c6:	60e1      	str	r1, [r4, #12]
   872c8:	f8c4 8008 	str.w	r8, [r4, #8]
   872cc:	607a      	str	r2, [r7, #4]
   872ce:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   872d2:	f8c8 400c 	str.w	r4, [r8, #12]
   872d6:	2401      	movs	r4, #1
   872d8:	1083      	asrs	r3, r0, #2
   872da:	409c      	lsls	r4, r3
   872dc:	4294      	cmp	r4, r2
   872de:	d87d      	bhi.n	873dc <_malloc_r+0x1d0>
   872e0:	4214      	tst	r4, r2
   872e2:	d106      	bne.n	872f2 <_malloc_r+0xe6>
   872e4:	f020 0003 	bic.w	r0, r0, #3
   872e8:	0064      	lsls	r4, r4, #1
   872ea:	4214      	tst	r4, r2
   872ec:	f100 0004 	add.w	r0, r0, #4
   872f0:	d0fa      	beq.n	872e8 <_malloc_r+0xdc>
   872f2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   872f6:	46cc      	mov	ip, r9
   872f8:	4680      	mov	r8, r0
   872fa:	f8dc 300c 	ldr.w	r3, [ip, #12]
   872fe:	459c      	cmp	ip, r3
   87300:	d107      	bne.n	87312 <_malloc_r+0x106>
   87302:	e15f      	b.n	875c4 <_malloc_r+0x3b8>
   87304:	2a00      	cmp	r2, #0
   87306:	f280 816d 	bge.w	875e4 <_malloc_r+0x3d8>
   8730a:	68db      	ldr	r3, [r3, #12]
   8730c:	459c      	cmp	ip, r3
   8730e:	f000 8159 	beq.w	875c4 <_malloc_r+0x3b8>
   87312:	6859      	ldr	r1, [r3, #4]
   87314:	f021 0103 	bic.w	r1, r1, #3
   87318:	1b8a      	subs	r2, r1, r6
   8731a:	2a0f      	cmp	r2, #15
   8731c:	ddf2      	ble.n	87304 <_malloc_r+0xf8>
   8731e:	68dc      	ldr	r4, [r3, #12]
   87320:	f8d3 c008 	ldr.w	ip, [r3, #8]
   87324:	f046 0801 	orr.w	r8, r6, #1
   87328:	4628      	mov	r0, r5
   8732a:	441e      	add	r6, r3
   8732c:	f042 0501 	orr.w	r5, r2, #1
   87330:	f8c3 8004 	str.w	r8, [r3, #4]
   87334:	f8cc 400c 	str.w	r4, [ip, #12]
   87338:	f8c4 c008 	str.w	ip, [r4, #8]
   8733c:	617e      	str	r6, [r7, #20]
   8733e:	613e      	str	r6, [r7, #16]
   87340:	f8c6 e00c 	str.w	lr, [r6, #12]
   87344:	f8c6 e008 	str.w	lr, [r6, #8]
   87348:	6075      	str	r5, [r6, #4]
   8734a:	505a      	str	r2, [r3, r1]
   8734c:	9300      	str	r3, [sp, #0]
   8734e:	f000 faaf 	bl	878b0 <__malloc_unlock>
   87352:	9b00      	ldr	r3, [sp, #0]
   87354:	f103 0408 	add.w	r4, r3, #8
   87358:	e01e      	b.n	87398 <_malloc_r+0x18c>
   8735a:	2910      	cmp	r1, #16
   8735c:	d820      	bhi.n	873a0 <_malloc_r+0x194>
   8735e:	f000 faa1 	bl	878a4 <__malloc_lock>
   87362:	2610      	movs	r6, #16
   87364:	2318      	movs	r3, #24
   87366:	2002      	movs	r0, #2
   87368:	4f72      	ldr	r7, [pc, #456]	; (87534 <_malloc_r+0x328>)
   8736a:	443b      	add	r3, r7
   8736c:	685c      	ldr	r4, [r3, #4]
   8736e:	f1a3 0208 	sub.w	r2, r3, #8
   87372:	4294      	cmp	r4, r2
   87374:	f000 812f 	beq.w	875d6 <_malloc_r+0x3ca>
   87378:	6863      	ldr	r3, [r4, #4]
   8737a:	68e1      	ldr	r1, [r4, #12]
   8737c:	f023 0303 	bic.w	r3, r3, #3
   87380:	4423      	add	r3, r4
   87382:	685a      	ldr	r2, [r3, #4]
   87384:	68a6      	ldr	r6, [r4, #8]
   87386:	f042 0201 	orr.w	r2, r2, #1
   8738a:	60f1      	str	r1, [r6, #12]
   8738c:	4628      	mov	r0, r5
   8738e:	608e      	str	r6, [r1, #8]
   87390:	605a      	str	r2, [r3, #4]
   87392:	f000 fa8d 	bl	878b0 <__malloc_unlock>
   87396:	3408      	adds	r4, #8
   87398:	4620      	mov	r0, r4
   8739a:	b003      	add	sp, #12
   8739c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   873a0:	2400      	movs	r4, #0
   873a2:	230c      	movs	r3, #12
   873a4:	4620      	mov	r0, r4
   873a6:	602b      	str	r3, [r5, #0]
   873a8:	b003      	add	sp, #12
   873aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   873ae:	2040      	movs	r0, #64	; 0x40
   873b0:	f44f 7100 	mov.w	r1, #512	; 0x200
   873b4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   873b8:	e74a      	b.n	87250 <_malloc_r+0x44>
   873ba:	4423      	add	r3, r4
   873bc:	685a      	ldr	r2, [r3, #4]
   873be:	68e1      	ldr	r1, [r4, #12]
   873c0:	e7e0      	b.n	87384 <_malloc_r+0x178>
   873c2:	4423      	add	r3, r4
   873c4:	685a      	ldr	r2, [r3, #4]
   873c6:	4628      	mov	r0, r5
   873c8:	f042 0201 	orr.w	r2, r2, #1
   873cc:	605a      	str	r2, [r3, #4]
   873ce:	3408      	adds	r4, #8
   873d0:	f000 fa6e 	bl	878b0 <__malloc_unlock>
   873d4:	4620      	mov	r0, r4
   873d6:	b003      	add	sp, #12
   873d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   873dc:	68bc      	ldr	r4, [r7, #8]
   873de:	6863      	ldr	r3, [r4, #4]
   873e0:	f023 0803 	bic.w	r8, r3, #3
   873e4:	45b0      	cmp	r8, r6
   873e6:	d304      	bcc.n	873f2 <_malloc_r+0x1e6>
   873e8:	eba8 0306 	sub.w	r3, r8, r6
   873ec:	2b0f      	cmp	r3, #15
   873ee:	f300 8085 	bgt.w	874fc <_malloc_r+0x2f0>
   873f2:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8754c <_malloc_r+0x340>
   873f6:	4b50      	ldr	r3, [pc, #320]	; (87538 <_malloc_r+0x32c>)
   873f8:	f8d9 2000 	ldr.w	r2, [r9]
   873fc:	681b      	ldr	r3, [r3, #0]
   873fe:	3201      	adds	r2, #1
   87400:	4433      	add	r3, r6
   87402:	eb04 0a08 	add.w	sl, r4, r8
   87406:	f000 8154 	beq.w	876b2 <_malloc_r+0x4a6>
   8740a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8740e:	330f      	adds	r3, #15
   87410:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   87414:	f02b 0b0f 	bic.w	fp, fp, #15
   87418:	4659      	mov	r1, fp
   8741a:	4628      	mov	r0, r5
   8741c:	f000 fc04 	bl	87c28 <_sbrk_r>
   87420:	1c41      	adds	r1, r0, #1
   87422:	4602      	mov	r2, r0
   87424:	f000 80fb 	beq.w	8761e <_malloc_r+0x412>
   87428:	4582      	cmp	sl, r0
   8742a:	f200 80f6 	bhi.w	8761a <_malloc_r+0x40e>
   8742e:	4b43      	ldr	r3, [pc, #268]	; (8753c <_malloc_r+0x330>)
   87430:	6819      	ldr	r1, [r3, #0]
   87432:	4459      	add	r1, fp
   87434:	6019      	str	r1, [r3, #0]
   87436:	f000 814c 	beq.w	876d2 <_malloc_r+0x4c6>
   8743a:	f8d9 0000 	ldr.w	r0, [r9]
   8743e:	3001      	adds	r0, #1
   87440:	bf1b      	ittet	ne
   87442:	eba2 0a0a 	subne.w	sl, r2, sl
   87446:	4451      	addne	r1, sl
   87448:	f8c9 2000 	streq.w	r2, [r9]
   8744c:	6019      	strne	r1, [r3, #0]
   8744e:	f012 0107 	ands.w	r1, r2, #7
   87452:	f000 8114 	beq.w	8767e <_malloc_r+0x472>
   87456:	f1c1 0008 	rsb	r0, r1, #8
   8745a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   8745e:	4402      	add	r2, r0
   87460:	3108      	adds	r1, #8
   87462:	eb02 090b 	add.w	r9, r2, fp
   87466:	f3c9 090b 	ubfx	r9, r9, #0, #12
   8746a:	eba1 0909 	sub.w	r9, r1, r9
   8746e:	4649      	mov	r1, r9
   87470:	4628      	mov	r0, r5
   87472:	9301      	str	r3, [sp, #4]
   87474:	9200      	str	r2, [sp, #0]
   87476:	f000 fbd7 	bl	87c28 <_sbrk_r>
   8747a:	1c43      	adds	r3, r0, #1
   8747c:	e89d 000c 	ldmia.w	sp, {r2, r3}
   87480:	f000 8142 	beq.w	87708 <_malloc_r+0x4fc>
   87484:	1a80      	subs	r0, r0, r2
   87486:	4448      	add	r0, r9
   87488:	f040 0001 	orr.w	r0, r0, #1
   8748c:	6819      	ldr	r1, [r3, #0]
   8748e:	42bc      	cmp	r4, r7
   87490:	4449      	add	r1, r9
   87492:	60ba      	str	r2, [r7, #8]
   87494:	6019      	str	r1, [r3, #0]
   87496:	6050      	str	r0, [r2, #4]
   87498:	d017      	beq.n	874ca <_malloc_r+0x2be>
   8749a:	f1b8 0f0f 	cmp.w	r8, #15
   8749e:	f240 80fa 	bls.w	87696 <_malloc_r+0x48a>
   874a2:	f04f 0c05 	mov.w	ip, #5
   874a6:	6862      	ldr	r2, [r4, #4]
   874a8:	f1a8 000c 	sub.w	r0, r8, #12
   874ac:	f020 0007 	bic.w	r0, r0, #7
   874b0:	f002 0201 	and.w	r2, r2, #1
   874b4:	eb04 0e00 	add.w	lr, r4, r0
   874b8:	4302      	orrs	r2, r0
   874ba:	280f      	cmp	r0, #15
   874bc:	6062      	str	r2, [r4, #4]
   874be:	f8ce c004 	str.w	ip, [lr, #4]
   874c2:	f8ce c008 	str.w	ip, [lr, #8]
   874c6:	f200 8116 	bhi.w	876f6 <_malloc_r+0x4ea>
   874ca:	4b1d      	ldr	r3, [pc, #116]	; (87540 <_malloc_r+0x334>)
   874cc:	68bc      	ldr	r4, [r7, #8]
   874ce:	681a      	ldr	r2, [r3, #0]
   874d0:	4291      	cmp	r1, r2
   874d2:	bf88      	it	hi
   874d4:	6019      	strhi	r1, [r3, #0]
   874d6:	4b1b      	ldr	r3, [pc, #108]	; (87544 <_malloc_r+0x338>)
   874d8:	681a      	ldr	r2, [r3, #0]
   874da:	4291      	cmp	r1, r2
   874dc:	6862      	ldr	r2, [r4, #4]
   874de:	bf88      	it	hi
   874e0:	6019      	strhi	r1, [r3, #0]
   874e2:	f022 0203 	bic.w	r2, r2, #3
   874e6:	4296      	cmp	r6, r2
   874e8:	eba2 0306 	sub.w	r3, r2, r6
   874ec:	d801      	bhi.n	874f2 <_malloc_r+0x2e6>
   874ee:	2b0f      	cmp	r3, #15
   874f0:	dc04      	bgt.n	874fc <_malloc_r+0x2f0>
   874f2:	4628      	mov	r0, r5
   874f4:	f000 f9dc 	bl	878b0 <__malloc_unlock>
   874f8:	2400      	movs	r4, #0
   874fa:	e74d      	b.n	87398 <_malloc_r+0x18c>
   874fc:	f046 0201 	orr.w	r2, r6, #1
   87500:	f043 0301 	orr.w	r3, r3, #1
   87504:	4426      	add	r6, r4
   87506:	6062      	str	r2, [r4, #4]
   87508:	4628      	mov	r0, r5
   8750a:	60be      	str	r6, [r7, #8]
   8750c:	3408      	adds	r4, #8
   8750e:	6073      	str	r3, [r6, #4]
   87510:	f000 f9ce 	bl	878b0 <__malloc_unlock>
   87514:	4620      	mov	r0, r4
   87516:	b003      	add	sp, #12
   87518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8751c:	2b14      	cmp	r3, #20
   8751e:	d970      	bls.n	87602 <_malloc_r+0x3f6>
   87520:	2b54      	cmp	r3, #84	; 0x54
   87522:	f200 80a2 	bhi.w	8766a <_malloc_r+0x45e>
   87526:	0b33      	lsrs	r3, r6, #12
   87528:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   8752c:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   87530:	00c1      	lsls	r1, r0, #3
   87532:	e68d      	b.n	87250 <_malloc_r+0x44>
   87534:	200705c4 	.word	0x200705c4
   87538:	20070c50 	.word	0x20070c50
   8753c:	20070c20 	.word	0x20070c20
   87540:	20070c48 	.word	0x20070c48
   87544:	20070c4c 	.word	0x20070c4c
   87548:	200705cc 	.word	0x200705cc
   8754c:	200709cc 	.word	0x200709cc
   87550:	0a5a      	lsrs	r2, r3, #9
   87552:	2a04      	cmp	r2, #4
   87554:	d95b      	bls.n	8760e <_malloc_r+0x402>
   87556:	2a14      	cmp	r2, #20
   87558:	f200 80ae 	bhi.w	876b8 <_malloc_r+0x4ac>
   8755c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   87560:	00c9      	lsls	r1, r1, #3
   87562:	325b      	adds	r2, #91	; 0x5b
   87564:	eb07 0c01 	add.w	ip, r7, r1
   87568:	5879      	ldr	r1, [r7, r1]
   8756a:	f1ac 0c08 	sub.w	ip, ip, #8
   8756e:	458c      	cmp	ip, r1
   87570:	f000 8088 	beq.w	87684 <_malloc_r+0x478>
   87574:	684a      	ldr	r2, [r1, #4]
   87576:	f022 0203 	bic.w	r2, r2, #3
   8757a:	4293      	cmp	r3, r2
   8757c:	d273      	bcs.n	87666 <_malloc_r+0x45a>
   8757e:	6889      	ldr	r1, [r1, #8]
   87580:	458c      	cmp	ip, r1
   87582:	d1f7      	bne.n	87574 <_malloc_r+0x368>
   87584:	f8dc 300c 	ldr.w	r3, [ip, #12]
   87588:	687a      	ldr	r2, [r7, #4]
   8758a:	60e3      	str	r3, [r4, #12]
   8758c:	f8c4 c008 	str.w	ip, [r4, #8]
   87590:	609c      	str	r4, [r3, #8]
   87592:	f8cc 400c 	str.w	r4, [ip, #12]
   87596:	e69e      	b.n	872d6 <_malloc_r+0xca>
   87598:	f046 0c01 	orr.w	ip, r6, #1
   8759c:	f042 0101 	orr.w	r1, r2, #1
   875a0:	4426      	add	r6, r4
   875a2:	f8c4 c004 	str.w	ip, [r4, #4]
   875a6:	4628      	mov	r0, r5
   875a8:	617e      	str	r6, [r7, #20]
   875aa:	613e      	str	r6, [r7, #16]
   875ac:	f8c6 e00c 	str.w	lr, [r6, #12]
   875b0:	f8c6 e008 	str.w	lr, [r6, #8]
   875b4:	6071      	str	r1, [r6, #4]
   875b6:	50e2      	str	r2, [r4, r3]
   875b8:	f000 f97a 	bl	878b0 <__malloc_unlock>
   875bc:	3408      	adds	r4, #8
   875be:	e6eb      	b.n	87398 <_malloc_r+0x18c>
   875c0:	687a      	ldr	r2, [r7, #4]
   875c2:	e688      	b.n	872d6 <_malloc_r+0xca>
   875c4:	f108 0801 	add.w	r8, r8, #1
   875c8:	f018 0f03 	tst.w	r8, #3
   875cc:	f10c 0c08 	add.w	ip, ip, #8
   875d0:	f47f ae93 	bne.w	872fa <_malloc_r+0xee>
   875d4:	e02d      	b.n	87632 <_malloc_r+0x426>
   875d6:	68dc      	ldr	r4, [r3, #12]
   875d8:	42a3      	cmp	r3, r4
   875da:	bf08      	it	eq
   875dc:	3002      	addeq	r0, #2
   875de:	f43f ae4b 	beq.w	87278 <_malloc_r+0x6c>
   875e2:	e6c9      	b.n	87378 <_malloc_r+0x16c>
   875e4:	461c      	mov	r4, r3
   875e6:	4419      	add	r1, r3
   875e8:	684a      	ldr	r2, [r1, #4]
   875ea:	68db      	ldr	r3, [r3, #12]
   875ec:	f854 6f08 	ldr.w	r6, [r4, #8]!
   875f0:	f042 0201 	orr.w	r2, r2, #1
   875f4:	604a      	str	r2, [r1, #4]
   875f6:	4628      	mov	r0, r5
   875f8:	60f3      	str	r3, [r6, #12]
   875fa:	609e      	str	r6, [r3, #8]
   875fc:	f000 f958 	bl	878b0 <__malloc_unlock>
   87600:	e6ca      	b.n	87398 <_malloc_r+0x18c>
   87602:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   87606:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8760a:	00c1      	lsls	r1, r0, #3
   8760c:	e620      	b.n	87250 <_malloc_r+0x44>
   8760e:	099a      	lsrs	r2, r3, #6
   87610:	f102 0139 	add.w	r1, r2, #57	; 0x39
   87614:	00c9      	lsls	r1, r1, #3
   87616:	3238      	adds	r2, #56	; 0x38
   87618:	e7a4      	b.n	87564 <_malloc_r+0x358>
   8761a:	42bc      	cmp	r4, r7
   8761c:	d054      	beq.n	876c8 <_malloc_r+0x4bc>
   8761e:	68bc      	ldr	r4, [r7, #8]
   87620:	6862      	ldr	r2, [r4, #4]
   87622:	f022 0203 	bic.w	r2, r2, #3
   87626:	e75e      	b.n	874e6 <_malloc_r+0x2da>
   87628:	f859 3908 	ldr.w	r3, [r9], #-8
   8762c:	4599      	cmp	r9, r3
   8762e:	f040 8086 	bne.w	8773e <_malloc_r+0x532>
   87632:	f010 0f03 	tst.w	r0, #3
   87636:	f100 30ff 	add.w	r0, r0, #4294967295
   8763a:	d1f5      	bne.n	87628 <_malloc_r+0x41c>
   8763c:	687b      	ldr	r3, [r7, #4]
   8763e:	ea23 0304 	bic.w	r3, r3, r4
   87642:	607b      	str	r3, [r7, #4]
   87644:	0064      	lsls	r4, r4, #1
   87646:	429c      	cmp	r4, r3
   87648:	f63f aec8 	bhi.w	873dc <_malloc_r+0x1d0>
   8764c:	2c00      	cmp	r4, #0
   8764e:	f43f aec5 	beq.w	873dc <_malloc_r+0x1d0>
   87652:	421c      	tst	r4, r3
   87654:	4640      	mov	r0, r8
   87656:	f47f ae4c 	bne.w	872f2 <_malloc_r+0xe6>
   8765a:	0064      	lsls	r4, r4, #1
   8765c:	421c      	tst	r4, r3
   8765e:	f100 0004 	add.w	r0, r0, #4
   87662:	d0fa      	beq.n	8765a <_malloc_r+0x44e>
   87664:	e645      	b.n	872f2 <_malloc_r+0xe6>
   87666:	468c      	mov	ip, r1
   87668:	e78c      	b.n	87584 <_malloc_r+0x378>
   8766a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8766e:	d815      	bhi.n	8769c <_malloc_r+0x490>
   87670:	0bf3      	lsrs	r3, r6, #15
   87672:	f103 0078 	add.w	r0, r3, #120	; 0x78
   87676:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8767a:	00c1      	lsls	r1, r0, #3
   8767c:	e5e8      	b.n	87250 <_malloc_r+0x44>
   8767e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   87682:	e6ee      	b.n	87462 <_malloc_r+0x256>
   87684:	2101      	movs	r1, #1
   87686:	687b      	ldr	r3, [r7, #4]
   87688:	1092      	asrs	r2, r2, #2
   8768a:	fa01 f202 	lsl.w	r2, r1, r2
   8768e:	431a      	orrs	r2, r3
   87690:	607a      	str	r2, [r7, #4]
   87692:	4663      	mov	r3, ip
   87694:	e779      	b.n	8758a <_malloc_r+0x37e>
   87696:	2301      	movs	r3, #1
   87698:	6053      	str	r3, [r2, #4]
   8769a:	e72a      	b.n	874f2 <_malloc_r+0x2e6>
   8769c:	f240 5254 	movw	r2, #1364	; 0x554
   876a0:	4293      	cmp	r3, r2
   876a2:	d822      	bhi.n	876ea <_malloc_r+0x4de>
   876a4:	0cb3      	lsrs	r3, r6, #18
   876a6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   876aa:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   876ae:	00c1      	lsls	r1, r0, #3
   876b0:	e5ce      	b.n	87250 <_malloc_r+0x44>
   876b2:	f103 0b10 	add.w	fp, r3, #16
   876b6:	e6af      	b.n	87418 <_malloc_r+0x20c>
   876b8:	2a54      	cmp	r2, #84	; 0x54
   876ba:	d829      	bhi.n	87710 <_malloc_r+0x504>
   876bc:	0b1a      	lsrs	r2, r3, #12
   876be:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   876c2:	00c9      	lsls	r1, r1, #3
   876c4:	326e      	adds	r2, #110	; 0x6e
   876c6:	e74d      	b.n	87564 <_malloc_r+0x358>
   876c8:	4b20      	ldr	r3, [pc, #128]	; (8774c <_malloc_r+0x540>)
   876ca:	6819      	ldr	r1, [r3, #0]
   876cc:	4459      	add	r1, fp
   876ce:	6019      	str	r1, [r3, #0]
   876d0:	e6b3      	b.n	8743a <_malloc_r+0x22e>
   876d2:	f3ca 000b 	ubfx	r0, sl, #0, #12
   876d6:	2800      	cmp	r0, #0
   876d8:	f47f aeaf 	bne.w	8743a <_malloc_r+0x22e>
   876dc:	eb08 030b 	add.w	r3, r8, fp
   876e0:	68ba      	ldr	r2, [r7, #8]
   876e2:	f043 0301 	orr.w	r3, r3, #1
   876e6:	6053      	str	r3, [r2, #4]
   876e8:	e6ef      	b.n	874ca <_malloc_r+0x2be>
   876ea:	207f      	movs	r0, #127	; 0x7f
   876ec:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   876f0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   876f4:	e5ac      	b.n	87250 <_malloc_r+0x44>
   876f6:	f104 0108 	add.w	r1, r4, #8
   876fa:	4628      	mov	r0, r5
   876fc:	9300      	str	r3, [sp, #0]
   876fe:	f7ff fa75 	bl	86bec <_free_r>
   87702:	9b00      	ldr	r3, [sp, #0]
   87704:	6819      	ldr	r1, [r3, #0]
   87706:	e6e0      	b.n	874ca <_malloc_r+0x2be>
   87708:	2001      	movs	r0, #1
   8770a:	f04f 0900 	mov.w	r9, #0
   8770e:	e6bd      	b.n	8748c <_malloc_r+0x280>
   87710:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   87714:	d805      	bhi.n	87722 <_malloc_r+0x516>
   87716:	0bda      	lsrs	r2, r3, #15
   87718:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8771c:	00c9      	lsls	r1, r1, #3
   8771e:	3277      	adds	r2, #119	; 0x77
   87720:	e720      	b.n	87564 <_malloc_r+0x358>
   87722:	f240 5154 	movw	r1, #1364	; 0x554
   87726:	428a      	cmp	r2, r1
   87728:	d805      	bhi.n	87736 <_malloc_r+0x52a>
   8772a:	0c9a      	lsrs	r2, r3, #18
   8772c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   87730:	00c9      	lsls	r1, r1, #3
   87732:	327c      	adds	r2, #124	; 0x7c
   87734:	e716      	b.n	87564 <_malloc_r+0x358>
   87736:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8773a:	227e      	movs	r2, #126	; 0x7e
   8773c:	e712      	b.n	87564 <_malloc_r+0x358>
   8773e:	687b      	ldr	r3, [r7, #4]
   87740:	e780      	b.n	87644 <_malloc_r+0x438>
   87742:	08f0      	lsrs	r0, r6, #3
   87744:	f106 0308 	add.w	r3, r6, #8
   87748:	e60e      	b.n	87368 <_malloc_r+0x15c>
   8774a:	bf00      	nop
   8774c:	20070c20 	.word	0x20070c20

00087750 <memchr>:
   87750:	0783      	lsls	r3, r0, #30
   87752:	b470      	push	{r4, r5, r6}
   87754:	b2cd      	uxtb	r5, r1
   87756:	d03d      	beq.n	877d4 <memchr+0x84>
   87758:	1e54      	subs	r4, r2, #1
   8775a:	b30a      	cbz	r2, 877a0 <memchr+0x50>
   8775c:	7803      	ldrb	r3, [r0, #0]
   8775e:	42ab      	cmp	r3, r5
   87760:	d01f      	beq.n	877a2 <memchr+0x52>
   87762:	1c43      	adds	r3, r0, #1
   87764:	e005      	b.n	87772 <memchr+0x22>
   87766:	f114 34ff 	adds.w	r4, r4, #4294967295
   8776a:	d319      	bcc.n	877a0 <memchr+0x50>
   8776c:	7802      	ldrb	r2, [r0, #0]
   8776e:	42aa      	cmp	r2, r5
   87770:	d017      	beq.n	877a2 <memchr+0x52>
   87772:	f013 0f03 	tst.w	r3, #3
   87776:	4618      	mov	r0, r3
   87778:	f103 0301 	add.w	r3, r3, #1
   8777c:	d1f3      	bne.n	87766 <memchr+0x16>
   8777e:	2c03      	cmp	r4, #3
   87780:	d811      	bhi.n	877a6 <memchr+0x56>
   87782:	b34c      	cbz	r4, 877d8 <memchr+0x88>
   87784:	7803      	ldrb	r3, [r0, #0]
   87786:	42ab      	cmp	r3, r5
   87788:	d00b      	beq.n	877a2 <memchr+0x52>
   8778a:	4404      	add	r4, r0
   8778c:	1c43      	adds	r3, r0, #1
   8778e:	e002      	b.n	87796 <memchr+0x46>
   87790:	7802      	ldrb	r2, [r0, #0]
   87792:	42aa      	cmp	r2, r5
   87794:	d005      	beq.n	877a2 <memchr+0x52>
   87796:	429c      	cmp	r4, r3
   87798:	4618      	mov	r0, r3
   8779a:	f103 0301 	add.w	r3, r3, #1
   8779e:	d1f7      	bne.n	87790 <memchr+0x40>
   877a0:	2000      	movs	r0, #0
   877a2:	bc70      	pop	{r4, r5, r6}
   877a4:	4770      	bx	lr
   877a6:	0209      	lsls	r1, r1, #8
   877a8:	b289      	uxth	r1, r1
   877aa:	4329      	orrs	r1, r5
   877ac:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   877b0:	6803      	ldr	r3, [r0, #0]
   877b2:	4606      	mov	r6, r0
   877b4:	404b      	eors	r3, r1
   877b6:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   877ba:	ea22 0303 	bic.w	r3, r2, r3
   877be:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   877c2:	f100 0004 	add.w	r0, r0, #4
   877c6:	d103      	bne.n	877d0 <memchr+0x80>
   877c8:	3c04      	subs	r4, #4
   877ca:	2c03      	cmp	r4, #3
   877cc:	d8f0      	bhi.n	877b0 <memchr+0x60>
   877ce:	e7d8      	b.n	87782 <memchr+0x32>
   877d0:	4630      	mov	r0, r6
   877d2:	e7d7      	b.n	87784 <memchr+0x34>
   877d4:	4614      	mov	r4, r2
   877d6:	e7d2      	b.n	8777e <memchr+0x2e>
   877d8:	4620      	mov	r0, r4
   877da:	e7e2      	b.n	877a2 <memchr+0x52>

000877dc <memmove>:
   877dc:	4288      	cmp	r0, r1
   877de:	b5f0      	push	{r4, r5, r6, r7, lr}
   877e0:	d90d      	bls.n	877fe <memmove+0x22>
   877e2:	188b      	adds	r3, r1, r2
   877e4:	4298      	cmp	r0, r3
   877e6:	d20a      	bcs.n	877fe <memmove+0x22>
   877e8:	1884      	adds	r4, r0, r2
   877ea:	2a00      	cmp	r2, #0
   877ec:	d051      	beq.n	87892 <memmove+0xb6>
   877ee:	4622      	mov	r2, r4
   877f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   877f4:	4299      	cmp	r1, r3
   877f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
   877fa:	d1f9      	bne.n	877f0 <memmove+0x14>
   877fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   877fe:	2a0f      	cmp	r2, #15
   87800:	d948      	bls.n	87894 <memmove+0xb8>
   87802:	ea41 0300 	orr.w	r3, r1, r0
   87806:	079b      	lsls	r3, r3, #30
   87808:	d146      	bne.n	87898 <memmove+0xbc>
   8780a:	4615      	mov	r5, r2
   8780c:	f100 0410 	add.w	r4, r0, #16
   87810:	f101 0310 	add.w	r3, r1, #16
   87814:	f853 6c10 	ldr.w	r6, [r3, #-16]
   87818:	3d10      	subs	r5, #16
   8781a:	f844 6c10 	str.w	r6, [r4, #-16]
   8781e:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   87822:	2d0f      	cmp	r5, #15
   87824:	f844 6c0c 	str.w	r6, [r4, #-12]
   87828:	f853 6c08 	ldr.w	r6, [r3, #-8]
   8782c:	f104 0410 	add.w	r4, r4, #16
   87830:	f844 6c18 	str.w	r6, [r4, #-24]
   87834:	f853 6c04 	ldr.w	r6, [r3, #-4]
   87838:	f103 0310 	add.w	r3, r3, #16
   8783c:	f844 6c14 	str.w	r6, [r4, #-20]
   87840:	d8e8      	bhi.n	87814 <memmove+0x38>
   87842:	f1a2 0310 	sub.w	r3, r2, #16
   87846:	f023 030f 	bic.w	r3, r3, #15
   8784a:	f002 0e0f 	and.w	lr, r2, #15
   8784e:	3310      	adds	r3, #16
   87850:	f1be 0f03 	cmp.w	lr, #3
   87854:	4419      	add	r1, r3
   87856:	4403      	add	r3, r0
   87858:	d921      	bls.n	8789e <memmove+0xc2>
   8785a:	460e      	mov	r6, r1
   8785c:	4674      	mov	r4, lr
   8785e:	1f1d      	subs	r5, r3, #4
   87860:	f856 7b04 	ldr.w	r7, [r6], #4
   87864:	3c04      	subs	r4, #4
   87866:	2c03      	cmp	r4, #3
   87868:	f845 7f04 	str.w	r7, [r5, #4]!
   8786c:	d8f8      	bhi.n	87860 <memmove+0x84>
   8786e:	f1ae 0404 	sub.w	r4, lr, #4
   87872:	f024 0403 	bic.w	r4, r4, #3
   87876:	3404      	adds	r4, #4
   87878:	4421      	add	r1, r4
   8787a:	4423      	add	r3, r4
   8787c:	f002 0203 	and.w	r2, r2, #3
   87880:	b162      	cbz	r2, 8789c <memmove+0xc0>
   87882:	3b01      	subs	r3, #1
   87884:	440a      	add	r2, r1
   87886:	f811 4b01 	ldrb.w	r4, [r1], #1
   8788a:	428a      	cmp	r2, r1
   8788c:	f803 4f01 	strb.w	r4, [r3, #1]!
   87890:	d1f9      	bne.n	87886 <memmove+0xaa>
   87892:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87894:	4603      	mov	r3, r0
   87896:	e7f3      	b.n	87880 <memmove+0xa4>
   87898:	4603      	mov	r3, r0
   8789a:	e7f2      	b.n	87882 <memmove+0xa6>
   8789c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8789e:	4672      	mov	r2, lr
   878a0:	e7ee      	b.n	87880 <memmove+0xa4>
   878a2:	bf00      	nop

000878a4 <__malloc_lock>:
   878a4:	4801      	ldr	r0, [pc, #4]	; (878ac <__malloc_lock+0x8>)
   878a6:	f7ff bc2d 	b.w	87104 <__retarget_lock_acquire_recursive>
   878aa:	bf00      	nop
   878ac:	2007114c 	.word	0x2007114c

000878b0 <__malloc_unlock>:
   878b0:	4801      	ldr	r0, [pc, #4]	; (878b8 <__malloc_unlock+0x8>)
   878b2:	f7ff bc29 	b.w	87108 <__retarget_lock_release_recursive>
   878b6:	bf00      	nop
   878b8:	2007114c 	.word	0x2007114c

000878bc <_realloc_r>:
   878bc:	2900      	cmp	r1, #0
   878be:	f000 8094 	beq.w	879ea <_realloc_r+0x12e>
   878c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   878c6:	460c      	mov	r4, r1
   878c8:	4615      	mov	r5, r2
   878ca:	b083      	sub	sp, #12
   878cc:	4680      	mov	r8, r0
   878ce:	f105 060b 	add.w	r6, r5, #11
   878d2:	f7ff ffe7 	bl	878a4 <__malloc_lock>
   878d6:	f854 ec04 	ldr.w	lr, [r4, #-4]
   878da:	2e16      	cmp	r6, #22
   878dc:	f02e 0703 	bic.w	r7, lr, #3
   878e0:	f1a4 0908 	sub.w	r9, r4, #8
   878e4:	d83c      	bhi.n	87960 <_realloc_r+0xa4>
   878e6:	2210      	movs	r2, #16
   878e8:	4616      	mov	r6, r2
   878ea:	42b5      	cmp	r5, r6
   878ec:	d83d      	bhi.n	8796a <_realloc_r+0xae>
   878ee:	4297      	cmp	r7, r2
   878f0:	da43      	bge.n	8797a <_realloc_r+0xbe>
   878f2:	4bc6      	ldr	r3, [pc, #792]	; (87c0c <_realloc_r+0x350>)
   878f4:	eb09 0007 	add.w	r0, r9, r7
   878f8:	6899      	ldr	r1, [r3, #8]
   878fa:	4288      	cmp	r0, r1
   878fc:	f000 80c3 	beq.w	87a86 <_realloc_r+0x1ca>
   87900:	6843      	ldr	r3, [r0, #4]
   87902:	f023 0101 	bic.w	r1, r3, #1
   87906:	4401      	add	r1, r0
   87908:	6849      	ldr	r1, [r1, #4]
   8790a:	07c9      	lsls	r1, r1, #31
   8790c:	d54d      	bpl.n	879aa <_realloc_r+0xee>
   8790e:	f01e 0f01 	tst.w	lr, #1
   87912:	f000 809b 	beq.w	87a4c <_realloc_r+0x190>
   87916:	4629      	mov	r1, r5
   87918:	4640      	mov	r0, r8
   8791a:	f7ff fc77 	bl	8720c <_malloc_r>
   8791e:	4605      	mov	r5, r0
   87920:	2800      	cmp	r0, #0
   87922:	d03b      	beq.n	8799c <_realloc_r+0xe0>
   87924:	f854 3c04 	ldr.w	r3, [r4, #-4]
   87928:	f1a0 0208 	sub.w	r2, r0, #8
   8792c:	f023 0301 	bic.w	r3, r3, #1
   87930:	444b      	add	r3, r9
   87932:	429a      	cmp	r2, r3
   87934:	f000 812b 	beq.w	87b8e <_realloc_r+0x2d2>
   87938:	1f3a      	subs	r2, r7, #4
   8793a:	2a24      	cmp	r2, #36	; 0x24
   8793c:	f200 8118 	bhi.w	87b70 <_realloc_r+0x2b4>
   87940:	2a13      	cmp	r2, #19
   87942:	f200 80eb 	bhi.w	87b1c <_realloc_r+0x260>
   87946:	4603      	mov	r3, r0
   87948:	4622      	mov	r2, r4
   8794a:	6811      	ldr	r1, [r2, #0]
   8794c:	6019      	str	r1, [r3, #0]
   8794e:	6851      	ldr	r1, [r2, #4]
   87950:	6059      	str	r1, [r3, #4]
   87952:	6892      	ldr	r2, [r2, #8]
   87954:	609a      	str	r2, [r3, #8]
   87956:	4621      	mov	r1, r4
   87958:	4640      	mov	r0, r8
   8795a:	f7ff f947 	bl	86bec <_free_r>
   8795e:	e01d      	b.n	8799c <_realloc_r+0xe0>
   87960:	f026 0607 	bic.w	r6, r6, #7
   87964:	2e00      	cmp	r6, #0
   87966:	4632      	mov	r2, r6
   87968:	dabf      	bge.n	878ea <_realloc_r+0x2e>
   8796a:	2500      	movs	r5, #0
   8796c:	230c      	movs	r3, #12
   8796e:	4628      	mov	r0, r5
   87970:	f8c8 3000 	str.w	r3, [r8]
   87974:	b003      	add	sp, #12
   87976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8797a:	4625      	mov	r5, r4
   8797c:	1bbb      	subs	r3, r7, r6
   8797e:	2b0f      	cmp	r3, #15
   87980:	f8d9 2004 	ldr.w	r2, [r9, #4]
   87984:	d81d      	bhi.n	879c2 <_realloc_r+0x106>
   87986:	f002 0201 	and.w	r2, r2, #1
   8798a:	433a      	orrs	r2, r7
   8798c:	eb09 0107 	add.w	r1, r9, r7
   87990:	f8c9 2004 	str.w	r2, [r9, #4]
   87994:	684b      	ldr	r3, [r1, #4]
   87996:	f043 0301 	orr.w	r3, r3, #1
   8799a:	604b      	str	r3, [r1, #4]
   8799c:	4640      	mov	r0, r8
   8799e:	f7ff ff87 	bl	878b0 <__malloc_unlock>
   879a2:	4628      	mov	r0, r5
   879a4:	b003      	add	sp, #12
   879a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   879aa:	f023 0303 	bic.w	r3, r3, #3
   879ae:	18f9      	adds	r1, r7, r3
   879b0:	4291      	cmp	r1, r2
   879b2:	db1d      	blt.n	879f0 <_realloc_r+0x134>
   879b4:	68c3      	ldr	r3, [r0, #12]
   879b6:	6882      	ldr	r2, [r0, #8]
   879b8:	4625      	mov	r5, r4
   879ba:	60d3      	str	r3, [r2, #12]
   879bc:	460f      	mov	r7, r1
   879be:	609a      	str	r2, [r3, #8]
   879c0:	e7dc      	b.n	8797c <_realloc_r+0xc0>
   879c2:	f002 0201 	and.w	r2, r2, #1
   879c6:	eb09 0106 	add.w	r1, r9, r6
   879ca:	f043 0301 	orr.w	r3, r3, #1
   879ce:	4332      	orrs	r2, r6
   879d0:	f8c9 2004 	str.w	r2, [r9, #4]
   879d4:	444f      	add	r7, r9
   879d6:	604b      	str	r3, [r1, #4]
   879d8:	687b      	ldr	r3, [r7, #4]
   879da:	3108      	adds	r1, #8
   879dc:	f043 0301 	orr.w	r3, r3, #1
   879e0:	607b      	str	r3, [r7, #4]
   879e2:	4640      	mov	r0, r8
   879e4:	f7ff f902 	bl	86bec <_free_r>
   879e8:	e7d8      	b.n	8799c <_realloc_r+0xe0>
   879ea:	4611      	mov	r1, r2
   879ec:	f7ff bc0e 	b.w	8720c <_malloc_r>
   879f0:	f01e 0f01 	tst.w	lr, #1
   879f4:	d18f      	bne.n	87916 <_realloc_r+0x5a>
   879f6:	f854 1c08 	ldr.w	r1, [r4, #-8]
   879fa:	eba9 0a01 	sub.w	sl, r9, r1
   879fe:	f8da 1004 	ldr.w	r1, [sl, #4]
   87a02:	f021 0103 	bic.w	r1, r1, #3
   87a06:	440b      	add	r3, r1
   87a08:	443b      	add	r3, r7
   87a0a:	4293      	cmp	r3, r2
   87a0c:	db26      	blt.n	87a5c <_realloc_r+0x1a0>
   87a0e:	4655      	mov	r5, sl
   87a10:	68c1      	ldr	r1, [r0, #12]
   87a12:	6880      	ldr	r0, [r0, #8]
   87a14:	1f3a      	subs	r2, r7, #4
   87a16:	60c1      	str	r1, [r0, #12]
   87a18:	6088      	str	r0, [r1, #8]
   87a1a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   87a1e:	f8da 100c 	ldr.w	r1, [sl, #12]
   87a22:	2a24      	cmp	r2, #36	; 0x24
   87a24:	60c1      	str	r1, [r0, #12]
   87a26:	6088      	str	r0, [r1, #8]
   87a28:	d826      	bhi.n	87a78 <_realloc_r+0x1bc>
   87a2a:	2a13      	cmp	r2, #19
   87a2c:	f240 8081 	bls.w	87b32 <_realloc_r+0x276>
   87a30:	6821      	ldr	r1, [r4, #0]
   87a32:	2a1b      	cmp	r2, #27
   87a34:	f8ca 1008 	str.w	r1, [sl, #8]
   87a38:	6861      	ldr	r1, [r4, #4]
   87a3a:	f8ca 100c 	str.w	r1, [sl, #12]
   87a3e:	f200 80ad 	bhi.w	87b9c <_realloc_r+0x2e0>
   87a42:	f104 0008 	add.w	r0, r4, #8
   87a46:	f10a 0210 	add.w	r2, sl, #16
   87a4a:	e074      	b.n	87b36 <_realloc_r+0x27a>
   87a4c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   87a50:	eba9 0a03 	sub.w	sl, r9, r3
   87a54:	f8da 1004 	ldr.w	r1, [sl, #4]
   87a58:	f021 0103 	bic.w	r1, r1, #3
   87a5c:	187b      	adds	r3, r7, r1
   87a5e:	4293      	cmp	r3, r2
   87a60:	f6ff af59 	blt.w	87916 <_realloc_r+0x5a>
   87a64:	4655      	mov	r5, sl
   87a66:	f8da 100c 	ldr.w	r1, [sl, #12]
   87a6a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   87a6e:	1f3a      	subs	r2, r7, #4
   87a70:	2a24      	cmp	r2, #36	; 0x24
   87a72:	60c1      	str	r1, [r0, #12]
   87a74:	6088      	str	r0, [r1, #8]
   87a76:	d9d8      	bls.n	87a2a <_realloc_r+0x16e>
   87a78:	4621      	mov	r1, r4
   87a7a:	4628      	mov	r0, r5
   87a7c:	461f      	mov	r7, r3
   87a7e:	46d1      	mov	r9, sl
   87a80:	f7ff feac 	bl	877dc <memmove>
   87a84:	e77a      	b.n	8797c <_realloc_r+0xc0>
   87a86:	6841      	ldr	r1, [r0, #4]
   87a88:	f106 0010 	add.w	r0, r6, #16
   87a8c:	f021 0b03 	bic.w	fp, r1, #3
   87a90:	44bb      	add	fp, r7
   87a92:	4583      	cmp	fp, r0
   87a94:	da58      	bge.n	87b48 <_realloc_r+0x28c>
   87a96:	f01e 0f01 	tst.w	lr, #1
   87a9a:	f47f af3c 	bne.w	87916 <_realloc_r+0x5a>
   87a9e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   87aa2:	eba9 0a01 	sub.w	sl, r9, r1
   87aa6:	f8da 1004 	ldr.w	r1, [sl, #4]
   87aaa:	f021 0103 	bic.w	r1, r1, #3
   87aae:	448b      	add	fp, r1
   87ab0:	4558      	cmp	r0, fp
   87ab2:	dcd3      	bgt.n	87a5c <_realloc_r+0x1a0>
   87ab4:	4655      	mov	r5, sl
   87ab6:	f8da 100c 	ldr.w	r1, [sl, #12]
   87aba:	f855 0f08 	ldr.w	r0, [r5, #8]!
   87abe:	1f3a      	subs	r2, r7, #4
   87ac0:	2a24      	cmp	r2, #36	; 0x24
   87ac2:	60c1      	str	r1, [r0, #12]
   87ac4:	6088      	str	r0, [r1, #8]
   87ac6:	f200 808d 	bhi.w	87be4 <_realloc_r+0x328>
   87aca:	2a13      	cmp	r2, #19
   87acc:	f240 8087 	bls.w	87bde <_realloc_r+0x322>
   87ad0:	6821      	ldr	r1, [r4, #0]
   87ad2:	2a1b      	cmp	r2, #27
   87ad4:	f8ca 1008 	str.w	r1, [sl, #8]
   87ad8:	6861      	ldr	r1, [r4, #4]
   87ada:	f8ca 100c 	str.w	r1, [sl, #12]
   87ade:	f200 8088 	bhi.w	87bf2 <_realloc_r+0x336>
   87ae2:	f104 0108 	add.w	r1, r4, #8
   87ae6:	f10a 0210 	add.w	r2, sl, #16
   87aea:	6808      	ldr	r0, [r1, #0]
   87aec:	6010      	str	r0, [r2, #0]
   87aee:	6848      	ldr	r0, [r1, #4]
   87af0:	6050      	str	r0, [r2, #4]
   87af2:	6889      	ldr	r1, [r1, #8]
   87af4:	6091      	str	r1, [r2, #8]
   87af6:	ebab 0206 	sub.w	r2, fp, r6
   87afa:	eb0a 0106 	add.w	r1, sl, r6
   87afe:	f042 0201 	orr.w	r2, r2, #1
   87b02:	6099      	str	r1, [r3, #8]
   87b04:	604a      	str	r2, [r1, #4]
   87b06:	f8da 3004 	ldr.w	r3, [sl, #4]
   87b0a:	4640      	mov	r0, r8
   87b0c:	f003 0301 	and.w	r3, r3, #1
   87b10:	431e      	orrs	r6, r3
   87b12:	f8ca 6004 	str.w	r6, [sl, #4]
   87b16:	f7ff fecb 	bl	878b0 <__malloc_unlock>
   87b1a:	e742      	b.n	879a2 <_realloc_r+0xe6>
   87b1c:	6823      	ldr	r3, [r4, #0]
   87b1e:	2a1b      	cmp	r2, #27
   87b20:	6003      	str	r3, [r0, #0]
   87b22:	6863      	ldr	r3, [r4, #4]
   87b24:	6043      	str	r3, [r0, #4]
   87b26:	d827      	bhi.n	87b78 <_realloc_r+0x2bc>
   87b28:	f100 0308 	add.w	r3, r0, #8
   87b2c:	f104 0208 	add.w	r2, r4, #8
   87b30:	e70b      	b.n	8794a <_realloc_r+0x8e>
   87b32:	4620      	mov	r0, r4
   87b34:	462a      	mov	r2, r5
   87b36:	6801      	ldr	r1, [r0, #0]
   87b38:	461f      	mov	r7, r3
   87b3a:	6011      	str	r1, [r2, #0]
   87b3c:	6841      	ldr	r1, [r0, #4]
   87b3e:	46d1      	mov	r9, sl
   87b40:	6051      	str	r1, [r2, #4]
   87b42:	6883      	ldr	r3, [r0, #8]
   87b44:	6093      	str	r3, [r2, #8]
   87b46:	e719      	b.n	8797c <_realloc_r+0xc0>
   87b48:	ebab 0b06 	sub.w	fp, fp, r6
   87b4c:	eb09 0106 	add.w	r1, r9, r6
   87b50:	f04b 0201 	orr.w	r2, fp, #1
   87b54:	6099      	str	r1, [r3, #8]
   87b56:	604a      	str	r2, [r1, #4]
   87b58:	f854 3c04 	ldr.w	r3, [r4, #-4]
   87b5c:	4640      	mov	r0, r8
   87b5e:	f003 0301 	and.w	r3, r3, #1
   87b62:	431e      	orrs	r6, r3
   87b64:	f844 6c04 	str.w	r6, [r4, #-4]
   87b68:	f7ff fea2 	bl	878b0 <__malloc_unlock>
   87b6c:	4625      	mov	r5, r4
   87b6e:	e718      	b.n	879a2 <_realloc_r+0xe6>
   87b70:	4621      	mov	r1, r4
   87b72:	f7ff fe33 	bl	877dc <memmove>
   87b76:	e6ee      	b.n	87956 <_realloc_r+0x9a>
   87b78:	68a3      	ldr	r3, [r4, #8]
   87b7a:	2a24      	cmp	r2, #36	; 0x24
   87b7c:	6083      	str	r3, [r0, #8]
   87b7e:	68e3      	ldr	r3, [r4, #12]
   87b80:	60c3      	str	r3, [r0, #12]
   87b82:	d018      	beq.n	87bb6 <_realloc_r+0x2fa>
   87b84:	f100 0310 	add.w	r3, r0, #16
   87b88:	f104 0210 	add.w	r2, r4, #16
   87b8c:	e6dd      	b.n	8794a <_realloc_r+0x8e>
   87b8e:	f850 3c04 	ldr.w	r3, [r0, #-4]
   87b92:	4625      	mov	r5, r4
   87b94:	f023 0303 	bic.w	r3, r3, #3
   87b98:	441f      	add	r7, r3
   87b9a:	e6ef      	b.n	8797c <_realloc_r+0xc0>
   87b9c:	68a1      	ldr	r1, [r4, #8]
   87b9e:	2a24      	cmp	r2, #36	; 0x24
   87ba0:	f8ca 1010 	str.w	r1, [sl, #16]
   87ba4:	68e1      	ldr	r1, [r4, #12]
   87ba6:	f8ca 1014 	str.w	r1, [sl, #20]
   87baa:	d00d      	beq.n	87bc8 <_realloc_r+0x30c>
   87bac:	f104 0010 	add.w	r0, r4, #16
   87bb0:	f10a 0218 	add.w	r2, sl, #24
   87bb4:	e7bf      	b.n	87b36 <_realloc_r+0x27a>
   87bb6:	6922      	ldr	r2, [r4, #16]
   87bb8:	f100 0318 	add.w	r3, r0, #24
   87bbc:	6102      	str	r2, [r0, #16]
   87bbe:	6961      	ldr	r1, [r4, #20]
   87bc0:	f104 0218 	add.w	r2, r4, #24
   87bc4:	6141      	str	r1, [r0, #20]
   87bc6:	e6c0      	b.n	8794a <_realloc_r+0x8e>
   87bc8:	6922      	ldr	r2, [r4, #16]
   87bca:	f104 0018 	add.w	r0, r4, #24
   87bce:	f8ca 2018 	str.w	r2, [sl, #24]
   87bd2:	6961      	ldr	r1, [r4, #20]
   87bd4:	f10a 0220 	add.w	r2, sl, #32
   87bd8:	f8ca 101c 	str.w	r1, [sl, #28]
   87bdc:	e7ab      	b.n	87b36 <_realloc_r+0x27a>
   87bde:	4621      	mov	r1, r4
   87be0:	462a      	mov	r2, r5
   87be2:	e782      	b.n	87aea <_realloc_r+0x22e>
   87be4:	4621      	mov	r1, r4
   87be6:	4628      	mov	r0, r5
   87be8:	9301      	str	r3, [sp, #4]
   87bea:	f7ff fdf7 	bl	877dc <memmove>
   87bee:	9b01      	ldr	r3, [sp, #4]
   87bf0:	e781      	b.n	87af6 <_realloc_r+0x23a>
   87bf2:	68a1      	ldr	r1, [r4, #8]
   87bf4:	2a24      	cmp	r2, #36	; 0x24
   87bf6:	f8ca 1010 	str.w	r1, [sl, #16]
   87bfa:	68e1      	ldr	r1, [r4, #12]
   87bfc:	f8ca 1014 	str.w	r1, [sl, #20]
   87c00:	d006      	beq.n	87c10 <_realloc_r+0x354>
   87c02:	f104 0110 	add.w	r1, r4, #16
   87c06:	f10a 0218 	add.w	r2, sl, #24
   87c0a:	e76e      	b.n	87aea <_realloc_r+0x22e>
   87c0c:	200705c4 	.word	0x200705c4
   87c10:	6922      	ldr	r2, [r4, #16]
   87c12:	f104 0118 	add.w	r1, r4, #24
   87c16:	f8ca 2018 	str.w	r2, [sl, #24]
   87c1a:	6960      	ldr	r0, [r4, #20]
   87c1c:	f10a 0220 	add.w	r2, sl, #32
   87c20:	f8ca 001c 	str.w	r0, [sl, #28]
   87c24:	e761      	b.n	87aea <_realloc_r+0x22e>
   87c26:	bf00      	nop

00087c28 <_sbrk_r>:
   87c28:	b538      	push	{r3, r4, r5, lr}
   87c2a:	2300      	movs	r3, #0
   87c2c:	4c06      	ldr	r4, [pc, #24]	; (87c48 <_sbrk_r+0x20>)
   87c2e:	4605      	mov	r5, r0
   87c30:	4608      	mov	r0, r1
   87c32:	6023      	str	r3, [r4, #0]
   87c34:	f7fd f904 	bl	84e40 <_sbrk>
   87c38:	1c43      	adds	r3, r0, #1
   87c3a:	d000      	beq.n	87c3e <_sbrk_r+0x16>
   87c3c:	bd38      	pop	{r3, r4, r5, pc}
   87c3e:	6823      	ldr	r3, [r4, #0]
   87c40:	2b00      	cmp	r3, #0
   87c42:	d0fb      	beq.n	87c3c <_sbrk_r+0x14>
   87c44:	602b      	str	r3, [r5, #0]
   87c46:	bd38      	pop	{r3, r4, r5, pc}
   87c48:	20071160 	.word	0x20071160

00087c4c <__sread>:
   87c4c:	b510      	push	{r4, lr}
   87c4e:	460c      	mov	r4, r1
   87c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87c54:	f000 f9ca 	bl	87fec <_read_r>
   87c58:	2800      	cmp	r0, #0
   87c5a:	db03      	blt.n	87c64 <__sread+0x18>
   87c5c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   87c5e:	4403      	add	r3, r0
   87c60:	6523      	str	r3, [r4, #80]	; 0x50
   87c62:	bd10      	pop	{r4, pc}
   87c64:	89a3      	ldrh	r3, [r4, #12]
   87c66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   87c6a:	81a3      	strh	r3, [r4, #12]
   87c6c:	bd10      	pop	{r4, pc}
   87c6e:	bf00      	nop

00087c70 <__swrite>:
   87c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87c74:	460c      	mov	r4, r1
   87c76:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   87c7a:	461f      	mov	r7, r3
   87c7c:	05cb      	lsls	r3, r1, #23
   87c7e:	4616      	mov	r6, r2
   87c80:	4605      	mov	r5, r0
   87c82:	d507      	bpl.n	87c94 <__swrite+0x24>
   87c84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   87c88:	2302      	movs	r3, #2
   87c8a:	2200      	movs	r2, #0
   87c8c:	f000 f998 	bl	87fc0 <_lseek_r>
   87c90:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   87c94:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   87c98:	81a1      	strh	r1, [r4, #12]
   87c9a:	463b      	mov	r3, r7
   87c9c:	4632      	mov	r2, r6
   87c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   87ca2:	4628      	mov	r0, r5
   87ca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   87ca8:	f000 b814 	b.w	87cd4 <_write_r>

00087cac <__sseek>:
   87cac:	b510      	push	{r4, lr}
   87cae:	460c      	mov	r4, r1
   87cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87cb4:	f000 f984 	bl	87fc0 <_lseek_r>
   87cb8:	89a3      	ldrh	r3, [r4, #12]
   87cba:	1c42      	adds	r2, r0, #1
   87cbc:	bf0e      	itee	eq
   87cbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   87cc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   87cc6:	6520      	strne	r0, [r4, #80]	; 0x50
   87cc8:	81a3      	strh	r3, [r4, #12]
   87cca:	bd10      	pop	{r4, pc}

00087ccc <__sclose>:
   87ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87cd0:	f000 b8dc 	b.w	87e8c <_close_r>

00087cd4 <_write_r>:
   87cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87cd6:	460e      	mov	r6, r1
   87cd8:	2500      	movs	r5, #0
   87cda:	4c08      	ldr	r4, [pc, #32]	; (87cfc <_write_r+0x28>)
   87cdc:	4611      	mov	r1, r2
   87cde:	4607      	mov	r7, r0
   87ce0:	461a      	mov	r2, r3
   87ce2:	4630      	mov	r0, r6
   87ce4:	6025      	str	r5, [r4, #0]
   87ce6:	f7f8 fc1b 	bl	80520 <_write>
   87cea:	1c43      	adds	r3, r0, #1
   87cec:	d000      	beq.n	87cf0 <_write_r+0x1c>
   87cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87cf0:	6823      	ldr	r3, [r4, #0]
   87cf2:	2b00      	cmp	r3, #0
   87cf4:	d0fb      	beq.n	87cee <_write_r+0x1a>
   87cf6:	603b      	str	r3, [r7, #0]
   87cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87cfa:	bf00      	nop
   87cfc:	20071160 	.word	0x20071160

00087d00 <__swsetup_r>:
   87d00:	b538      	push	{r3, r4, r5, lr}
   87d02:	4b30      	ldr	r3, [pc, #192]	; (87dc4 <__swsetup_r+0xc4>)
   87d04:	4605      	mov	r5, r0
   87d06:	6818      	ldr	r0, [r3, #0]
   87d08:	460c      	mov	r4, r1
   87d0a:	b110      	cbz	r0, 87d12 <__swsetup_r+0x12>
   87d0c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87d0e:	2b00      	cmp	r3, #0
   87d10:	d038      	beq.n	87d84 <__swsetup_r+0x84>
   87d12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   87d16:	b293      	uxth	r3, r2
   87d18:	0718      	lsls	r0, r3, #28
   87d1a:	d50c      	bpl.n	87d36 <__swsetup_r+0x36>
   87d1c:	6920      	ldr	r0, [r4, #16]
   87d1e:	b1a8      	cbz	r0, 87d4c <__swsetup_r+0x4c>
   87d20:	f013 0201 	ands.w	r2, r3, #1
   87d24:	d01e      	beq.n	87d64 <__swsetup_r+0x64>
   87d26:	2200      	movs	r2, #0
   87d28:	6963      	ldr	r3, [r4, #20]
   87d2a:	60a2      	str	r2, [r4, #8]
   87d2c:	425b      	negs	r3, r3
   87d2e:	61a3      	str	r3, [r4, #24]
   87d30:	b1f0      	cbz	r0, 87d70 <__swsetup_r+0x70>
   87d32:	2000      	movs	r0, #0
   87d34:	bd38      	pop	{r3, r4, r5, pc}
   87d36:	06d9      	lsls	r1, r3, #27
   87d38:	d53b      	bpl.n	87db2 <__swsetup_r+0xb2>
   87d3a:	0758      	lsls	r0, r3, #29
   87d3c:	d425      	bmi.n	87d8a <__swsetup_r+0x8a>
   87d3e:	6920      	ldr	r0, [r4, #16]
   87d40:	f042 0308 	orr.w	r3, r2, #8
   87d44:	81a3      	strh	r3, [r4, #12]
   87d46:	b29b      	uxth	r3, r3
   87d48:	2800      	cmp	r0, #0
   87d4a:	d1e9      	bne.n	87d20 <__swsetup_r+0x20>
   87d4c:	f403 7220 	and.w	r2, r3, #640	; 0x280
   87d50:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   87d54:	d0e4      	beq.n	87d20 <__swsetup_r+0x20>
   87d56:	4628      	mov	r0, r5
   87d58:	4621      	mov	r1, r4
   87d5a:	f7ff fa05 	bl	87168 <__smakebuf_r>
   87d5e:	89a3      	ldrh	r3, [r4, #12]
   87d60:	6920      	ldr	r0, [r4, #16]
   87d62:	e7dd      	b.n	87d20 <__swsetup_r+0x20>
   87d64:	0799      	lsls	r1, r3, #30
   87d66:	bf58      	it	pl
   87d68:	6962      	ldrpl	r2, [r4, #20]
   87d6a:	60a2      	str	r2, [r4, #8]
   87d6c:	2800      	cmp	r0, #0
   87d6e:	d1e0      	bne.n	87d32 <__swsetup_r+0x32>
   87d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87d74:	061a      	lsls	r2, r3, #24
   87d76:	d5dd      	bpl.n	87d34 <__swsetup_r+0x34>
   87d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87d7c:	81a3      	strh	r3, [r4, #12]
   87d7e:	f04f 30ff 	mov.w	r0, #4294967295
   87d82:	bd38      	pop	{r3, r4, r5, pc}
   87d84:	f7fe fe8c 	bl	86aa0 <__sinit>
   87d88:	e7c3      	b.n	87d12 <__swsetup_r+0x12>
   87d8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87d8c:	b151      	cbz	r1, 87da4 <__swsetup_r+0xa4>
   87d8e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87d92:	4299      	cmp	r1, r3
   87d94:	d004      	beq.n	87da0 <__swsetup_r+0xa0>
   87d96:	4628      	mov	r0, r5
   87d98:	f7fe ff28 	bl	86bec <_free_r>
   87d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   87da0:	2300      	movs	r3, #0
   87da2:	6323      	str	r3, [r4, #48]	; 0x30
   87da4:	2300      	movs	r3, #0
   87da6:	6920      	ldr	r0, [r4, #16]
   87da8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   87dac:	e884 0009 	stmia.w	r4, {r0, r3}
   87db0:	e7c6      	b.n	87d40 <__swsetup_r+0x40>
   87db2:	2309      	movs	r3, #9
   87db4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   87db8:	602b      	str	r3, [r5, #0]
   87dba:	f04f 30ff 	mov.w	r0, #4294967295
   87dbe:	81a2      	strh	r2, [r4, #12]
   87dc0:	bd38      	pop	{r3, r4, r5, pc}
   87dc2:	bf00      	nop
   87dc4:	20070190 	.word	0x20070190

00087dc8 <__register_exitproc>:
   87dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   87dcc:	4d2c      	ldr	r5, [pc, #176]	; (87e80 <__register_exitproc+0xb8>)
   87dce:	4606      	mov	r6, r0
   87dd0:	6828      	ldr	r0, [r5, #0]
   87dd2:	4698      	mov	r8, r3
   87dd4:	460f      	mov	r7, r1
   87dd6:	4691      	mov	r9, r2
   87dd8:	f7ff f994 	bl	87104 <__retarget_lock_acquire_recursive>
   87ddc:	4b29      	ldr	r3, [pc, #164]	; (87e84 <__register_exitproc+0xbc>)
   87dde:	681c      	ldr	r4, [r3, #0]
   87de0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   87de4:	2b00      	cmp	r3, #0
   87de6:	d03e      	beq.n	87e66 <__register_exitproc+0x9e>
   87de8:	685a      	ldr	r2, [r3, #4]
   87dea:	2a1f      	cmp	r2, #31
   87dec:	dc1c      	bgt.n	87e28 <__register_exitproc+0x60>
   87dee:	f102 0e01 	add.w	lr, r2, #1
   87df2:	b176      	cbz	r6, 87e12 <__register_exitproc+0x4a>
   87df4:	2101      	movs	r1, #1
   87df6:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   87dfa:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   87dfe:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   87e02:	4091      	lsls	r1, r2
   87e04:	4308      	orrs	r0, r1
   87e06:	2e02      	cmp	r6, #2
   87e08:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   87e0c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   87e10:	d023      	beq.n	87e5a <__register_exitproc+0x92>
   87e12:	3202      	adds	r2, #2
   87e14:	f8c3 e004 	str.w	lr, [r3, #4]
   87e18:	6828      	ldr	r0, [r5, #0]
   87e1a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   87e1e:	f7ff f973 	bl	87108 <__retarget_lock_release_recursive>
   87e22:	2000      	movs	r0, #0
   87e24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   87e28:	4b17      	ldr	r3, [pc, #92]	; (87e88 <__register_exitproc+0xc0>)
   87e2a:	b30b      	cbz	r3, 87e70 <__register_exitproc+0xa8>
   87e2c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   87e30:	f7ff f9e4 	bl	871fc <malloc>
   87e34:	4603      	mov	r3, r0
   87e36:	b1d8      	cbz	r0, 87e70 <__register_exitproc+0xa8>
   87e38:	2000      	movs	r0, #0
   87e3a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   87e3e:	f04f 0e01 	mov.w	lr, #1
   87e42:	6058      	str	r0, [r3, #4]
   87e44:	6019      	str	r1, [r3, #0]
   87e46:	4602      	mov	r2, r0
   87e48:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   87e4c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   87e50:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   87e54:	2e00      	cmp	r6, #0
   87e56:	d0dc      	beq.n	87e12 <__register_exitproc+0x4a>
   87e58:	e7cc      	b.n	87df4 <__register_exitproc+0x2c>
   87e5a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   87e5e:	4301      	orrs	r1, r0
   87e60:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   87e64:	e7d5      	b.n	87e12 <__register_exitproc+0x4a>
   87e66:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   87e6a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   87e6e:	e7bb      	b.n	87de8 <__register_exitproc+0x20>
   87e70:	6828      	ldr	r0, [r5, #0]
   87e72:	f7ff f949 	bl	87108 <__retarget_lock_release_recursive>
   87e76:	f04f 30ff 	mov.w	r0, #4294967295
   87e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   87e7e:	bf00      	nop
   87e80:	200705c0 	.word	0x200705c0
   87e84:	000882fc 	.word	0x000882fc
   87e88:	000871fd 	.word	0x000871fd

00087e8c <_close_r>:
   87e8c:	b538      	push	{r3, r4, r5, lr}
   87e8e:	2300      	movs	r3, #0
   87e90:	4c06      	ldr	r4, [pc, #24]	; (87eac <_close_r+0x20>)
   87e92:	4605      	mov	r5, r0
   87e94:	4608      	mov	r0, r1
   87e96:	6023      	str	r3, [r4, #0]
   87e98:	f7fc fffe 	bl	84e98 <_close>
   87e9c:	1c43      	adds	r3, r0, #1
   87e9e:	d000      	beq.n	87ea2 <_close_r+0x16>
   87ea0:	bd38      	pop	{r3, r4, r5, pc}
   87ea2:	6823      	ldr	r3, [r4, #0]
   87ea4:	2b00      	cmp	r3, #0
   87ea6:	d0fb      	beq.n	87ea0 <_close_r+0x14>
   87ea8:	602b      	str	r3, [r5, #0]
   87eaa:	bd38      	pop	{r3, r4, r5, pc}
   87eac:	20071160 	.word	0x20071160

00087eb0 <_fclose_r>:
   87eb0:	b570      	push	{r4, r5, r6, lr}
   87eb2:	b159      	cbz	r1, 87ecc <_fclose_r+0x1c>
   87eb4:	4605      	mov	r5, r0
   87eb6:	460c      	mov	r4, r1
   87eb8:	b110      	cbz	r0, 87ec0 <_fclose_r+0x10>
   87eba:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87ebc:	2b00      	cmp	r3, #0
   87ebe:	d03c      	beq.n	87f3a <_fclose_r+0x8a>
   87ec0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87ec2:	07d8      	lsls	r0, r3, #31
   87ec4:	d505      	bpl.n	87ed2 <_fclose_r+0x22>
   87ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87eca:	b92b      	cbnz	r3, 87ed8 <_fclose_r+0x28>
   87ecc:	2600      	movs	r6, #0
   87ece:	4630      	mov	r0, r6
   87ed0:	bd70      	pop	{r4, r5, r6, pc}
   87ed2:	89a3      	ldrh	r3, [r4, #12]
   87ed4:	0599      	lsls	r1, r3, #22
   87ed6:	d53c      	bpl.n	87f52 <_fclose_r+0xa2>
   87ed8:	4621      	mov	r1, r4
   87eda:	4628      	mov	r0, r5
   87edc:	f7fe fcec 	bl	868b8 <__sflush_r>
   87ee0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   87ee2:	4606      	mov	r6, r0
   87ee4:	b133      	cbz	r3, 87ef4 <_fclose_r+0x44>
   87ee6:	69e1      	ldr	r1, [r4, #28]
   87ee8:	4628      	mov	r0, r5
   87eea:	4798      	blx	r3
   87eec:	2800      	cmp	r0, #0
   87eee:	bfb8      	it	lt
   87ef0:	f04f 36ff 	movlt.w	r6, #4294967295
   87ef4:	89a3      	ldrh	r3, [r4, #12]
   87ef6:	061a      	lsls	r2, r3, #24
   87ef8:	d422      	bmi.n	87f40 <_fclose_r+0x90>
   87efa:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87efc:	b141      	cbz	r1, 87f10 <_fclose_r+0x60>
   87efe:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87f02:	4299      	cmp	r1, r3
   87f04:	d002      	beq.n	87f0c <_fclose_r+0x5c>
   87f06:	4628      	mov	r0, r5
   87f08:	f7fe fe70 	bl	86bec <_free_r>
   87f0c:	2300      	movs	r3, #0
   87f0e:	6323      	str	r3, [r4, #48]	; 0x30
   87f10:	6c61      	ldr	r1, [r4, #68]	; 0x44
   87f12:	b121      	cbz	r1, 87f1e <_fclose_r+0x6e>
   87f14:	4628      	mov	r0, r5
   87f16:	f7fe fe69 	bl	86bec <_free_r>
   87f1a:	2300      	movs	r3, #0
   87f1c:	6463      	str	r3, [r4, #68]	; 0x44
   87f1e:	f7fe fdef 	bl	86b00 <__sfp_lock_acquire>
   87f22:	2200      	movs	r2, #0
   87f24:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87f26:	81a2      	strh	r2, [r4, #12]
   87f28:	07db      	lsls	r3, r3, #31
   87f2a:	d50e      	bpl.n	87f4a <_fclose_r+0x9a>
   87f2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   87f2e:	f7ff f8e7 	bl	87100 <__retarget_lock_close_recursive>
   87f32:	f7fe fdeb 	bl	86b0c <__sfp_lock_release>
   87f36:	4630      	mov	r0, r6
   87f38:	bd70      	pop	{r4, r5, r6, pc}
   87f3a:	f7fe fdb1 	bl	86aa0 <__sinit>
   87f3e:	e7bf      	b.n	87ec0 <_fclose_r+0x10>
   87f40:	6921      	ldr	r1, [r4, #16]
   87f42:	4628      	mov	r0, r5
   87f44:	f7fe fe52 	bl	86bec <_free_r>
   87f48:	e7d7      	b.n	87efa <_fclose_r+0x4a>
   87f4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   87f4c:	f7ff f8dc 	bl	87108 <__retarget_lock_release_recursive>
   87f50:	e7ec      	b.n	87f2c <_fclose_r+0x7c>
   87f52:	6da0      	ldr	r0, [r4, #88]	; 0x58
   87f54:	f7ff f8d6 	bl	87104 <__retarget_lock_acquire_recursive>
   87f58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87f5c:	2b00      	cmp	r3, #0
   87f5e:	d1bb      	bne.n	87ed8 <_fclose_r+0x28>
   87f60:	6e66      	ldr	r6, [r4, #100]	; 0x64
   87f62:	f016 0601 	ands.w	r6, r6, #1
   87f66:	d1b1      	bne.n	87ecc <_fclose_r+0x1c>
   87f68:	6da0      	ldr	r0, [r4, #88]	; 0x58
   87f6a:	f7ff f8cd 	bl	87108 <__retarget_lock_release_recursive>
   87f6e:	4630      	mov	r0, r6
   87f70:	bd70      	pop	{r4, r5, r6, pc}
   87f72:	bf00      	nop

00087f74 <_fstat_r>:
   87f74:	b570      	push	{r4, r5, r6, lr}
   87f76:	460d      	mov	r5, r1
   87f78:	2300      	movs	r3, #0
   87f7a:	4c07      	ldr	r4, [pc, #28]	; (87f98 <_fstat_r+0x24>)
   87f7c:	4606      	mov	r6, r0
   87f7e:	4611      	mov	r1, r2
   87f80:	4628      	mov	r0, r5
   87f82:	6023      	str	r3, [r4, #0]
   87f84:	f7fc ff93 	bl	84eae <_fstat>
   87f88:	1c43      	adds	r3, r0, #1
   87f8a:	d000      	beq.n	87f8e <_fstat_r+0x1a>
   87f8c:	bd70      	pop	{r4, r5, r6, pc}
   87f8e:	6823      	ldr	r3, [r4, #0]
   87f90:	2b00      	cmp	r3, #0
   87f92:	d0fb      	beq.n	87f8c <_fstat_r+0x18>
   87f94:	6033      	str	r3, [r6, #0]
   87f96:	bd70      	pop	{r4, r5, r6, pc}
   87f98:	20071160 	.word	0x20071160

00087f9c <_isatty_r>:
   87f9c:	b538      	push	{r3, r4, r5, lr}
   87f9e:	2300      	movs	r3, #0
   87fa0:	4c06      	ldr	r4, [pc, #24]	; (87fbc <_isatty_r+0x20>)
   87fa2:	4605      	mov	r5, r0
   87fa4:	4608      	mov	r0, r1
   87fa6:	6023      	str	r3, [r4, #0]
   87fa8:	f7fc ff90 	bl	84ecc <_isatty>
   87fac:	1c43      	adds	r3, r0, #1
   87fae:	d000      	beq.n	87fb2 <_isatty_r+0x16>
   87fb0:	bd38      	pop	{r3, r4, r5, pc}
   87fb2:	6823      	ldr	r3, [r4, #0]
   87fb4:	2b00      	cmp	r3, #0
   87fb6:	d0fb      	beq.n	87fb0 <_isatty_r+0x14>
   87fb8:	602b      	str	r3, [r5, #0]
   87fba:	bd38      	pop	{r3, r4, r5, pc}
   87fbc:	20071160 	.word	0x20071160

00087fc0 <_lseek_r>:
   87fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87fc2:	460e      	mov	r6, r1
   87fc4:	2500      	movs	r5, #0
   87fc6:	4c08      	ldr	r4, [pc, #32]	; (87fe8 <_lseek_r+0x28>)
   87fc8:	4611      	mov	r1, r2
   87fca:	4607      	mov	r7, r0
   87fcc:	461a      	mov	r2, r3
   87fce:	4630      	mov	r0, r6
   87fd0:	6025      	str	r5, [r4, #0]
   87fd2:	f7fc ff85 	bl	84ee0 <_lseek>
   87fd6:	1c43      	adds	r3, r0, #1
   87fd8:	d000      	beq.n	87fdc <_lseek_r+0x1c>
   87fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87fdc:	6823      	ldr	r3, [r4, #0]
   87fde:	2b00      	cmp	r3, #0
   87fe0:	d0fb      	beq.n	87fda <_lseek_r+0x1a>
   87fe2:	603b      	str	r3, [r7, #0]
   87fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87fe6:	bf00      	nop
   87fe8:	20071160 	.word	0x20071160

00087fec <_read_r>:
   87fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87fee:	460e      	mov	r6, r1
   87ff0:	2500      	movs	r5, #0
   87ff2:	4c08      	ldr	r4, [pc, #32]	; (88014 <_read_r+0x28>)
   87ff4:	4611      	mov	r1, r2
   87ff6:	4607      	mov	r7, r0
   87ff8:	461a      	mov	r2, r3
   87ffa:	4630      	mov	r0, r6
   87ffc:	6025      	str	r5, [r4, #0]
   87ffe:	f7f8 fa65 	bl	804cc <_read>
   88002:	1c43      	adds	r3, r0, #1
   88004:	d000      	beq.n	88008 <_read_r+0x1c>
   88006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88008:	6823      	ldr	r3, [r4, #0]
   8800a:	2b00      	cmp	r3, #0
   8800c:	d0fb      	beq.n	88006 <_read_r+0x1a>
   8800e:	603b      	str	r3, [r7, #0]
   88010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88012:	bf00      	nop
   88014:	20071160 	.word	0x20071160

00088018 <can_bit_time>:
   88018:	02020308 02094b03 43020303 0303030a     .....K.....C....
   88028:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
   88038:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
   88048:	05050510 06114504 47040505 06060512     .....E.....G....
   88058:	06134304 44040606 06060714 08154604     .C.....D.....F..
   88068:	47040606 07070716 08174404 46040708     ...G.....D.....F
   88078:	08080718 08194304 44040808 204e4143     .....C.....DCAN 
   88088:	7373656d 3a656761 0000000d 6f542020     message:....  To
   88098:	656c6767 44454c20 000d3020 6f542020     ggle LED 0..  To
   880a8:	656c6767 44454c20 000d3120 65540d0a     ggle LED 1....Te
   880b8:	3a317473 4e414320 614d2030 6f626c69     st1: CAN0 Mailbo
   880c8:	20302078 6e617274 74696d73 676e6974     x 0 transmitting
   880d8:	206f7420 314e4143 69614d20 786f626c      to CAN1 Mailbox
   880e8:	000d3020 65540d0a 3a327473 4e414320      0....Test2: CAN
   880f8:	614d2030 6f626c69 20736578 20262031     0 Mailboxes 1 & 
   88108:	72742032 6d736e61 69747469 7420676e     2 transmitting t
   88118:	0000206f 314e4143 69614d20 786f626c     o ..CAN1 Mailbox
   88128:	77203720 6f687469 6f207475 77726576      7 without overw
   88138:	65746972 0000000d 74696157 726f6620     rite....Wait for
   88148:	6c6c6120 65687420 61727420 696d736e      all the transmi
   88158:	616d2074 6f626c69 20736578 656e6f64     t mailboxes done
   88168:	00000d2e 74736554 61702032 64657373     ....Test2 passed
   88178:	0000000d 74736554 52452032 0d524f52     ....Test2 ERROR.
   88188:	00000000 65540d0a 3a337473 4e414320     ......Test3: CAN
   88198:	614d2030 6f626c69 20736578 20262031     0 Mailboxes 1 & 
   881a8:	72742032 6d736e61 69747469 7420676e     2 transmitting t
   881b8:	0000006f 314e4143 69614d20 786f626c     o...CAN1 Mailbox
   881c8:	77203720 20687469 7265766f 74697277      7 with overwrit
   881d8:	000d2e65 74736554 61702033 64657373     e...Test3 passed
   881e8:	0000000d 74736554 52452033 0d524f52     ....Test3 ERROR.
   881f8:	00000000 65540d0a 3a347473 4e414320     ......Test4: CAN
   88208:	614d2031 6f626c69 20332078 75716572     1 Mailbox 3 requ
   88218:	69747365 0000676e 304e4143 69614d20     esting..CAN0 Mai
   88228:	786f626c 74203320 7274206f 6d736e61     lbox 3 to transm
   88238:	61207469 74616420 72662061 0d656d61     it a data frame.
   88248:	00000000 74736554 61702034 64657373     ....Test4 passed
   88258:	0000000d 74736554 52452034 0d524f52     ....Test4 ERROR.
   88268:	00000000 43202d2d 45204e41 706d6178     ....-- CAN Examp
   88278:	2d20656c 2d0a0d2d 4153202d 2d58334d     le --..-- SAM3X-
   88288:	2d204b45 2d0a0d2d 6f43202d 6c69706d     EK --..-- Compil
   88298:	203a6465 20626546 32203631 20333230     ed: Feb 16 2023 
   882a8:	313a3631 34303a35 0d2d2d20 00000000     16:15:04 --.....
   882b8:	204e4143 74696e69 696c6169 6974617a     CAN initializati
   882c8:	69206e6f 6f632073 656c706d 2e646574     on is completed.
   882d8:	0000000d 73657250 6e612073 656b2079     ....Press any ke
   882e8:	6f742079 61747320 74207472 0d747365     y to start test.
   882f8:	00000000                                ....

000882fc <_global_impure_ptr>:
   882fc:	20070198 0000000a                       ... ....

00088304 <_init>:
   88304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88306:	bf00      	nop
   88308:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8830a:	bc08      	pop	{r3}
   8830c:	469e      	mov	lr, r3
   8830e:	4770      	bx	lr

00088310 <__init_array_start>:
   88310:	00086899 	.word	0x00086899

00088314 <__frame_dummy_init_array_entry>:
   88314:	00080119                                ....

00088318 <_fini>:
   88318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8831a:	bf00      	nop
   8831c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8831e:	bc08      	pop	{r3}
   88320:	469e      	mov	lr, r3
   88322:	4770      	bx	lr

00088324 <__fini_array_start>:
   88324:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
{
20070000:	b480      	push	{r7}
20070002:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070004:	4b2a      	ldr	r3, [pc, #168]	; (200700b0 <SystemInit+0xb0>)
20070006:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007000a:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	4b29      	ldr	r3, [pc, #164]	; (200700b4 <SystemInit+0xb4>)
2007000e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20070014:	4b28      	ldr	r3, [pc, #160]	; (200700b8 <SystemInit+0xb8>)
20070016:	6a1b      	ldr	r3, [r3, #32]
20070018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2007001c:	2b00      	cmp	r3, #0
2007001e:	d109      	bne.n	20070034 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070020:	4b25      	ldr	r3, [pc, #148]	; (200700b8 <SystemInit+0xb8>)
20070022:	4a26      	ldr	r2, [pc, #152]	; (200700bc <SystemInit+0xbc>)
20070024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20070026:	bf00      	nop
20070028:	4b23      	ldr	r3, [pc, #140]	; (200700b8 <SystemInit+0xb8>)
2007002a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007002c:	f003 0301 	and.w	r3, r3, #1
20070030:	2b00      	cmp	r3, #0
20070032:	d0f9      	beq.n	20070028 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4b20      	ldr	r3, [pc, #128]	; (200700b8 <SystemInit+0xb8>)
20070036:	4a22      	ldr	r2, [pc, #136]	; (200700c0 <SystemInit+0xc0>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	bf00      	nop
2007003c:	4b1e      	ldr	r3, [pc, #120]	; (200700b8 <SystemInit+0xb8>)
2007003e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20070044:	2b00      	cmp	r3, #0
20070046:	d0f9      	beq.n	2007003c <SystemInit+0x3c>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070048:	4a1b      	ldr	r2, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004a:	4b1b      	ldr	r3, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2007004e:	f023 0303 	bic.w	r3, r3, #3
20070052:	f043 0301 	orr.w	r3, r3, #1
20070056:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070058:	bf00      	nop
2007005a:	4b17      	ldr	r3, [pc, #92]	; (200700b8 <SystemInit+0xb8>)
2007005c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007005e:	f003 0308 	and.w	r3, r3, #8
20070062:	2b00      	cmp	r3, #0
20070064:	d0f9      	beq.n	2007005a <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070066:	4b14      	ldr	r3, [pc, #80]	; (200700b8 <SystemInit+0xb8>)
20070068:	4a16      	ldr	r2, [pc, #88]	; (200700c4 <SystemInit+0xc4>)
2007006a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2007006c:	bf00      	nop
2007006e:	4b12      	ldr	r3, [pc, #72]	; (200700b8 <SystemInit+0xb8>)
20070070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070072:	f003 0302 	and.w	r3, r3, #2
20070076:	2b00      	cmp	r3, #0
20070078:	d0f9      	beq.n	2007006e <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007007a:	4b0f      	ldr	r3, [pc, #60]	; (200700b8 <SystemInit+0xb8>)
2007007c:	2211      	movs	r2, #17
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	bf00      	nop
20070082:	4b0d      	ldr	r3, [pc, #52]	; (200700b8 <SystemInit+0xb8>)
20070084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070086:	f003 0308 	and.w	r3, r3, #8
2007008a:	2b00      	cmp	r3, #0
2007008c:	d0f9      	beq.n	20070082 <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007008e:	4b0a      	ldr	r3, [pc, #40]	; (200700b8 <SystemInit+0xb8>)
20070090:	2212      	movs	r2, #18
20070092:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070094:	bf00      	nop
20070096:	4b08      	ldr	r3, [pc, #32]	; (200700b8 <SystemInit+0xb8>)
20070098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007009a:	f003 0308 	and.w	r3, r3, #8
2007009e:	2b00      	cmp	r3, #0
200700a0:	d0f9      	beq.n	20070096 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
200700a2:	4b09      	ldr	r3, [pc, #36]	; (200700c8 <SystemInit+0xc8>)
200700a4:	4a09      	ldr	r2, [pc, #36]	; (200700cc <SystemInit+0xcc>)
200700a6:	601a      	str	r2, [r3, #0]
}
200700a8:	bf00      	nop
200700aa:	46bd      	mov	sp, r7
200700ac:	bc80      	pop	{r7}
200700ae:	4770      	bx	lr
200700b0:	400e0a00 	.word	0x400e0a00
200700b4:	400e0c00 	.word	0x400e0c00
200700b8:	400e0600 	.word	0x400e0600
200700bc:	00370809 	.word	0x00370809
200700c0:	01370809 	.word	0x01370809
200700c4:	200d3f01 	.word	0x200d3f01
200700c8:	2007018c 	.word	0x2007018c
200700cc:	0501bd00 	.word	0x0501bd00

200700d0 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200700d0:	b480      	push	{r7}
200700d2:	b083      	sub	sp, #12
200700d4:	af00      	add	r7, sp, #0
200700d6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700d8:	687b      	ldr	r3, [r7, #4]
200700da:	4a25      	ldr	r2, [pc, #148]	; (20070170 <system_init_flash+0xa0>)
200700dc:	4293      	cmp	r3, r2
200700de:	d806      	bhi.n	200700ee <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e0:	4b24      	ldr	r3, [pc, #144]	; (20070174 <system_init_flash+0xa4>)
200700e2:	2200      	movs	r2, #0
200700e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e6:	4b24      	ldr	r3, [pc, #144]	; (20070178 <system_init_flash+0xa8>)
200700e8:	2200      	movs	r2, #0
200700ea:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
200700ec:	e03b      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700ee:	687b      	ldr	r3, [r7, #4]
200700f0:	4a22      	ldr	r2, [pc, #136]	; (2007017c <system_init_flash+0xac>)
200700f2:	4293      	cmp	r3, r2
200700f4:	d808      	bhi.n	20070108 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f6:	4b1f      	ldr	r3, [pc, #124]	; (20070174 <system_init_flash+0xa4>)
200700f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200700fc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700fe:	4b1e      	ldr	r3, [pc, #120]	; (20070178 <system_init_flash+0xa8>)
20070100:	f44f 7280 	mov.w	r2, #256	; 0x100
20070104:	601a      	str	r2, [r3, #0]
}
20070106:	e02e      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20070108:	687b      	ldr	r3, [r7, #4]
2007010a:	4a1d      	ldr	r2, [pc, #116]	; (20070180 <system_init_flash+0xb0>)
2007010c:	4293      	cmp	r3, r2
2007010e:	d808      	bhi.n	20070122 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070110:	4b18      	ldr	r3, [pc, #96]	; (20070174 <system_init_flash+0xa4>)
20070112:	f44f 7200 	mov.w	r2, #512	; 0x200
20070116:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070118:	4b17      	ldr	r3, [pc, #92]	; (20070178 <system_init_flash+0xa8>)
2007011a:	f44f 7200 	mov.w	r2, #512	; 0x200
2007011e:	601a      	str	r2, [r3, #0]
}
20070120:	e021      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20070122:	687b      	ldr	r3, [r7, #4]
20070124:	4a17      	ldr	r2, [pc, #92]	; (20070184 <system_init_flash+0xb4>)
20070126:	4293      	cmp	r3, r2
20070128:	d808      	bhi.n	2007013c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
2007012a:	4b12      	ldr	r3, [pc, #72]	; (20070174 <system_init_flash+0xa4>)
2007012c:	f44f 7240 	mov.w	r2, #768	; 0x300
20070130:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070132:	4b11      	ldr	r3, [pc, #68]	; (20070178 <system_init_flash+0xa8>)
20070134:	f44f 7240 	mov.w	r2, #768	; 0x300
20070138:	601a      	str	r2, [r3, #0]
}
2007013a:	e014      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
2007013c:	687b      	ldr	r3, [r7, #4]
2007013e:	4a12      	ldr	r2, [pc, #72]	; (20070188 <system_init_flash+0xb8>)
20070140:	4293      	cmp	r3, r2
20070142:	d808      	bhi.n	20070156 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070144:	4b0b      	ldr	r3, [pc, #44]	; (20070174 <system_init_flash+0xa4>)
20070146:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007014a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
2007014c:	4b0a      	ldr	r3, [pc, #40]	; (20070178 <system_init_flash+0xa8>)
2007014e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070152:	601a      	str	r2, [r3, #0]
}
20070154:	e007      	b.n	20070166 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070156:	4b07      	ldr	r3, [pc, #28]	; (20070174 <system_init_flash+0xa4>)
20070158:	f44f 62a0 	mov.w	r2, #1280	; 0x500
2007015c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007015e:	4b06      	ldr	r3, [pc, #24]	; (20070178 <system_init_flash+0xa8>)
20070160:	f44f 62a0 	mov.w	r2, #1280	; 0x500
20070164:	601a      	str	r2, [r3, #0]
}
20070166:	bf00      	nop
20070168:	370c      	adds	r7, #12
2007016a:	46bd      	mov	sp, r7
2007016c:	bc80      	pop	{r7}
2007016e:	4770      	bx	lr
20070170:	0121eabf 	.word	0x0121eabf
20070174:	400e0a00 	.word	0x400e0a00
20070178:	400e0c00 	.word	0x400e0c00
2007017c:	02faf07f 	.word	0x02faf07f
20070180:	03d08fff 	.word	0x03d08fff
20070184:	04c4b3ff 	.word	0x04c4b3ff
20070188:	055d4a7f 	.word	0x055d4a7f

2007018c <SystemCoreClock>:
2007018c:	003d0900                                ..=.

20070190 <_impure_ptr>:
20070190:	20070198 00000000                       ... ....

20070198 <impure_data>:
20070198:	00000000 20070484 200704ec 20070554     ....... ... T.. 
	...
20070240:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070250:	0005deec 0000000b 00000000 00000000     ................
	...

200705c0 <__atexit_recursive_mutex>:
200705c0:	2007113c                                <.. 

200705c4 <__malloc_av_>:
	...
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 

200709cc <__malloc_sbrk_base>:
200709cc:	ffffffff                                ....

200709d0 <__malloc_trim_threshold>:
200709d0:	00020000                                ....
