============================================================
  Generated by:           Encounter(R) RTL Compiler v09.10-p104_1
  Generated on:           May 13 2011  07:39:46 PM
  Module:                 top_main
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Net         Net            Toggle             
(asserted *) Power (nW) Prob. Rate (/ns) Cap. (nF) 
---------------------------------------------------
clk          140424.480 0.500      0.020  9751.700 
