{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 20:33:53 2020 " "Info: Processing started: Mon Nov 23 20:33:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux81by41 -c mux81by41 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux81by41 -c mux81by41 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 4-to-1 MUX/mux81by41.v " "Warning: Entity \"mux41\" obtained from \"D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 4-to-1 MUX/mux81by41.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81by41.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file mux81by41.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux81by41 " "Info: Found entity 1: mux81by41" {  } { { "mux81by41.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 4-to-1 MUX/mux81by41.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux41 " "Info: Found entity 2: mux41" {  } { { "mux81by41.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 4-to-1 MUX/mux81by41.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mux21 " "Info: Found entity 3: mux21" {  } { { "mux81by41.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 4-to-1 MUX/mux81by41.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux81by41 " "Info: Elaborating entity \"mux81by41\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 mux41:f1 " "Info: Elaborating entity \"mux41\" for hierarchy \"mux41:f1\"" {  } { { "mux81by41.v" "f1" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 4-to-1 MUX/mux81by41.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:f3 " "Info: Elaborating entity \"mux21\" for hierarchy \"mux21:f3\"" {  } { { "mux81by41.v" "f3" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 4-to-1 MUX/mux81by41.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 20:33:53 2020 " "Info: Processing ended: Mon Nov 23 20:33:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
