\doxysubsubsubsection{TIM Auto-\/\+Reload Preload }
\hypertarget{group___t_i_m___auto_reload_preload}{}\label{group___t_i_m___auto_reload_preload}\index{TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}}
Collaboration diagram for TIM Auto-\/\+Reload Preload\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___t_i_m___auto_reload_preload}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___auto_reload_preload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7}{TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___auto_reload_preload_gaaa36f0c74b1d1ec83b0c105bfedfa309}{TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___t_i_m___auto_reload_preload_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___t_i_m___auto_reload_preload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7}\index{TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}!TIM\_AUTORELOAD\_PRELOAD\_DISABLE@{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}}
\index{TIM\_AUTORELOAD\_PRELOAD\_DISABLE@{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}!TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}}
{\footnotesize\ttfamily \label{group___t_i_m___auto_reload_preload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7} 
\#define TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+DISABLE~0x00000000U}

TIMx\+\_\+\+ARR register is not buffered 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00549}{549}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group___t_i_m___auto_reload_preload_gaaa36f0c74b1d1ec83b0c105bfedfa309}\index{TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}!TIM\_AUTORELOAD\_PRELOAD\_ENABLE@{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}}
\index{TIM\_AUTORELOAD\_PRELOAD\_ENABLE@{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}!TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}}
{\footnotesize\ttfamily \label{group___t_i_m___auto_reload_preload_gaaa36f0c74b1d1ec83b0c105bfedfa309} 
\#define TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+ENABLE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}}

TIMx\+\_\+\+ARR register is buffered 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00550}{550}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

