import{b as e,o as a,w as n,g as l,C as d,v as i,x as p,B as r}from"./modules/vue-BXqLZby3.js";import{I as m}from"./slidev/two-cols-header-CPIsAg_h.js";import{u as f,f as R}from"./slidev/context-CKmYXM7b.js";import"./index-DCgsXCL5.js";import"./modules/shiki-D1VZkxQz.js";const _="/logica/ram8.png",T={__name:"sequenziale.md__slidev_546",setup(b){const{$clicksContext:u,$frontmatter:o}=f();return u.setup(),(c,t)=>(a(),e(m,i(p(r(R)(r(o),545))),{left:n(s=>t[0]||(t[0]=[l("p",null,[l("img",{src:_,alt:"dflipflop"}),d(" RAM8 ha 8 Registri INPUT 3 bit Address ; 1 load bit; In 16 bits ; OUTPUT out 16 bit")],-1)])),right:n(s=>t[1]||(t[1]=[l("table",null,[l("thead",null,[l("tr",null,[l("th",null,"chip name"),l("th",null,"n"),l("th",null,"k")])]),l("tbody",null,[l("tr",null,[l("td",null,"RAM8"),l("td",null,"8"),l("td",null,"3")]),l("tr",null,[l("td",null,"RAM64"),l("td",null,"64"),l("td",null,"6")]),l("tr",null,[l("td",null,"RAM512"),l("td",null,"512"),l("td",null,"9")]),l("tr",null,[l("td",null,"RAM4K"),l("td",null,"4096"),l("td",null,"12")]),l("tr",null,[l("td",null,"RAM16K"),l("td",null,"16384"),l("td",null,"14")])])],-1)])),default:n(()=>[t[2]||(t[2]=l("h2",null,"RAM con 8 Registri da 16 bit",-1))]),_:1,__:[2]},16))}};export{T as default};
