// Seed: 4006404376
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  assign id_1 = id_2;
  assign id_2 = 1'b0;
  always @(posedge id_1 or posedge 1) #1;
  logic id_2;
  assign id_2 = id_1;
  logic id_4, id_5;
endmodule
