/*
    Countå¯„å­˜å™?(9)     32ä½? å½“è®¡æ•°åˆ°è¾?32ä½æ— ç¬¦å·æ•°ä¸Šé™æ—¶å½’é›¶ å¯è¯»å¯å†™
    Compareå¯„å­˜å™?(11)  32ä½? å®šæ—¶ä¸­æ–­ å½“å’Œcountå¯„å­˜å™¨ä¸­çš„å?¼ç›¸åŒæ—¶äº§ç”Ÿå®šæ—¶ä¸­æ–­ å¯è¯»å¯å†™
    Statuså¯„å­˜å™?(12)   32ä½? å¯è¯»å¯å†™
        31-28 CU3-CU0   è¡¨ç¤ºç›¸åº”çš„åå¤„ç†å™¨æ˜¯å¦å¯ç”? é»˜è®¤4'b0001
        15-8  IM7-IM0   è¡¨ç¤ºæ˜¯å¦å±è”½ä¸­æ–­ï¼?0è¡¨ç¤ºå±è”½
        1     EXL       è¡¨ç¤ºæ˜¯å¦å¤„äºå¼‚å¸¸çº§ï¼Œè¡¨ç¤ºæ˜¯å¦å¤„äºå¼‚å¸¸çº§ï¼Œå¦‚æœå¼‚å¸¸åˆ™ä¸º1ï¼Œè¿›å…¥kernalï¼Œç¦æ­¢ä¸­æ–?
        0     IE        è¡¨ç¤ºæ˜¯å¦ä½¿èƒ½ä¸­æ–­ï¼? 1è¡¨ç¤ºä¸­æ–­ä½¿èƒ½
    Causeå¯„å­˜å™?(13)    32ä½? è®°å½•æœ?è¿‘ä¸€æ¬¡å¼‚å¸¸å‘ç”Ÿçš„åŸå›  å¯è¯»å¯å†™
        31      BD      å½“å‘ç”Ÿå¼‚å¸¸çš„æŒ‡ä»¤å¤„äºåˆ†æ”¯å»¶è¿Ÿæ§½ï¼Œç½®ä¸º1
        15-10   IP[7-2] ä¸­æ–­æŒ‚èµ·å­—æ®µï¼Œè¡¨ç¤ºç›¸åº”çš„å¤–éƒ¨ç¡¬ä»¶æ˜¯å¦å‘ç”Ÿä¸­æ–­ï¼?1è¡¨ç¤ºå‘ç”Ÿä¸­æ–­ï¼Œ[7-2] å¯¹åº” [5-0]ç¡¬ä»¶
        9-8     IP[1-0] ä¸­æ–­æŒ‚èµ·å­—æ®µï¼Œè¡¨ç¤ºè½¯ä»¶ä¸­æ–­ï¼Œ1è¡¨ç¤ºå‘ç”Ÿä¸­æ–­ï¼Œ[1-0]å¯¹åº”[1-0]è½¯ä»¶
        6-2     ExcCode
            0   Int     ä¸­æ–­
            8   Sys     ç³»ç»Ÿè°ƒç”¨æŒ‡ä»¤Syscall
            10  RI      æ‰§è¡Œæœªå®šä¹‰æŒ‡ä»¤å¼•èµ·çš„å¼‚å¸¸
            12  Ov      æ•´æ•°æº¢å‡ºå¼‚å¸¸
            13  Tr      è‡ªé™·æŒ‡ä»¤å¼•èµ·çš„å¼‚å¸?
    EPCå¯„å­˜å™?(14)      32ä½? ä¿å­˜ä¸Šä¸€æ¬¡å¼‚å¸¸æ—¶çš„ç¨‹åºè®¡æ•°å™¨ï¼Œå¦‚æœå‘ç”Ÿå¼‚å¸¸çš„æŒ‡ä»¤åœ¨å»¶è¿Ÿæ§½ä¸­ï¼Œä¿å­˜çš„æ˜¯å‰ä¸€æ¡è½¬ç§»æŒ‡ä»¤çš„åœ°å€
    PRIdå¯„å­˜å™?(15)     32ä½? å¤„ç†å™¨æ ‡å¿—å’Œç‰ˆæœ¬ ä¸éœ€è¦ï¼Ÿ
    Configå¯„å­˜å™?(16)   32ä½? é…ç½®å¯„å­˜å™¨ï¼Œç”¨äºè®¾ç½®CPUçš„å‚æ•? ä¸éœ€è¦??
        15      BE      1è¡¨ç¤ºå¤§ç«¯åºï¼Œ0è¡¨ç¤ºå°ç«¯åº?
*/

`timescale 1ns / 1ps
`include "constants.v"

module cp0_reg(
    input wire clk, // æ—¶é’Ÿä¿¡å·
    input wire rst, // å¤ä½ä¿¡å·

    input wire w_in, // æ˜¯å¦å†™ï¼Œ1è¡¨ç¤ºå†?
    input wire[4:0] waddr_in, // å†™å…¥CP0å¯„å­˜å™¨çš„åœ°å€
    input wire[4:0] raddr_in, // è¯»å–CP0å¯„å­˜å™¨çš„åœ°å€
    input wire[31:0] data_in, // å†™å…¥çš„æ•°æ?
    input wire[6:0] inter_in, // 6ä¸ªå¤–éƒ¨ç¡¬ä»¶ä¸­æ–?

    output reg[31:0] data_out, // è¯»å–çš„æ•°æ?
    output reg[31:0] count_out, // Countå¯„å­˜å™¨çš„å€?
    output reg[31:0] compare_out, // Compareå¯„å­˜å™¨çš„å€?
    output reg[31:0] status_out, // Statuså¯„å­˜å™¨çš„å€?
    output reg[31:0] cause_out, // Causeå¯„å­˜å™¨çš„å€?
    output reg[31:0] epc_out, // EPCå¯„å­˜å™¨çš„å€?
    
    // exception
    input wire[31:0] exception_in,
    input wire[31:0] exception_address_in,
    
    // delayslot
    input wire this_delayslot_in,

    output reg timer_inter_out // æ˜¯å¦æœ‰å®šæ—¶ä¸­æ–?
);


always @ (posedge clk) begin
    if (rst == 1'b1) begin
        count_out <= 32'b0;
        compare_out <= 32'b0;
        status_out <= 32'h10000000;
        cause_out <= 32'b0;
        epc_out <= 32'b0;
        timer_inter_out <= 1'b0;
    end
    else begin
        // äº§ç”Ÿå®šæ—¶ä¸­æ–­
        count_out <= count_out + 1;
        if (compare_out != 32'b0 && count_out == compare_out) begin
            timer_inter_out <= 1'b1;
        end

        // ä¿å­˜å¤–éƒ¨ç¡¬ä»¶ä¸­æ–­
        cause_out[15:10] <= inter_in;
        
        // å†™å…¥å¯„å­˜å™?
        if (w_in == 1'b1) begin
            case (waddr_in)
                5'b01001: begin // Count
                    count_out <= data_in;
                end
                5'b01011: begin // Compare
                    compare_out <= data_in;
                    timer_inter_out <= 1'b0;
                end
                5'b01100: begin // Status
                    status_out <= data_in;
                end
                5'b01101: begin // Cause
                    cause_out[22] <= data_in[22];
                    cause_out[23] <= data_in[23];
                    cause_out[9:8] <= data_in[9:8];
                end
                5'b01110: begin // Epc
                    epc_out <= data_in;
                end
                default: begin
                end
            endcase
        end
        
        if (exception_in != 32'h0 && exception_in != 32'h0000000e) begin
            if (this_delayslot_in == 1'b1) begin
                epc_out <= exception_address_in - 4;
                cause_out[31] <= 1'b1;
            end else begin
                epc_out <= exception_address_in;
                cause_out[31] <= 1'b0;
            end
        end
        
        case (exception_in)
            32'h00000001: begin // interrupt
                status_out[1] <= 1'b1;
                cause_out[6:2] <= 5'b00000;
            end
            32'h00000008: begin // syscall
                status_out[1] <= 1'b1;
                cause_out[6:2] <= 5'b01000;
            end
            32'h0000000a: begin // instruction invalid
                status_out[1] <= 1'b1;
                cause_out[6:2] <= 5'b01010;
            end
            32'h0000000d: begin // trap
                status_out[1] <= 1'b1;
                cause_out[6:2] <= 5'b01101;
            end
            32'h0000000c: begin // overflow
                status_out[1] <= 1'b1;
                cause_out[6:2] <= 5'b01100;
            end
            32'h0000000e: begin
                status_out[1] <= 1'b0;
            end
        endcase
    end
end

always @ (*) begin
    if (rst) begin
        data_out <= 32'b0; 
    end
    else begin
        // è¯»å–å¯„å­˜å™?
        case (raddr_in)
            5'b01001: begin // Count
                data_out <= count_out;
            end
            5'b01011: begin // Compare
                data_out <= compare_out;
            end
            5'b01100: begin // Status
                data_out <= status_out;
            end
            5'b01101: begin // Cause
                data_out <= cause_out;
            end
            5'b01110: begin // Epc
                data_out <= epc_out;
            end
            default: begin
                data_out <= 32'h0;
            end
        endcase
    end
end

endmodule
