<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: Dmac Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">Dmac Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___d_m_a_c.html">Direct Memory Access Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="Dmac" -->
<p>DMAC APB hardware registers.  
 <a href="struct_dmac.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="comp__dmac_8h_source.html">comp_dmac.h</a>&gt;</code></p>

<p><a href="struct_dmac-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30a5958da3426b2fa78c55aca13d1cc4"></a><!-- doxytag: member="Dmac::CTRL" ref="a30a5958da3426b2fa78c55aca13d1cc4" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a30a5958da3426b2fa78c55aca13d1cc4">CTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 16) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12414ace3ca825d274fa41bc8453578b"></a><!-- doxytag: member="Dmac::CRCCTRL" ref="a12414ace3ca825d274fa41bc8453578b" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a12414ace3ca825d274fa41bc8453578b">CRCCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 16) CRC Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3a090166a092799acfbc1ee5d4e2754"></a><!-- doxytag: member="Dmac::CRCDATAIN" ref="ad3a090166a092799acfbc1ee5d4e2754" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ad3a090166a092799acfbc1ee5d4e2754">CRCDATAIN</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) CRC Data Input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a707e8e96b25fa7bb7b1495253e727e79"></a><!-- doxytag: member="Dmac::CRCCHKSUM" ref="a707e8e96b25fa7bb7b1495253e727e79" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a707e8e96b25fa7bb7b1495253e727e79">CRCCHKSUM</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) CRC Checksum. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71ddfa13f7a06dafff0134b78932d36f"></a><!-- doxytag: member="Dmac::CRCSTATUS" ref="a71ddfa13f7a06dafff0134b78932d36f" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a71ddfa13f7a06dafff0134b78932d36f">CRCSTATUS</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) CRC Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66acc4d744ae23e8209bcb3295d9b435"></a><!-- doxytag: member="Dmac::DBGCTRL" ref="a66acc4d744ae23e8209bcb3295d9b435" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a66acc4d744ae23e8209bcb3295d9b435">DBGCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0D (R/W 8) Debug Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7e71997c07f52cad819bf6ec2726259"></a><!-- doxytag: member="Dmac::QOSCTRL" ref="af7e71997c07f52cad819bf6ec2726259" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af7e71997c07f52cad819bf6ec2726259">QOSCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E (R/W 8) QOS Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa4a73446a28ed2218a9c4e6d294761b"></a><!-- doxytag: member="Dmac::Reserved1" ref="afa4a73446a28ed2218a9c4e6d294761b" args="[0x1]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a9d3fbf0dd93c589a2648fa97f4af50"></a><!-- doxytag: member="Dmac::SWTRIGCTRL" ref="a4a9d3fbf0dd93c589a2648fa97f4af50" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a4a9d3fbf0dd93c589a2648fa97f4af50">SWTRIGCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Software Trigger Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1888f8c42460b446512edf5f966a19d5"></a><!-- doxytag: member="Dmac::PRICTRL0" ref="a1888f8c42460b446512edf5f966a19d5" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a1888f8c42460b446512edf5f966a19d5">PRICTRL0</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Priority Control 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05eb3880059efc6487943e5daab55d2b"></a><!-- doxytag: member="Dmac::Reserved2" ref="a05eb3880059efc6487943e5daab55d2b" args="[0x8]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00e7d5ff6840fe92744e11307a67063f"></a><!-- doxytag: member="Dmac::INTPEND" ref="a00e7d5ff6840fe92744e11307a67063f" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a00e7d5ff6840fe92744e11307a67063f">INTPEND</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 16) Interrupt Pending. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65c1a3cfa84eccf6ec9d8e762c762185"></a><!-- doxytag: member="Dmac::Reserved3" ref="a65c1a3cfa84eccf6ec9d8e762c762185" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41c5697f64b65f76f5345f84404e3c95"></a><!-- doxytag: member="Dmac::INTSTATUS" ref="a41c5697f64b65f76f5345f84404e3c95" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a41c5697f64b65f76f5345f84404e3c95">INTSTATUS</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/ 32) Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c3dad33e385bb1d14e714e1f9da9b27"></a><!-- doxytag: member="Dmac::BUSYCH" ref="a7c3dad33e385bb1d14e714e1f9da9b27" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a7c3dad33e385bb1d14e714e1f9da9b27">BUSYCH</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/ 32) Busy Channels. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e149b70af1677ccd055ea4d2d9abfe6"></a><!-- doxytag: member="Dmac::PENDCH" ref="a4e149b70af1677ccd055ea4d2d9abfe6" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a4e149b70af1677ccd055ea4d2d9abfe6">PENDCH</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/ 32) Pending Channels. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa42ca9bfcb0e8347ea9a825d6a6867a6"></a><!-- doxytag: member="Dmac::ACTIVE" ref="aa42ca9bfcb0e8347ea9a825d6a6867a6" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#aa42ca9bfcb0e8347ea9a825d6a6867a6">ACTIVE</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/ 32) Active Channel and Levels. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf439afa10bb921d80deed2bc2c9aaef"></a><!-- doxytag: member="Dmac::BASEADDR" ref="acf439afa10bb921d80deed2bc2c9aaef" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#acf439afa10bb921d80deed2bc2c9aaef">BASEADDR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) Descriptor Memory Section Base Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08d749c7922d2792f766ae26a4c5d0a4"></a><!-- doxytag: member="Dmac::WRBADDR" ref="a08d749c7922d2792f766ae26a4c5d0a4" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a08d749c7922d2792f766ae26a4c5d0a4">WRBADDR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/W 32) Write-Back Memory Section Base Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5395f77f46fdb2ee64ead8181806fbae"></a><!-- doxytag: member="Dmac::Reserved4" ref="a5395f77f46fdb2ee64ead8181806fbae" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36bada5969f1e2c4ac363332035db258"></a><!-- doxytag: member="Dmac::CHID" ref="a36bada5969f1e2c4ac363332035db258" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a36bada5969f1e2c4ac363332035db258">CHID</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3F (R/W 8) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10b1128ed5beff3314e67f2beaaa2085"></a><!-- doxytag: member="Dmac::CHCTRLA" ref="a10b1128ed5beff3314e67f2beaaa2085" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a10b1128ed5beff3314e67f2beaaa2085">CHCTRLA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 8) Channel Control A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a006ce7b92361cfc4e27a551d684f7686"></a><!-- doxytag: member="Dmac::Reserved5" ref="a006ce7b92361cfc4e27a551d684f7686" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a163082e1fc92574b33e509946ba6b3c8"></a><!-- doxytag: member="Dmac::CHCTRLB" ref="a163082e1fc92574b33e509946ba6b3c8" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a163082e1fc92574b33e509946ba6b3c8">CHCTRLB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 32) Channel Control B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae977ab572915b968258e315930bcdf65"></a><!-- doxytag: member="Dmac::Reserved6" ref="ae977ab572915b968258e315930bcdf65" args="[0x4]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [0x4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7be0acb8b2f2a290c6426412140340f0"></a><!-- doxytag: member="Dmac::CHINTENCLR" ref="a7be0acb8b2f2a290c6426412140340f0" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a7be0acb8b2f2a290c6426412140340f0">CHINTENCLR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4C (R/W 8) Channel Interrupt Enable Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa920382c89549937f329651778faa59d"></a><!-- doxytag: member="Dmac::CHINTENSET" ref="aa920382c89549937f329651778faa59d" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#aa920382c89549937f329651778faa59d">CHINTENSET</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4D (R/W 8) Channel Interrupt Enable Set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af689ffd91afc0a1e8bfdfcdeceec42ad"></a><!-- doxytag: member="Dmac::CHINTFLAG" ref="af689ffd91afc0a1e8bfdfcdeceec42ad" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af689ffd91afc0a1e8bfdfcdeceec42ad">CHINTFLAG</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af717fb62f8a516633b762b183abfd99a"></a><!-- doxytag: member="Dmac::CHSTATUS" ref="af717fb62f8a516633b762b183abfd99a" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af717fb62f8a516633b762b183abfd99a">CHSTATUS</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4F (R/ 8) Channel Status. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>DMAC APB hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__dmac_8h_source.html">comp_dmac.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:16 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
