0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Yann/digitec/report5/report5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Yann/digitec/report5/report5.srcs/sim_1/imports/lab6_files/ALU_test.v,1586777906,verilog,,,,ALU_test,,,,,,,,
C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/ALU.v,1586778044,verilog,,C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v,,ALU,,,,,,,,
C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v,1585665688,verilog,,C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/arithmetic.v,,FourBitAdder;FullAdder;adder,,,,,,,,
C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/arithmetic.v,1586778087,verilog,,C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/extender.v,,arithmetic,,,,,,,,
C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/extender.v,1585641648,verilog,,C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/logical.v,,extender,,,,,,,,
C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/logical.v,1585639603,verilog,,C:/Users/Yann/digitec/report5/report5.srcs/sim_1/imports/lab6_files/ALU_test.v,,logical,,,,,,,,
