// Seed: 1861812194
module module_0 (
    input logic id_0,
    inout id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    output id_8,
    input id_9
);
  logic id_10 = 1'b0;
  logic id_11;
  assign id_6#(
      .id_4 (1),
      .id_5 (1),
      .id_11(id_9),
      .id_1 (id_9),
      .id_0 (id_0)
  ) = id_10;
  assign id_6 = id_5;
  logic id_12;
endmodule
