#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb  2 17:19:22 2021
# Process ID: 17900
# Current directory: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hs_dual_ad/hs_dual_ad.runs/clk_wiz_0_synth_1
# Command line: vivado.exe -log clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl
# Log file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hs_dual_ad/hs_dual_ad.runs/clk_wiz_0_synth_1/clk_wiz_0.vds
# Journal file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hs_dual_ad/hs_dual_ad.runs/clk_wiz_0_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_wiz_0.tcl -notrace
