#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb67820 .scope module, "spitest" "spitest" 2 3;
 .timescale 0 0;
v0xb93800_0 .var "clk", 0 0;
v0xb938c0_0 .var "cs_pin", 0 0;
v0xb939d0_0 .var/i "i", 31 0;
o0x7f548242bee8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xb93a70_0 .net "leds", 3 0, o0x7f548242bee8;  0 drivers
v0xb93b30_0 .net8 "miso_pin", 0 0, L_0xb94130;  1 drivers, strength-aware
v0xb93c20_0 .var "mosi_pin", 0 0;
v0xb93d10_0 .var "sclk_pin", 0 0;
S_0xb3c330 .scope module, "dut" "spiMemory" 2 16, 3 7 0, S_0xb67820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
L_0xb94130 .functor BUFIF1 1, v0xb904f0_0, v0xb8fa80_0, C4<0>, C4<0>;
v0xb92690_0 .net "addr_we", 0 0, v0xb8f690_0;  1 drivers
v0xb927a0_0 .net "address", 6 0, v0xb8dc40_0;  1 drivers
v0xb928b0_0 .net "clk", 0 0, v0xb93800_0;  1 drivers
v0xb92a60_0 .net "cs", 0 0, v0xb8e2d0_0;  1 drivers
v0xb92b00_0 .net "cs_pin", 0 0, v0xb938c0_0;  1 drivers
v0xb92bf0_0 .net "datamemout", 7 0, v0xb8f050_0;  1 drivers
v0xb92ce0_0 .net "dm_we", 0 0, v0xb8f990_0;  1 drivers
v0xb92dd0_0 .net "leds", 3 0, o0x7f548242bee8;  alias, 0 drivers
v0xb92e70_0 .net "miso_buff", 0 0, v0xb8fa80_0;  1 drivers
v0xb92fa0_0 .net8 "miso_pin", 0 0, L_0xb94130;  alias, 1 drivers, strength-aware
v0xb93040_0 .net "mosi_pin", 0 0, v0xb93c20_0;  1 drivers
v0xb930e0_0 .net "sclk_negedge", 0 0, v0xb91740_0;  1 drivers
v0xb93180_0 .net "sclk_pin", 0 0, v0xb93d10_0;  1 drivers
v0xb93220_0 .net "sclk_posedge", 0 0, v0xb91900_0;  1 drivers
v0xb932c0_0 .net "serial_in", 0 0, v0xb90ad0_0;  1 drivers
v0xb933b0_0 .net "serial_out", 0 0, L_0xb93e70;  1 drivers
v0xb934a0_0 .net "serial_out_delayed", 0 0, v0xb904f0_0;  1 drivers
v0xb93650_0 .net "shift_reg_parallel_out", 7 0, L_0xb93e00;  1 drivers
v0xb936f0_0 .net "sr_we", 0 0, v0xb8fc80_0;  1 drivers
L_0xb93f60 .part L_0xb93e00, 0, 7;
L_0xb94090 .part L_0xb93e00, 0, 1;
S_0xb3c500 .scope module, "al" "addressLatch" 3 70, 4 5 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /OUTPUT 7 "q"
P_0xb3c6d0 .param/l "width" 0 4 6, +C4<00000000000000000000000000000111>;
v0xb34080_0 .net "ce", 0 0, v0xb8f690_0;  alias, 1 drivers
v0xb8da90_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb8db50_0 .net "d", 6 0, L_0xb93f60;  1 drivers
v0xb8dc40_0 .var "q", 6 0;
E_0xb35710 .event posedge, v0xb8da90_0;
S_0xb8ddd0 .scope module, "cs_inputcond" "inputconditioner" 3 35, 5 8 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xb8dfc0 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0xb8e000 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0xb8e230_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb8e2d0_0 .var "conditioned", 0 0;
v0xb8e370_0 .var "counter", 2 0;
v0xb8e430_0 .var "negativeedge", 0 0;
v0xb8e4f0_0 .net "noisysignal", 0 0, v0xb938c0_0;  alias, 1 drivers
v0xb8e600_0 .var "positiveedge", 0 0;
v0xb8e6c0_0 .var "synchronizer0", 0 0;
v0xb8e780_0 .var "synchronizer1", 0 0;
S_0xb8e8e0 .scope module, "dm" "datamemory" 3 59, 6 8 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0xb8eab0 .param/l "addresswidth" 0 6 10, +C4<00000000000000000000000000000111>;
P_0xb8eaf0 .param/l "depth" 0 6 11, +C4<00000000000000000000000010000000>;
P_0xb8eb30 .param/l "width" 0 6 12, +C4<00000000000000000000000000001000>;
v0xb8ee20_0 .net "address", 6 0, v0xb8dc40_0;  alias, 1 drivers
v0xb8eec0_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb8efb0_0 .net "dataIn", 7 0, L_0xb93e00;  alias, 1 drivers
v0xb8f050_0 .var "dataOut", 7 0;
v0xb8f130 .array "memory", 0 127, 7 0;
v0xb8f240_0 .net "writeEnable", 0 0, v0xb8f990_0;  alias, 1 drivers
S_0xb8f3a0 .scope module, "fsm0" "fsm" 3 80, 7 30 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "cs"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /INPUT 1 "s_pos"
    .port_info 4 /OUTPUT 1 "miso_buff"
    .port_info 5 /OUTPUT 1 "dm_we"
    .port_info 6 /OUTPUT 1 "addr_we"
    .port_info 7 /OUTPUT 1 "sr_we"
v0xb8f690_0 .var "addr_we", 0 0;
v0xb8f750_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb8f7f0_0 .var "counter", 3 0;
v0xb8f8c0_0 .net "cs", 0 0, v0xb8e2d0_0;  alias, 1 drivers
v0xb8f990_0 .var "dm_we", 0 0;
v0xb8fa80_0 .var "miso_buff", 0 0;
v0xb8fb20_0 .net "rw", 0 0, L_0xb94090;  1 drivers
v0xb8fbc0_0 .net "s_pos", 0 0, v0xb91900_0;  alias, 1 drivers
v0xb8fc80_0 .var "sr_we", 0 0;
v0xb8fdd0_0 .var "state", 2 0;
S_0xb8ffb0 .scope module, "miso_dff" "dff" 3 94, 4 20 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /OUTPUT 1 "q"
v0xb901f0_0 .net "ce", 0 0, v0xb91740_0;  alias, 1 drivers
v0xb902d0_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb90420_0 .net "d", 0 0, L_0xb93e70;  alias, 1 drivers
v0xb904f0_0 .var "q", 0 0;
S_0xb90640 .scope module, "mosi_inputcond" "inputconditioner" 3 20, 5 8 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xb907c0 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0xb90800 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0xb90a30_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb90ad0_0 .var "conditioned", 0 0;
v0xb90b70_0 .var "counter", 2 0;
v0xb90c40_0 .var "negativeedge", 0 0;
v0xb90d00_0 .net "noisysignal", 0 0, v0xb93c20_0;  alias, 1 drivers
v0xb90e10_0 .var "positiveedge", 0 0;
v0xb90ed0_0 .var "synchronizer0", 0 0;
v0xb90f90_0 .var "synchronizer1", 0 0;
S_0xb910f0 .scope module, "sclk_inputcond" "inputconditioner" 3 27, 5 8 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xb912c0 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0xb91300 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0xb91530_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb915d0_0 .var "conditioned", 0 0;
v0xb91670_0 .var "counter", 2 0;
v0xb91740_0 .var "negativeedge", 0 0;
v0xb91810_0 .net "noisysignal", 0 0, v0xb93d10_0;  alias, 1 drivers
v0xb91900_0 .var "positiveedge", 0 0;
v0xb919a0_0 .var "synchronizer0", 0 0;
v0xb91a40_0 .var "synchronizer1", 0 0;
S_0xb91bd0 .scope module, "sr" "shiftregister" 3 45, 8 9 0, S_0xb3c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0xb91da0 .param/l "width" 0 8 10, +C4<00000000000000000000000000001000>;
L_0xb93e00 .functor BUFZ 8, v0xb91ff0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xb91f30_0 .net "clk", 0 0, v0xb93800_0;  alias, 1 drivers
v0xb91ff0_0 .var "mem", 7 0;
v0xb920d0_0 .net "parallelDataIn", 7 0, v0xb8f050_0;  alias, 1 drivers
v0xb921d0_0 .net "parallelDataOut", 7 0, L_0xb93e00;  alias, 1 drivers
v0xb922a0_0 .net "parallelLoad", 0 0, v0xb8fc80_0;  alias, 1 drivers
v0xb92390_0 .net "peripheralClkEdge", 0 0, v0xb91900_0;  alias, 1 drivers
v0xb92480_0 .net "serialDataIn", 0 0, v0xb90ad0_0;  alias, 1 drivers
v0xb92520_0 .net "serialDataOut", 0 0, L_0xb93e70;  alias, 1 drivers
L_0xb93e70 .part v0xb91ff0_0, 7, 1;
    .scope S_0xb90640;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb90b70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb90ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb90f90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xb90640;
T_1 ;
    %wait E_0xb35710;
    %load/vec4 v0xb90ad0_0;
    %load/vec4 v0xb90f90_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb90b70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xb90b70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb90b70_0, 0;
    %load/vec4 v0xb90f90_0;
    %assign/vec4 v0xb90ad0_0, 0;
    %load/vec4 v0xb90f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb90e10_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb90c40_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xb90b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb90b70_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0xb90e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb90e10_0, 0;
T_1.6 ;
    %load/vec4 v0xb90c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb90c40_0, 0;
T_1.8 ;
    %load/vec4 v0xb90d00_0;
    %assign/vec4 v0xb90ed0_0, 0;
    %load/vec4 v0xb90ed0_0;
    %assign/vec4 v0xb90f90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb910f0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb91670_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb919a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb91a40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xb910f0;
T_3 ;
    %wait E_0xb35710;
    %load/vec4 v0xb915d0_0;
    %load/vec4 v0xb91a40_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb91670_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xb91670_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb91670_0, 0;
    %load/vec4 v0xb91a40_0;
    %assign/vec4 v0xb915d0_0, 0;
    %load/vec4 v0xb91a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91900_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91740_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xb91670_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb91670_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0xb91900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91900_0, 0;
T_3.6 ;
    %load/vec4 v0xb91740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91740_0, 0;
T_3.8 ;
    %load/vec4 v0xb91810_0;
    %assign/vec4 v0xb919a0_0, 0;
    %load/vec4 v0xb919a0_0;
    %assign/vec4 v0xb91a40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb8ddd0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb8e370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb8e6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb8e780_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xb8ddd0;
T_5 ;
    %wait E_0xb35710;
    %load/vec4 v0xb8e2d0_0;
    %load/vec4 v0xb8e780_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb8e370_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb8e370_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb8e370_0, 0;
    %load/vec4 v0xb8e780_0;
    %assign/vec4 v0xb8e2d0_0, 0;
    %load/vec4 v0xb8e780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e600_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e430_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xb8e370_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb8e370_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0xb8e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e600_0, 0;
T_5.6 ;
    %load/vec4 v0xb8e430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e430_0, 0;
T_5.8 ;
    %load/vec4 v0xb8e4f0_0;
    %assign/vec4 v0xb8e6c0_0, 0;
    %load/vec4 v0xb8e6c0_0;
    %assign/vec4 v0xb8e780_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xb91bd0;
T_6 ;
    %wait E_0xb35710;
    %load/vec4 v0xb922a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xb920d0_0;
    %assign/vec4 v0xb91ff0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb92390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xb91ff0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xb92480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xb91ff0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb8e8e0;
T_7 ;
    %wait E_0xb35710;
    %load/vec4 v0xb8f240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xb8efb0_0;
    %load/vec4 v0xb8ee20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8f130, 0, 4;
T_7.0 ;
    %load/vec4 v0xb8ee20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8f130, 4;
    %assign/vec4 v0xb8f050_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0xb3c500;
T_8 ;
    %wait E_0xb35710;
    %load/vec4 v0xb34080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb8db50_0;
    %assign/vec4 v0xb8dc40_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb8f3a0;
T_9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb8f7f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb8fdd0_0, 0, 3;
    %end;
    .thread T_9;
    .scope S_0xb8f3a0;
T_10 ;
    %wait E_0xb35710;
    %load/vec4 v0xb8f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb8f7f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xb8fdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8f690_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fa80_0, 0;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8f690_0, 0;
    %load/vec4 v0xb8fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0xb8f7f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xb8f7f0_0, 0;
T_10.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fa80_0, 0;
    %load/vec4 v0xb8f7f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb8f7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f690_0, 0;
T_10.12 ;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8fa80_0, 0;
    %load/vec4 v0xb8fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
T_10.14 ;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0xb8fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
T_10.17 ;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8fa80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0xb8fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0xb8f7f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xb8f7f0_0, 0;
T_10.18 ;
    %load/vec4 v0xb8f7f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_10.20, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb8f7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fa80_0, 0;
T_10.20 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0xb8fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0xb8f7f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xb8f7f0_0, 0;
T_10.22 ;
    %load/vec4 v0xb8f7f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8fc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8f990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb8fdd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb8f7f0_0, 0;
T_10.24 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xb8ffb0;
T_11 ;
    %wait E_0xb35710;
    %load/vec4 v0xb901f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xb90420_0;
    %assign/vec4 v0xb904f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xb67820;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93800_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xb67820;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0xb93800_0;
    %inv;
    %store/vec4 v0xb93800_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0xb67820;
T_14 ;
    %vpi_call 2 18 "$dumpfile", "sys.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0xb939d0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_14.1, 5;
    %load/vec4 v0xb939d0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb939d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
T_14.4 ;
    %load/vec4 v0xb939d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.5, 5;
    %load/vec4 v0xb939d0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb939d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
T_14.8 ;
    %load/vec4 v0xb939d0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_14.9, 5;
    %load/vec4 v0xb939d0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
T_14.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb939d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
    %jmp T_14.8;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93c20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.12, 6;
    %vpi_call 2 82 "$display", "Test 1,1 Failed" {0 0 0};
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.14, 6;
    %vpi_call 2 87 "$display", "Test 1,2 Failed" {0 0 0};
T_14.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.16, 6;
    %vpi_call 2 92 "$display", "Test 1,3 Failed" {0 0 0};
T_14.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.18, 6;
    %vpi_call 2 97 "$display", "Test 1,4 Failed" {0 0 0};
T_14.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.20, 6;
    %vpi_call 2 102 "$display", "Test 1,5 Failed" {0 0 0};
T_14.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.22, 6;
    %vpi_call 2 107 "$display", "Test 1,6 Failed" {0 0 0};
T_14.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.24, 6;
    %vpi_call 2 112 "$display", "Test 1,7 Failed" {0 0 0};
T_14.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0xb93b30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.26, 6;
    %vpi_call 2 117 "$display", "Test 1,8 Failed" {0 0 0};
T_14.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 136 "$display", "Reading data at address 0" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
T_14.28 ;
    %load/vec4 v0xb939d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.29, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb93d10_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 140 "$display", "%b", v0xb93b30_0 {0 0 0};
    %load/vec4 v0xb939d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb939d0_0, 0, 32;
    %jmp T_14.28;
T_14.29 ;
    %delay 100, 0;
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "spimemory.t.v";
    "./spimemory.v";
    "./dff.v";
    "./inputconditioner.v";
    "./datamemory.v";
    "./fsm_system.v";
    "./shiftregister.v";
