Cpu0_Main.o :	../Cpu0_Main.c
../Cpu0_Main.c :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\Ifx_Types.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\Ifx_Types.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Platform\Tricore\Compilers\Compilers.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Platform\Tricore\Compilers\Compilers.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Configurations\Ifx_Cfg.h"
"F:\\YYC\\git\\Plan_G\\Configurations\Ifx_Cfg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Platform\Tricore\Compilers\CompilerTasking.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Platform\Tricore\Compilers\CompilerTasking.h" :
Cpu0_Main.o :	"D:\Softinstall\Infineon\AURIX-Studio-1.10.6\tools\Compilers\Tasking_1.1r8\ctc\include\stddef.h"
"D:\Softinstall\Infineon\AURIX-Studio-1.10.6\tools\Compilers\Tasking_1.1r8\ctc\include\stddef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\Platform_Types.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\Platform_Types.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\Ifx_TypesTasking.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\Ifx_TypesTasking.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\IfxCpu.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\IfxCpu.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_Impl\IfxCpu_cfg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_Impl\IfxCpu_cfg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\IfxCpu_Intrinsics.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\IfxCpu_Intrinsics.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxCpu_reg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxCpu_reg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxCpu_regdef.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxCpu_regdef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\Ifx_TypesReg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\Ifx_TypesReg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSrc_reg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSrc_reg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSrc_regdef.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSrc_regdef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxScu_reg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxScu_reg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxScu_regdef.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxScu_regdef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxStm_reg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxStm_reg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxStm_regdef.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxStm_regdef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_Impl\IfxScu_cfg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_Impl\IfxScu_cfg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxScu_bf.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxScu_bf.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Service\\CpuGeneric\_Utilities\Ifx_Assert.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Service\\CpuGeneric\_Utilities\Ifx_Assert.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\Ifx_Types.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\Ifx_Types.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Scu\Std\IfxScuWdt.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Scu\Std\IfxScuWdt.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Scu\Std\IfxScuWdt.asm.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Scu\Std\IfxScuWdt.asm.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Scu\Std\IfxScuCcu.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Scu\Std\IfxScuCcu.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\IfxCpu.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Cpu\Std\IfxCpu.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_PinMap\IfxScu_PinMap.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_PinMap\IfxScu_PinMap.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Port\Std\IfxPort.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\Port\Std\IfxPort.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_Impl\IfxPort_cfg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\_Impl\IfxPort_cfg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxPort_reg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxPort_reg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxPort_regdef.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxPort_regdef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSmu_reg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSmu_reg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSmu_regdef.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxSmu_regdef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxDmu_reg.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxDmu_reg.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxDmu_regdef.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\IfxDmu_regdef.h" :
Cpu0_Main.o :	"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\IfxScuWdt.h"
"F:\\YYC\\git\\Plan_G\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\IfxScuWdt.h" :
