#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Wed Oct 25 09:52:48 2023
# Process ID: 24960
# Current directory: D:/FPGAdemo/CPUdemo_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6640 D:\FPGAdemo\CPUdemo_4\CPUdemo_4.xpr
# Log file: D:/FPGAdemo/CPUdemo_4/vivado.log
# Journal file: D:/FPGAdemo/CPUdemo_4\vivado.jou
# Running On: LAPTOP-T2VDSBIN, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 14888 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGAdemo/CPUdemo_4/CPUdemo_4.xpr
update_compile_order -fileset sources_1
lreset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
source simcpu.tcl
relaunch_sim
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
refresh_design
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
open_project D:/FPGAdemo/CPU_demo/CPU_demo.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/cpu.v] -no_script -reset -force -quiet
remove_files  D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/cpu.v
file delete -force D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/cpu.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/insreg.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/cu.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/alu4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/pc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/reg_stack4.v] -no_script -reset -force -quiet
remove_files  {D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/insreg.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/cu.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/alu4.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/pc.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/reg_stack4.v}
file delete -force D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/insreg.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/cu.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/alu4.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/pc.v D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/reg_stack4.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/define.v] -no_script -reset -force -quiet
remove_files  D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/define.v
file delete -force D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/define.v
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sim_1/new/simcpu.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sim_1/new/simcpu.v
file delete -force D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sim_1/new/simcpu.v
close [ open D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/v_smg.v w ]
add_files D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sources_1/new/v_smg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/FPGAdemo/CPU_demo/CPU_demo.srcs/constrs_1
file mkdir D:/FPGAdemo/CPU_demo/CPU_demo.srcs/constrs_1/new
close [ open D:/FPGAdemo/CPU_demo/CPU_demo.srcs/constrs_1/new/constraint.xdc w ]
add_files -fileset constrs_1 D:/FPGAdemo/CPU_demo/CPU_demo.srcs/constrs_1/new/constraint.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sim_1/new/sim_smg.v w ]
add_files -fileset sim_1 D:/FPGAdemo/CPU_demo/CPU_demo.srcs/sim_1/new/sim_smg.v
update_compile_order -fileset sim_1
current_project CPUdemo_4
current_project CPU_demo
current_project CPUdemo_4
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_project CPU_demo
close_project
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/constrs_1/new/constraint.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/constrs_1/new/constraint.xdc
file delete -force D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/constrs_1/new/constraint.xdc
close [ open D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/constrs_1/new/EGo1.xdc w ]
add_files -fileset constrs_1 D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/constrs_1/new/EGo1.xdc
close_sim
