

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'
================================================================
* Date:           Wed Jan 17 08:24:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.068 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6404|     6404|  64.040 us|  64.040 us|  6404|  6404|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7  |     6402|     6402|         4|          1|          1|  6400|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1"   --->   Operation 10 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten16"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i3 0, i3 %i_12"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4.preheader"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i13 %indvar_flatten16" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 18 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.90ns)   --->   "%icmp_ln685 = icmp_eq  i13 %indvar_flatten16_load, i13 6400" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 20 'icmp' 'icmp_ln685' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.53ns)   --->   "%add_ln685_1 = add i13 %indvar_flatten16_load, i13 1" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 21 'add' 'add_ln685_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln685 = br i1 %icmp_ln685, void %.preheader4, void %.preheader3.preheader.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 22 'br' 'br_ln685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_12_load = load i3 %i_12" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 24 'load' 'i_12_load' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%add_ln685 = add i3 %i_12_load, i3 1" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 25 'add' 'add_ln685' <Predicate = (!icmp_ln685)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%icmp_ln686 = icmp_eq  i12 %indvar_flatten_load, i12 1600" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 26 'icmp' 'icmp_ln686' <Predicate = (!icmp_ln685)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%select_ln685_1 = select i1 %icmp_ln686, i3 %add_ln685, i3 %i_12_load" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 27 'select' 'select_ln685_1' <Predicate = (!icmp_ln685)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln688 = zext i3 %select_ln685_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 28 'zext' 'zext_ln688' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (0.98ns) (grouped into DSP with root node add_ln688)   --->   "%mul_ln688 = mul i9 %zext_ln688, i9 100" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 29 'mul' 'mul_ln688' <Predicate = (!icmp_ln685)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (1.54ns)   --->   "%add_ln686_1 = add i12 %indvar_flatten_load, i12 1" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 30 'add' 'add_ln686_1' <Predicate = (!icmp_ln685)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.59ns)   --->   "%select_ln686_2 = select i1 %icmp_ln686, i12 1, i12 %add_ln686_1" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 31 'select' 'select_ln686_2' <Predicate = (!icmp_ln685)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln685 = store i13 %add_ln685_1, i13 %indvar_flatten16" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 32 'store' 'store_ln685' <Predicate = (!icmp_ln685)> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln685 = store i3 %select_ln685_1, i3 %i_12" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 33 'store' 'store_ln685' <Predicate = (!icmp_ln685)> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln686 = store i12 %select_ln686_2, i12 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 34 'store' 'store_ln686' <Predicate = (!icmp_ln685)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 35 [2/3] (0.98ns) (grouped into DSP with root node add_ln688)   --->   "%mul_ln688 = mul i9 %zext_ln688, i9 100" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 35 'mul' 'mul_ln688' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 36 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln686)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.80ns)   --->   "%select_ln685 = select i1 %icmp_ln686, i7 0, i7 %j_load" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 38 'select' 'select_ln685' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln688)   --->   "%mul_ln688 = mul i9 %zext_ln688, i9 100" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 39 'mul' 'mul_ln688' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln685)   --->   "%xor_ln685 = xor i1 %icmp_ln686, i1 1" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 40 'xor' 'xor_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns)   --->   "%icmp_ln687 = icmp_eq  i5 %k_load, i5 16" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 41 'icmp' 'icmp_ln687' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln685 = and i1 %icmp_ln687, i1 %xor_ln685" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 42 'and' 'and_ln685' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.31ns)   --->   "%add_ln686 = add i7 %select_ln685, i7 1" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 43 'add' 'add_ln686' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln686)   --->   "%or_ln686 = or i1 %and_ln685, i1 %icmp_ln686" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 44 'or' 'or_ln686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln686 = select i1 %or_ln686, i5 0, i5 %k_load" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 45 'select' 'select_ln686' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.80ns)   --->   "%select_ln686_1 = select i1 %and_ln685, i7 %add_ln686, i7 %select_ln685" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 46 'select' 'select_ln686_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln688_1 = zext i7 %select_ln686_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 47 'zext' 'zext_ln688_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln688 = add i9 %mul_ln688, i9 %zext_ln688_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 48 'add' 'add_ln688' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (1.02ns)   --->   "%add_ln687 = add i5 %select_ln686, i5 1" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 49 'add' 'add_ln687' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln686 = store i7 %select_ln686_1, i7 %j" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 50 'store' 'store_ln686' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln687 = store i5 %add_ln687, i5 %k" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 51 'store' 'store_ln687' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln685)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.06>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6400, i64 6400, i64 6400"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_686_6_VITIS_LOOP_687_7_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln688 = add i9 %mul_ln688, i9 %zext_ln688_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 56 'add' 'add_ln688' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_24_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %add_ln688, i4 0" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 57 'bitconcatenate' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln688_2 = zext i5 %select_ln686" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 59 'zext' 'zext_ln688_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.53ns)   --->   "%add_ln688_1 = add i13 %tmp_24_cast, i13 %zext_ln688_2" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 60 'add' 'add_ln688_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln688_3 = zext i13 %add_ln688_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 61 'zext' 'zext_ln688_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_addr = getelementptr i8 %placement_dynamic_bypass, i64 0, i64 %zext_ln688_3" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 62 'getelementptr' 'placement_dynamic_bypass_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln687 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 63 'specloopname' 'specloopname_ln687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.77ns)   --->   "%store_ln688 = store i8 255, i13 %placement_dynamic_bypass_addr" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 64 'store' 'store_ln688' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6400> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [4]  (0 ns)
	'load' operation ('indvar_flatten_load', DynMap/DynMap_4HLS.cpp:686) on local variable 'indvar_flatten' [22]  (0 ns)
	'icmp' operation ('icmp_ln686', DynMap/DynMap_4HLS.cpp:686) [27]  (1.82 ns)
	'select' operation ('select_ln685_1', DynMap/DynMap_4HLS.cpp:685) [29]  (0.795 ns)
	'store' operation ('store_ln685', DynMap/DynMap_4HLS.cpp:685) of variable 'select_ln685_1', DynMap/DynMap_4HLS.cpp:685 on local variable 'i' [55]  (1.3 ns)

 <State 2>: 0.98ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('mul_ln688', DynMap/DynMap_4HLS.cpp:688) [31]  (0.98 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'load' operation ('k_load', DynMap/DynMap_4HLS.cpp:687) on local variable 'k' [20]  (0 ns)
	'icmp' operation ('icmp_ln687', DynMap/DynMap_4HLS.cpp:687) [34]  (0.979 ns)
	'and' operation ('and_ln685', DynMap/DynMap_4HLS.cpp:685) [35]  (0.8 ns)
	'or' operation ('or_ln686', DynMap/DynMap_4HLS.cpp:686) [38]  (0 ns)
	'select' operation ('select_ln686', DynMap/DynMap_4HLS.cpp:686) [39]  (0.976 ns)
	'add' operation ('add_ln687', DynMap/DynMap_4HLS.cpp:687) [51]  (1.02 ns)
	'store' operation ('store_ln687', DynMap/DynMap_4HLS.cpp:687) of variable 'add_ln687', DynMap/DynMap_4HLS.cpp:687 on local variable 'k' [58]  (1.3 ns)

 <State 4>: 6.07ns
The critical path consists of the following:
	'add' operation of DSP[42] ('add_ln688', DynMap/DynMap_4HLS.cpp:688) [42]  (1.76 ns)
	'add' operation ('add_ln688_1', DynMap/DynMap_4HLS.cpp:688) [46]  (1.54 ns)
	'getelementptr' operation ('placement_dynamic_bypass_addr', DynMap/DynMap_4HLS.cpp:688) [48]  (0 ns)
	'store' operation ('store_ln688', DynMap/DynMap_4HLS.cpp:688) of constant 255 on array 'placement_dynamic_bypass' [50]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
