

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sun Sep  3 07:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7188489|  7188489|  71.885 ms|  71.885 ms|  7188489|  7188489|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                     |                                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2  |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
        |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95                   |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1                   |     9220|     9220|  92.200 us|  92.200 us|  9220|  9220|       no|
        |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103                       |Linear_layer_qkv_Pipeline_l_S_k_0_k                        |      773|      773|   7.730 us|   7.730 us|   773|   773|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_l_j  |  7170048|  7170048|       778|          -|          -|  9216|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    141|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     616|    697|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    174|    -|
|Register         |        -|    -|     109|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     725|   1012|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103                       |Linear_layer_qkv_Pipeline_l_S_k_0_k                        |        0|   4|  470|  302|    0|
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95                   |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1                   |        0|   0|  101|  213|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                |                                                           |        0|   4|  616|  697|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_141_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln28_fu_153_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln29_fu_181_p2       |         +|   0|  0|  13|          10|           1|
    |empty_407_fu_229_p2      |         +|   0|  0|  17|          14|          14|
    |sub_ln31_fu_220_p2       |         -|   0|  0|  17|          14|          14|
    |sub_ln32_fu_258_p2       |         -|   0|  0|  27|          20|          20|
    |icmp_ln28_fu_135_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln29_fu_159_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln28_1_fu_173_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln28_fu_165_p3    |    select|   0|  0|  10|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 141|         102|          80|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  48|          9|    1|          9|
    |i_fu_68                |   9|          2|    4|          8|
    |indvar_flatten6_fu_72  |   9|          2|   14|         28|
    |j_fu_64                |   9|          2|   10|         20|
    |v3_address0            |  25|          5|   14|         70|
    |v3_ce0                 |  25|          5|    1|          5|
    |v3_ce1                 |   9|          2|    1|          2|
    |v3_d0                  |  20|          4|   24|         96|
    |v3_we0                 |  20|          4|    1|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 174|         35|   70|        242|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   8|   0|    8|          0|
    |empty_407_reg_306                                                                 |  14|   0|   14|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg                       |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg                   |   1|   0|    1|          0|
    |i_fu_68                                                                           |   4|   0|    4|          0|
    |indvar_flatten6_fu_72                                                             |  14|   0|   14|          0|
    |j_fu_64                                                                           |  10|   0|   10|          0|
    |select_ln28_1_reg_295                                                             |   4|   0|    4|          0|
    |select_ln28_reg_288                                                               |  10|   0|   10|          0|
    |sub_ln31_reg_301                                                                  |   6|   0|   14|          8|
    |sub_ln32_reg_316                                                                  |  12|   0|   20|          8|
    |v3_load_reg_321                                                                   |  24|   0|   24|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 109|   0|  125|         16|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v242_address0  |  out|   14|   ap_memory|              v242|         array|
|v242_ce0       |  out|    1|   ap_memory|              v242|         array|
|v242_q0        |   in|   24|   ap_memory|              v242|         array|
|v243_address0  |  out|   20|   ap_memory|              v243|         array|
|v243_ce0       |  out|    1|   ap_memory|              v243|         array|
|v243_q0        |   in|   24|   ap_memory|              v243|         array|
|v244_address0  |  out|   10|   ap_memory|              v244|         array|
|v244_ce0       |  out|    1|   ap_memory|              v244|         array|
|v244_q0        |   in|   24|   ap_memory|              v244|         array|
|v3_address0    |  out|   14|   ap_memory|                v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                v3|         array|
|v3_we0         |  out|    1|   ap_memory|                v3|         array|
|v3_d0          |  out|   24|   ap_memory|                v3|         array|
|v3_q0          |   in|   24|   ap_memory|                v3|         array|
|v3_address1    |  out|   14|   ap_memory|                v3|         array|
|v3_ce1         |  out|    1|   ap_memory|                v3|         array|
|v3_q1          |   in|   24|   ap_memory|                v3|         array|
+---------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2, i24 %v3"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln28 = store i14 0, i14 %indvar_flatten6" [kernel.cpp:28]   --->   Operation 13 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 0, i4 %i" [kernel.cpp:28]   --->   Operation 14 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln28 = store i10 0, i10 %j" [kernel.cpp:28]   --->   Operation 15 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v244, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v243, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v242, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2, i24 %v3"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln28 = br void %l_S_k_0_k" [kernel.cpp:28]   --->   Operation 20 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i14 %indvar_flatten6" [kernel.cpp:28]   --->   Operation 21 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.20ns)   --->   "%icmp_ln28 = icmp_eq  i14 %indvar_flatten6_load, i14 9216" [kernel.cpp:28]   --->   Operation 22 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln28_1 = add i14 %indvar_flatten6_load, i14 1" [kernel.cpp:28]   --->   Operation 23 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc45, void %for.body55.preheader" [kernel.cpp:28]   --->   Operation 24 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel.cpp:29]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [kernel.cpp:28]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i_load, i4 1" [kernel.cpp:28]   --->   Operation 27 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp_eq  i10 %j_load, i10 768" [kernel.cpp:29]   --->   Operation 28 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.68ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i10 0, i10 %j_load" [kernel.cpp:28]   --->   Operation 29 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i4 %add_ln28, i4 %i_load" [kernel.cpp:28]   --->   Operation 30 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %select_ln28, i10 1" [kernel.cpp:29]   --->   Operation 31 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln29 = store i14 %add_ln28_1, i14 %indvar_flatten6" [kernel.cpp:29]   --->   Operation 32 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln29 = store i4 %select_ln28_1, i4 %i" [kernel.cpp:29]   --->   Operation 33 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln29 = store i10 %add_ln29, i10 %j" [kernel.cpp:29]   --->   Operation 34 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i24 %v3, i24 %v244"   --->   Operation 35 'call' 'call_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.87>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln28_1, i10 0" [kernel.cpp:31]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln28_1, i8 0" [kernel.cpp:31]   --->   Operation 37 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i12 %tmp_26" [kernel.cpp:31]   --->   Operation 38 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.81ns)   --->   "%sub_ln31 = sub i14 %tmp_s, i14 %zext_ln31" [kernel.cpp:31]   --->   Operation 39 'sub' 'sub_ln31' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %select_ln28" [kernel.cpp:32]   --->   Operation 40 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.81ns)   --->   "%empty_407 = add i14 %sub_ln31, i14 %zext_ln32" [kernel.cpp:31]   --->   Operation 41 'add' 'empty_407' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_407" [kernel.cpp:31]   --->   Operation 42 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i24 %v3, i64 0, i64 %p_cast" [kernel.cpp:31]   --->   Operation 43 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%v3_load = load i14 %v3_addr" [kernel.cpp:36]   --->   Operation 44 'load' 'v3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln28, i10 0" [kernel.cpp:32]   --->   Operation 45 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln28, i8 0" [kernel.cpp:32]   --->   Operation 46 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i18 %tmp_28" [kernel.cpp:32]   --->   Operation 47 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.19ns)   --->   "%sub_ln32 = sub i20 %tmp_27, i20 %zext_ln32_1" [kernel.cpp:32]   --->   Operation 48 'sub' 'sub_ln32' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%v3_load = load i14 %v3_addr" [kernel.cpp:36]   --->   Operation 49 'load' 'v3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 5.44>
ST_6 : Operation 50 [2/2] (5.44ns)   --->   "%call_ln36 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k, i24 %v3_load, i24 %v3, i14 %empty_407, i14 %sub_ln31, i24 %v242, i20 %sub_ln32, i24 %v243" [kernel.cpp:36]   --->   Operation 50 'call' 'call_ln36' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i_l_j_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [kernel.cpp:29]   --->   Operation 53 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln36 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k, i24 %v3_load, i24 %v3, i14 %empty_407, i14 %sub_ln31, i24 %v242, i20 %sub_ln32, i24 %v243" [kernel.cpp:36]   --->   Operation 54 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln29 = br void %l_S_k_0_k" [kernel.cpp:29]   --->   Operation 55 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i24 %v3, i24 %v244"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [kernel.cpp:51]   --->   Operation 57 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 011111110]
i                    (alloca           ) [ 011111110]
indvar_flatten6      (alloca           ) [ 011111110]
store_ln28           (store            ) [ 000000000]
store_ln28           (store            ) [ 000000000]
store_ln28           (store            ) [ 000000000]
specinterface_ln0    (specinterface    ) [ 000000000]
specinterface_ln0    (specinterface    ) [ 000000000]
specinterface_ln0    (specinterface    ) [ 000000000]
call_ln0             (call             ) [ 000000000]
br_ln28              (br               ) [ 000000000]
indvar_flatten6_load (load             ) [ 000000000]
icmp_ln28            (icmp             ) [ 000111110]
add_ln28_1           (add              ) [ 000000000]
br_ln28              (br               ) [ 000000000]
j_load               (load             ) [ 000000000]
i_load               (load             ) [ 000000000]
add_ln28             (add              ) [ 000000000]
icmp_ln29            (icmp             ) [ 000000000]
select_ln28          (select           ) [ 000011000]
select_ln28_1        (select           ) [ 000010000]
add_ln29             (add              ) [ 000000000]
store_ln29           (store            ) [ 000000000]
store_ln29           (store            ) [ 000000000]
store_ln29           (store            ) [ 000000000]
tmp_s                (bitconcatenate   ) [ 000000000]
tmp_26               (bitconcatenate   ) [ 000000000]
zext_ln31            (zext             ) [ 000000000]
sub_ln31             (sub              ) [ 000001110]
zext_ln32            (zext             ) [ 000000000]
empty_407            (add              ) [ 000001110]
p_cast               (zext             ) [ 000000000]
v3_addr              (getelementptr    ) [ 000001000]
tmp_27               (bitconcatenate   ) [ 000000000]
tmp_28               (bitconcatenate   ) [ 000000000]
zext_ln32_1          (zext             ) [ 000000000]
sub_ln32             (sub              ) [ 000000110]
v3_load              (load             ) [ 000000110]
specloopname_ln0     (specloopname     ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
specloopname_ln29    (specloopname     ) [ 000000000]
call_ln36            (call             ) [ 000000000]
br_ln29              (br               ) [ 000000000]
call_ln0             (call             ) [ 000000000]
ret_ln51             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v242">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v242"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v243">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v243"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v244">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v244"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_S_k_0_k"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i_l_j_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten6_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v3_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v3_load/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="24" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="24" slack="0"/>
<pin id="98" dir="0" index="2" bw="24" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="24" slack="1"/>
<pin id="106" dir="0" index="2" bw="24" slack="0"/>
<pin id="107" dir="0" index="3" bw="14" slack="2"/>
<pin id="108" dir="0" index="4" bw="14" slack="2"/>
<pin id="109" dir="0" index="5" bw="24" slack="0"/>
<pin id="110" dir="0" index="6" bw="20" slack="1"/>
<pin id="111" dir="0" index="7" bw="24" slack="0"/>
<pin id="112" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln28_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="14" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln28_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln28_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten6_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="2"/>
<pin id="134" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln28_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="14" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln28_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="2"/>
<pin id="149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="2"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln28_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln29_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln28_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln28_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln29_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln29_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="14" slack="2"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln29_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="2"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln29_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="2"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_26_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="1"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln31_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln31_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln32_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="1"/>
<pin id="228" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_407_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_407/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_27_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="20" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="2"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_28_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="2"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln32_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sub_ln32_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="20" slack="0"/>
<pin id="260" dir="0" index="1" bw="18" slack="0"/>
<pin id="261" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="j_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten6_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="288" class="1005" name="select_ln28_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="295" class="1005" name="select_ln28_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="sub_ln31_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="2"/>
<pin id="303" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln31 "/>
</bind>
</comp>

<comp id="306" class="1005" name="empty_407_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="2"/>
<pin id="308" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty_407 "/>
</bind>
</comp>

<comp id="311" class="1005" name="v3_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="1"/>
<pin id="313" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v3_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="sub_ln32_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="20" slack="1"/>
<pin id="318" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln32 "/>
</bind>
</comp>

<comp id="321" class="1005" name="v3_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="1"/>
<pin id="323" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v3_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="46" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="103" pin=5"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="103" pin=7"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="147" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="159" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="153" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="150" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="165" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="141" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="181" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="202" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="240" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="64" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="274"><net_src comp="68" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="281"><net_src comp="72" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="291"><net_src comp="165" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="298"><net_src comp="173" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="304"><net_src comp="220" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="309"><net_src comp="229" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="314"><net_src comp="76" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="319"><net_src comp="258" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="103" pin=6"/></net>

<net id="324"><net_src comp="83" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="103" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v242 | {}
	Port: v243 | {}
	Port: v244 | {}
	Port: v3 | {1 2 3 6 7 8 }
 - Input state : 
	Port: Linear_layer_qkv : v242 | {6 7 }
	Port: Linear_layer_qkv : v243 | {6 7 }
	Port: Linear_layer_qkv : v244 | {3 8 }
	Port: Linear_layer_qkv : v3 | {3 4 5 8 }
  - Chain level:
	State 1
		store_ln28 : 1
		store_ln28 : 1
		store_ln28 : 1
	State 2
	State 3
		icmp_ln28 : 1
		add_ln28_1 : 1
		br_ln28 : 2
		add_ln28 : 1
		icmp_ln29 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		add_ln29 : 3
		store_ln29 : 2
		store_ln29 : 3
		store_ln29 : 4
	State 4
		zext_ln31 : 1
		sub_ln31 : 2
		empty_407 : 3
		p_cast : 4
		v3_addr : 5
		v3_load : 6
	State 5
		zext_ln32_1 : 1
		sub_ln32 : 2
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89 |    0    |    0    |    42   |   108   |
|   call   |          grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95         |    0    |  3.176  |    91   |   157   |
|          |            grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103           |    4    |  6.352  |   561   |   227   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          add_ln28_1_fu_141                          |    0    |    0    |    0    |    17   |
|    add   |                           add_ln28_fu_153                           |    0    |    0    |    0    |    13   |
|          |                           add_ln29_fu_181                           |    0    |    0    |    0    |    13   |
|          |                           empty_407_fu_229                          |    0    |    0    |    0    |    17   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                           sub_ln31_fu_220                           |    0    |    0    |    0    |    17   |
|          |                           sub_ln32_fu_258                           |    0    |    0    |    0    |    27   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln28_fu_135                          |    0    |    0    |    0    |    12   |
|          |                           icmp_ln29_fu_159                          |    0    |    0    |    0    |    11   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                          select_ln28_fu_165                         |    0    |    0    |    0    |    10   |
|          |                         select_ln28_1_fu_173                        |    0    |    0    |    0    |    4    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_s_fu_202                            |    0    |    0    |    0    |    0    |
|bitconcatenate|                            tmp_26_fu_209                            |    0    |    0    |    0    |    0    |
|          |                            tmp_27_fu_240                            |    0    |    0    |    0    |    0    |
|          |                            tmp_28_fu_247                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           zext_ln31_fu_216                          |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln32_fu_226                          |    0    |    0    |    0    |    0    |
|          |                            p_cast_fu_235                            |    0    |    0    |    0    |    0    |
|          |                          zext_ln32_1_fu_254                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    4    |  9.528  |   694   |   633   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   empty_407_reg_306   |   14   |
|       i_reg_271       |    4   |
|indvar_flatten6_reg_278|   14   |
|       j_reg_264       |   10   |
| select_ln28_1_reg_295 |    4   |
|  select_ln28_reg_288  |   10   |
|    sub_ln31_reg_301   |   14   |
|    sub_ln32_reg_316   |   20   |
|    v3_addr_reg_311    |   14   |
|    v3_load_reg_321    |   24   |
+-----------------------+--------+
|         Total         |   128  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    9   |   694  |   633  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   11   |   822  |   642  |
+-----------+--------+--------+--------+--------+
