Analysis & Synthesis report for DoAn
Fri May 10 12:26:00 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read
 11. State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write
 12. State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r
 13. State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r
 14. State Machine - |top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 22. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated
 23. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p
 24. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_fgc:wrptr_g1p
 25. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp
 26. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram
 27. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 28. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr
 29. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp
 30. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp
 31. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp
 32. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18
 33. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 34. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe20
 35. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 36. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated
 37. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p
 38. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_fgc:wrptr_g1p
 39. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp
 40. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram
 41. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 42. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr
 43. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 44. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5
 45. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp
 46. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp
 47. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 48. Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7
 49. Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config
 51. Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config
 52. Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001
 53. Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga
 56. altpll Parameter Settings by Entity Instance
 57. dcfifo Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga"
 59. Port Connectivity Checks: "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top"
 60. Port Connectivity Checks: "CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture"
 61. Port Connectivity Checks: "CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller"
 62. Port Connectivity Checks: "CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config"
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 10 12:26:00 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DoAn                                            ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,082                                           ;
;     Total combinational functions  ; 935                                             ;
;     Dedicated logic registers      ; 469                                             ;
; Total registers                    ; 469                                             ;
; Total pins                         ; 123                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_level          ; DoAn               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; dcfifo_ctrl.v                    ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/dcfifo_ctrl.v                                           ;         ;
; top_level.v                      ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/top_level.v                                             ;         ;
; I2C_OV7670_RGB565_Config.v       ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/I2C_OV7670_RGB565_Config.v                              ;         ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/I2C_Controller.v                                        ;         ;
; I2C_AV_Config.v                  ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/I2C_AV_Config.v                                         ;         ;
; CMOS_Capture.v                   ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/CMOS_Capture.v                                          ;         ;
; sdram_pll.v                      ; yes             ; User Wizard-Generated File   ; D:/DoAn1/DoAn/sdram_pll.v                                             ;         ;
; SDRAM.v                          ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/SDRAM.v                                                 ;         ;
; wrfifo.v                         ; yes             ; User Wizard-Generated File   ; D:/DoAn1/DoAn/wrfifo.v                                                ;         ;
; rdfifo.v                         ; yes             ; User Wizard-Generated File   ; D:/DoAn1/DoAn/rdfifo.v                                                ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/vga_controller.v                                        ;         ;
; VGA.v                            ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/VGA.v                                                   ;         ;
; sdram_wr_data.v                  ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/sdram_wr_data.v                                         ;         ;
; sdram_para.v                     ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/sdram_para.v                                            ;         ;
; sdram_ctrl.v                     ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/sdram_ctrl.v                                            ;         ;
; sdram_cmd.v                      ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/sdram_cmd.v                                             ;         ;
; sdram_2fifo_top.v                ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/sdram_2fifo_top.v                                       ;         ;
; sdbank_switch.v                  ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/sdbank_switch.v                                         ;         ;
; SDRAM_TOP.v                      ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/SDRAM_TOP.v                                             ;         ;
; system_ctrl.v                    ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/system_ctrl.v                                           ;         ;
; CAM.v                            ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/CAM.v                                                   ;         ;
; CAM_SDRAM_VGA.v                  ; yes             ; User Verilog HDL File        ; D:/DoAn1/DoAn/CAM_SDRAM_VGA.v                                         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_i9n1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf                                      ;         ;
; db/a_gray2bin_kdb.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/a_gray2bin_kdb.tdf                                   ;         ;
; db/a_graycounter_o96.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/a_graycounter_o96.tdf                                ;         ;
; db/a_graycounter_fgc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/a_graycounter_fgc.tdf                                ;         ;
; db/a_graycounter_egc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/a_graycounter_egc.tdf                                ;         ;
; db/altsyncram_1l81.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/altsyncram_1l81.tdf                                  ;         ;
; db/altsyncram_drg1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/altsyncram_drg1.tdf                                  ;         ;
; db/dffpipe_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dffpipe_ngh.tdf                                      ;         ;
; db/dffpipe_kec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dffpipe_kec.tdf                                      ;         ;
; db/alt_synch_pipe_qdb.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/alt_synch_pipe_qdb.tdf                               ;         ;
; db/dffpipe_oe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dffpipe_oe9.tdf                                      ;         ;
; db/alt_synch_pipe_ud8.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/alt_synch_pipe_ud8.tdf                               ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dffpipe_pe9.tdf                                      ;         ;
; db/cmpr_536.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/cmpr_536.tdf                                         ;         ;
; db/dcfifo_5an1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dcfifo_5an1.tdf                                      ;         ;
; db/alt_synch_pipe_rdb.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/alt_synch_pipe_rdb.tdf                               ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dffpipe_qe9.tdf                                      ;         ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/alt_synch_pipe_vd8.tdf                               ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DoAn1/DoAn/db/dffpipe_re9.tdf                                      ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,082                                                                                            ;
;                                             ;                                                                                                  ;
; Total combinational functions               ; 935                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                  ;
;     -- 4 input functions                    ; 554                                                                                              ;
;     -- 3 input functions                    ; 159                                                                                              ;
;     -- <=2 input functions                  ; 222                                                                                              ;
;                                             ;                                                                                                  ;
; Logic elements by mode                      ;                                                                                                  ;
;     -- normal mode                          ; 795                                                                                              ;
;     -- arithmetic mode                      ; 140                                                                                              ;
;                                             ;                                                                                                  ;
; Total registers                             ; 469                                                                                              ;
;     -- Dedicated logic registers            ; 469                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 123                                                                                              ;
; Total memory bits                           ; 16384                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                ;
; Total PLLs                                  ; 1                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 449                                                                                              ;
; Total fan-out                               ; 5364                                                                                             ;
; Average fan-out                             ; 3.44                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level                                                        ; 935 (1)           ; 469 (0)      ; 16384       ; 0            ; 0       ; 0         ; 123  ; 0            ; |top_level                                                                                                                                                                                                                        ; work         ;
;    |CAM_SDRAM_VGA:top|                                            ; 934 (0)           ; 469 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top                                                                                                                                                                                                      ; work         ;
;       |CAM:cam|                                                   ; 425 (0)           ; 81 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|CAM:cam                                                                                                                                                                                              ; work         ;
;          |CMOS_Capture:u_CMOS_Capture|                            ; 21 (21)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                  ; work         ;
;          |I2C_AV_Config:u_I2C_AV_Config|                          ; 404 (43)          ; 48 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                                ; work         ;
;             |I2C_Controller:u_I2C_Controller|                     ; 135 (135)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller                                                                                                                                ; work         ;
;             |I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config| ; 226 (226)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config                                                                                                            ; work         ;
;       |SDRAM_TOP:SDRAM|                                           ; 407 (0)           ; 341 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM                                                                                                                                                                                      ; work         ;
;          |sdbank_switch:u_sdbank_switch|                          ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch                                                                                                                                                        ; work         ;
;          |sdram_2fifo_top:u_sdram_2fifo_top|                      ; 394 (0)           ; 325 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                                    ; work         ;
;             |SDRAM:u_sdram|                                       ; 169 (0)           ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram                                                                                                                                      ; work         ;
;                |sdram_cmd:module_002|                             ; 55 (55)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002                                                                                                                 ; work         ;
;                |sdram_ctrl:module_001|                            ; 111 (111)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001                                                                                                                ; work         ;
;                |sdram_wr_data:module_003|                         ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_wr_data:module_003                                                                                                             ; work         ;
;             |dcfifo_ctrl:u_dcfifo_ctrl|                           ; 225 (62)          ; 217 (41)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                          ; work         ;
;                |rdfifo:u_rdfifo|                                  ; 83 (0)            ; 88 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                          ; work         ;
;                   |dcfifo:dcfifo_component|                       ; 83 (0)            ; 88 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                  ; work         ;
;                      |dcfifo_5an1:auto_generated|                 ; 83 (17)           ; 88 (21)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated                                                       ; work         ;
;                         |a_gray2bin_kdb:wrptr_g_gray2bin|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                       ; work         ;
;                         |a_gray2bin_kdb:ws_dgrp_gray2bin|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                       ; work         ;
;                         |a_graycounter_egc:wrptr_gp|              ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                         |a_graycounter_o96:rdptr_g1p|             ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                         |alt_synch_pipe_rdb:rs_dgwp|              ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ; work         ;
;                            |dffpipe_qe9:dffpipe5|                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5       ; work         ;
;                         |alt_synch_pipe_vd8:ws_dgrp|              ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ; work         ;
;                            |dffpipe_re9:dffpipe7|                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7       ; work         ;
;                         |altsyncram_1l81:fifo_ram|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram                              ; work         ;
;                            |altsyncram_drg1:altsyncram14|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ; work         ;
;                         |cmpr_536:rdempty_eq_comp|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|cmpr_536:rdempty_eq_comp                              ; work         ;
;                         |cmpr_536:wrfull_eq_comp|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|cmpr_536:wrfull_eq_comp                               ; work         ;
;                         |dffpipe_ngh:rdaclr|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;                         |dffpipe_oe9:ws_brp|                      ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp                                    ; work         ;
;                         |dffpipe_oe9:ws_bwp|                      ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp                                    ; work         ;
;                |wrfifo:u_wrfifo|                                  ; 80 (0)            ; 88 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                          ; work         ;
;                   |dcfifo:dcfifo_component|                       ; 80 (0)            ; 88 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                  ; work         ;
;                      |dcfifo_i9n1:auto_generated|                 ; 80 (14)           ; 88 (21)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated                                                       ; work         ;
;                         |a_gray2bin_kdb:rdptr_g_gray2bin|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ; work         ;
;                         |a_gray2bin_kdb:rs_dgwp_gray2bin|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ; work         ;
;                         |a_graycounter_egc:wrptr_gp|              ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                         |a_graycounter_o96:rdptr_g1p|             ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                         |alt_synch_pipe_qdb:rs_dgwp|              ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp                            ; work         ;
;                            |dffpipe_oe9:dffpipe18|                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18      ; work         ;
;                         |alt_synch_pipe_ud8:ws_dgrp|              ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp                            ; work         ;
;                            |dffpipe_pe9:dffpipe20|                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe20      ; work         ;
;                         |altsyncram_1l81:fifo_ram|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram                              ; work         ;
;                            |altsyncram_drg1:altsyncram14|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ; work         ;
;                         |cmpr_536:rdempty_eq_comp|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|cmpr_536:rdempty_eq_comp                              ; work         ;
;                         |cmpr_536:wrfull_eq_comp|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|cmpr_536:wrfull_eq_comp                               ; work         ;
;                         |dffpipe_kec:rs_brp|                      ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp                                    ; work         ;
;                         |dffpipe_kec:rs_bwp|                      ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp                                    ; work         ;
;                         |dffpipe_ngh:rdaclr|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;       |VGA:vga|                                                   ; 67 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|VGA:vga                                                                                                                                                                                              ; work         ;
;          |vga_controller:vga|                                     ; 67 (67)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga                                                                                                                                                                           ; work         ;
;       |system_ctrl:my_system_ctrl|                                ; 35 (7)            ; 25 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl                                                                                                                                                                           ; work         ;
;          |sdram_pll:u_sdram_pll|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                     ; work         ;
;             |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                             ; work         ;
;          |system_delay:u_system_delay|                            ; 28 (28)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay                                                                                                                                               ; work         ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                          ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Altera ; FIFO         ; 9.1     ; N/A          ; N/A          ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo ; D:/DoAn1/DoAn/rdfifo.v    ;
; Altera ; FIFO         ; 9.1     ; N/A          ; N/A          ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo ; D:/DoAn1/DoAn/wrfifo.v    ;
; Altera ; ALTPLL       ; 9.1     ; N/A          ; N/A          ; |top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll                                            ; D:/DoAn1/DoAn/sdram_pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read ;
+----------------+----------------+----------------+----------------+----------------+------------------+
; Name           ; state_read.011 ; state_read.010 ; state_read.001 ; state_read.000 ; state_read.100   ;
+----------------+----------------+----------------+----------------+----------------+------------------+
; state_read.000 ; 0              ; 0              ; 0              ; 0              ; 0                ;
; state_read.001 ; 0              ; 0              ; 1              ; 1              ; 0                ;
; state_read.010 ; 0              ; 1              ; 0              ; 1              ; 0                ;
; state_read.011 ; 1              ; 0              ; 0              ; 1              ; 0                ;
; state_read.100 ; 0              ; 0              ; 0              ; 1              ; 1                ;
+----------------+----------------+----------------+----------------+----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_write.011 ; state_write.010 ; state_write.001 ; state_write.000 ; state_write.100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_write.000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; state_write.001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; state_write.010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; state_write.011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; state_write.100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST ;
+--------------+--------------+--------------+-------------------------------------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01                                    ;
+--------------+--------------+--------------+-------------------------------------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                                               ;
; mSetup_ST.01 ; 1            ; 0            ; 1                                               ;
; mSetup_ST.10 ; 1            ; 1            ; 0                                               ;
+--------------+--------------+--------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                  ; Reason for Removal                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_cmd_r[4]                                                                          ; Stuck at VCC due to stuck port data_in                                                                                    ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_cmd_r[3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                    ;
; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|rst_nr1                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                    ;
; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|rst_nr2                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                    ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[9] ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[9] ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0..6]                                                                               ; Merged with CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7] ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                               ; Merged with CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7] ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                     ; Merged with CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                    ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                     ; Merged with CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                    ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                    ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                    ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read~2                                                                                                                   ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read~3                                                                                                                   ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write~2                                                                                                                  ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write~3                                                                                                                  ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r~4                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r~5                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r~6                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r~7                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r~5                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r~6                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r~7                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r~8                                                                         ; Lost fanout                                                                                                               ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0110                                                                      ; Stuck at GND due to stuck port data_in                                                                                    ;
; Total Number of Removed Registers = 39                                                                                                                                                         ;                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+------------------------------------------------------+---------------------------+------------------------------------------------------+
; Register name                                        ; Reason for Removal        ; Registers Removed due to This Register               ;
+------------------------------------------------------+---------------------------+------------------------------------------------------+
; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|rst_nr1 ; Stuck at VCC              ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|rst_nr2 ;
;                                                      ; due to stuck port data_in ;                                                      ;
+------------------------------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 469   ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 186   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 212   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                               ; 4       ;
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                              ; 3       ;
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                              ; 3       ;
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                              ; 3       ;
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                              ; 2       ;
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                              ; 3       ;
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                              ; 2       ;
; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                            ; 8       ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                          ; 1       ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                    ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_cmd_r[1]   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]          ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[5]  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_ba_r[0]    ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; Yes        ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[11] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe20 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                                      ;
+-------------------------------+-----------------------------+---------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                                   ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                                   ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                                   ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                                   ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                                   ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                                   ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                                   ;
; LOCK_LOW                      ; 1                           ; Untyped                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Signed Integer                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Signed Integer                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                                   ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                                   ;
; BANDWIDTH                     ; 0                           ; Untyped                                                                   ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                                   ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                                   ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                                                   ;
; CLK2_MULTIPLY_BY              ; 2                           ; Signed Integer                                                            ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                                            ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                                                            ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                                   ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                                   ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                                   ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                                   ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                                   ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                                   ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                                                   ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                                            ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                                            ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer                                                            ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK2_PHASE_SHIFT              ; -1250                       ; Untyped                                                                   ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                                   ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                                   ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                                   ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                                   ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                                   ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                                   ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                                            ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                                            ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                                   ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                                   ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                                   ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                                   ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                                   ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                                   ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                                   ;
; VCO_MIN                       ; 0                           ; Untyped                                                                   ;
; VCO_MAX                       ; 0                           ; Untyped                                                                   ;
; VCO_CENTER                    ; 0                           ; Untyped                                                                   ;
; PFD_MIN                       ; 0                           ; Untyped                                                                   ;
; PFD_MAX                       ; 0                           ; Untyped                                                                   ;
; M_INITIAL                     ; 0                           ; Untyped                                                                   ;
; M                             ; 0                           ; Untyped                                                                   ;
; N                             ; 1                           ; Untyped                                                                   ;
; M2                            ; 1                           ; Untyped                                                                   ;
; N2                            ; 1                           ; Untyped                                                                   ;
; SS                            ; 1                           ; Untyped                                                                   ;
; C0_HIGH                       ; 0                           ; Untyped                                                                   ;
; C1_HIGH                       ; 0                           ; Untyped                                                                   ;
; C2_HIGH                       ; 0                           ; Untyped                                                                   ;
; C3_HIGH                       ; 0                           ; Untyped                                                                   ;
; C4_HIGH                       ; 0                           ; Untyped                                                                   ;
; C5_HIGH                       ; 0                           ; Untyped                                                                   ;
; C6_HIGH                       ; 0                           ; Untyped                                                                   ;
; C7_HIGH                       ; 0                           ; Untyped                                                                   ;
; C8_HIGH                       ; 0                           ; Untyped                                                                   ;
; C9_HIGH                       ; 0                           ; Untyped                                                                   ;
; C0_LOW                        ; 0                           ; Untyped                                                                   ;
; C1_LOW                        ; 0                           ; Untyped                                                                   ;
; C2_LOW                        ; 0                           ; Untyped                                                                   ;
; C3_LOW                        ; 0                           ; Untyped                                                                   ;
; C4_LOW                        ; 0                           ; Untyped                                                                   ;
; C5_LOW                        ; 0                           ; Untyped                                                                   ;
; C6_LOW                        ; 0                           ; Untyped                                                                   ;
; C7_LOW                        ; 0                           ; Untyped                                                                   ;
; C8_LOW                        ; 0                           ; Untyped                                                                   ;
; C9_LOW                        ; 0                           ; Untyped                                                                   ;
; C0_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C1_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C2_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C3_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C4_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C5_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C6_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C7_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C8_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C9_INITIAL                    ; 0                           ; Untyped                                                                   ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; C0_PH                         ; 0                           ; Untyped                                                                   ;
; C1_PH                         ; 0                           ; Untyped                                                                   ;
; C2_PH                         ; 0                           ; Untyped                                                                   ;
; C3_PH                         ; 0                           ; Untyped                                                                   ;
; C4_PH                         ; 0                           ; Untyped                                                                   ;
; C5_PH                         ; 0                           ; Untyped                                                                   ;
; C6_PH                         ; 0                           ; Untyped                                                                   ;
; C7_PH                         ; 0                           ; Untyped                                                                   ;
; C8_PH                         ; 0                           ; Untyped                                                                   ;
; C9_PH                         ; 0                           ; Untyped                                                                   ;
; L0_HIGH                       ; 1                           ; Untyped                                                                   ;
; L1_HIGH                       ; 1                           ; Untyped                                                                   ;
; G0_HIGH                       ; 1                           ; Untyped                                                                   ;
; G1_HIGH                       ; 1                           ; Untyped                                                                   ;
; G2_HIGH                       ; 1                           ; Untyped                                                                   ;
; G3_HIGH                       ; 1                           ; Untyped                                                                   ;
; E0_HIGH                       ; 1                           ; Untyped                                                                   ;
; E1_HIGH                       ; 1                           ; Untyped                                                                   ;
; E2_HIGH                       ; 1                           ; Untyped                                                                   ;
; E3_HIGH                       ; 1                           ; Untyped                                                                   ;
; L0_LOW                        ; 1                           ; Untyped                                                                   ;
; L1_LOW                        ; 1                           ; Untyped                                                                   ;
; G0_LOW                        ; 1                           ; Untyped                                                                   ;
; G1_LOW                        ; 1                           ; Untyped                                                                   ;
; G2_LOW                        ; 1                           ; Untyped                                                                   ;
; G3_LOW                        ; 1                           ; Untyped                                                                   ;
; E0_LOW                        ; 1                           ; Untyped                                                                   ;
; E1_LOW                        ; 1                           ; Untyped                                                                   ;
; E2_LOW                        ; 1                           ; Untyped                                                                   ;
; E3_LOW                        ; 1                           ; Untyped                                                                   ;
; L0_INITIAL                    ; 1                           ; Untyped                                                                   ;
; L1_INITIAL                    ; 1                           ; Untyped                                                                   ;
; G0_INITIAL                    ; 1                           ; Untyped                                                                   ;
; G1_INITIAL                    ; 1                           ; Untyped                                                                   ;
; G2_INITIAL                    ; 1                           ; Untyped                                                                   ;
; G3_INITIAL                    ; 1                           ; Untyped                                                                   ;
; E0_INITIAL                    ; 1                           ; Untyped                                                                   ;
; E1_INITIAL                    ; 1                           ; Untyped                                                                   ;
; E2_INITIAL                    ; 1                           ; Untyped                                                                   ;
; E3_INITIAL                    ; 1                           ; Untyped                                                                   ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                                   ;
; L0_PH                         ; 0                           ; Untyped                                                                   ;
; L1_PH                         ; 0                           ; Untyped                                                                   ;
; G0_PH                         ; 0                           ; Untyped                                                                   ;
; G1_PH                         ; 0                           ; Untyped                                                                   ;
; G2_PH                         ; 0                           ; Untyped                                                                   ;
; G3_PH                         ; 0                           ; Untyped                                                                   ;
; E0_PH                         ; 0                           ; Untyped                                                                   ;
; E1_PH                         ; 0                           ; Untyped                                                                   ;
; E2_PH                         ; 0                           ; Untyped                                                                   ;
; E3_PH                         ; 0                           ; Untyped                                                                   ;
; M_PH                          ; 0                           ; Untyped                                                                   ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                                   ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                                   ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                                   ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                                   ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                                   ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                                   ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                                   ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                                   ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                                   ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                                   ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                                   ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                                   ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                                   ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                                   ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                                   ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                                   ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                                   ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                                   ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                                   ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                                   ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                                   ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                                   ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                                   ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                                   ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                                   ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                                   ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                                   ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                                   ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                                   ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                                   ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                                            ;
+-------------------------------+-----------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; LUT_SIZE       ; 168      ; Signed Integer                                                           ;
; CLK_Freq       ; 25000000 ; Signed Integer                                                           ;
; I2C_Freq       ; 10000    ; Signed Integer                                                           ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Read_DATA      ; 0     ; Signed Integer                                                                                                                  ;
; SET_OV7670     ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001 ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                    ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                                                         ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                                                         ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                                                         ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                                                         ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                                                         ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                                                         ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_i9n1 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_5an1 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; H_SYNC         ; 96    ; Signed Integer                                                   ;
; V_SYNC         ; 2     ; Signed Integer                                                   ;
; H_BACK         ; 48    ; Signed Integer                                                   ;
; V_BACK         ; 33    ; Signed Integer                                                   ;
; H_DISP         ; 640   ; Signed Integer                                                   ;
; V_DISP         ; 480   ; Signed Integer                                                   ;
; H_FRONT        ; 16    ; Signed Integer                                                   ;
; V_FRONT        ; 10    ; Signed Integer                                                   ;
; H_TOTAL        ; 800   ; Signed Integer                                                   ;
; V_TOTAL        ; 525   ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                               ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                      ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                          ;
; Entity Instance               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                     ;
; Entity Instance            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga"                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; vga_dclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vga_sync ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vga_en   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vga_xpos ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vga_ypos ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top" ;
+---------------------+-------+----------+--------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                ;
+---------------------+-------+----------+--------------------------------------------------------+
; wr_length[7..0]     ; Input ; Info     ; Stuck at GND                                           ;
; wr_length[8]        ; Input ; Info     ; Stuck at VCC                                           ;
; rd_length[7..0]     ; Input ; Info     ; Stuck at GND                                           ;
; rd_length[8]        ; Input ; Info     ; Stuck at VCC                                           ;
; wr_addr[19..0]      ; Input ; Info     ; Stuck at GND                                           ;
; wr_max_addr[13..12] ; Input ; Info     ; Stuck at VCC                                           ;
; wr_max_addr[17..16] ; Input ; Info     ; Stuck at GND                                           ;
; wr_max_addr[11..0]  ; Input ; Info     ; Stuck at GND                                           ;
; wr_max_addr[19]     ; Input ; Info     ; Stuck at GND                                           ;
; wr_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                           ;
; wr_max_addr[15]     ; Input ; Info     ; Stuck at VCC                                           ;
; wr_max_addr[14]     ; Input ; Info     ; Stuck at GND                                           ;
; rd_addr[19..0]      ; Input ; Info     ; Stuck at GND                                           ;
; rd_max_addr[13..12] ; Input ; Info     ; Stuck at VCC                                           ;
; rd_max_addr[17..16] ; Input ; Info     ; Stuck at GND                                           ;
; rd_max_addr[11..0]  ; Input ; Info     ; Stuck at GND                                           ;
; rd_max_addr[19]     ; Input ; Info     ; Stuck at GND                                           ;
; rd_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                           ;
; rd_max_addr[15]     ; Input ; Info     ; Stuck at VCC                                           ;
; rd_max_addr[14]     ; Input ; Info     ; Stuck at GND                                           ;
+---------------------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture"                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; CMOS_FPS_DATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller" ;
+-------------------+-------+----------+------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                      ;
+-------------------+-------+----------+------------------------------------------------------------------------------+
; I2C_WDATA[21..18] ; Input ; Info     ; Stuck at GND                                                                 ;
; I2C_WDATA[23]     ; Input ; Info     ; Stuck at GND                                                                 ;
; I2C_WDATA[22]     ; Input ; Info     ; Stuck at VCC                                                                 ;
; I2C_WDATA[17]     ; Input ; Info     ; Stuck at VCC                                                                 ;
; I2C_WDATA[16]     ; Input ; Info     ; Stuck at GND                                                                 ;
+-------------------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config"                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LUT_INDEX ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_RDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 10 12:25:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DoAn -c DoAn
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ov7670_rgb565_config.v
    Info (12023): Found entity 1: I2C_OV7670_RGB565_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: VGA
Info (12021): Found 1 design units, including 1 entities, in source file sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 0 design units, including 0 entities, in source file sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file sdram_2fifo_top.v
    Info (12023): Found entity 1: sdram_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file sdbank_switch.v
    Info (12023): Found entity 1: sdbank_switch
Info (12021): Found 1 design units, including 1 entities, in source file sdram_top.v
    Info (12023): Found entity 1: SDRAM_TOP
Info (12021): Found 2 design units, including 2 entities, in source file system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
    Info (12023): Found entity 2: system_delay
Warning (10275): Verilog HDL Module Instantiation warning at CAM.v(33): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at CAM.v(57): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file cam.v
    Info (12023): Found entity 1: CAM
Info (12021): Found 1 design units, including 1 entities, in source file cam_sdram_vga.v
    Info (12023): Found entity 1: CAM_SDRAM_VGA
Warning (10236): Verilog HDL Implicit Net warning at CMOS_Capture.v(26): created implicit net for "CMOS_RST_N"
Warning (10236): Verilog HDL Implicit Net warning at CMOS_Capture.v(27): created implicit net for "CMOS_PWDN"
Warning (10236): Verilog HDL Implicit Net warning at CAM.v(32): created implicit net for "Config_Done"
Warning (10236): Verilog HDL Implicit Net warning at CAM_SDRAM_VGA.v(43): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at CAM_SDRAM_VGA.v(113): created implicit net for "vga_framesyn"
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10034): Output port "LEDR[17..16]" at top_level.v(39) has no driver
Info (12128): Elaborating entity "CAM_SDRAM_VGA" for hierarchy "CAM_SDRAM_VGA:top"
Info (12128): Elaborating entity "system_ctrl" for hierarchy "CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl"
Info (12128): Elaborating entity "system_delay" for hierarchy "CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "-1250"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "CAM" for hierarchy "CAM_SDRAM_VGA:top|CAM:cam"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config"
Info (12128): Elaborating entity "I2C_OV7670_RGB565_Config" for hierarchy "CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller"
Info (12128): Elaborating entity "CMOS_Capture" for hierarchy "CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture"
Warning (10036): Verilog HDL or VHDL warning at CMOS_Capture.v(26): object "CMOS_RST_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMOS_Capture.v(27): object "CMOS_PWDN" assigned a value but never read
Info (12128): Elaborating entity "SDRAM_TOP" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM"
Info (12128): Elaborating entity "sdram_2fifo_top" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top"
Info (12128): Elaborating entity "SDRAM" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(173): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002"
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_wr_data:module_003"
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_i9n1.tdf
    Info (12023): Found entity 1: dcfifo_i9n1
Info (12128): Elaborating entity "dcfifo_i9n1" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info (12023): Found entity 1: a_gray2bin_kdb
Info (12128): Elaborating entity "a_gray2bin_kdb" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info (12023): Found entity 1: a_graycounter_o96
Info (12128): Elaborating entity "a_graycounter_o96" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info (12023): Found entity 1: a_graycounter_egc
Info (12128): Elaborating entity "a_graycounter_egc" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info (12023): Found entity 1: altsyncram_1l81
Info (12128): Elaborating entity "altsyncram_1l81" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info (12023): Found entity 1: altsyncram_drg1
Info (12128): Elaborating entity "altsyncram_drg1" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info (12023): Found entity 1: dffpipe_kec
Info (12128): Elaborating entity "dffpipe_kec" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qdb
Info (12128): Elaborating entity "alt_synch_pipe_qdb" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ud8
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe20"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info (12023): Found entity 1: cmpr_536
Info (12128): Elaborating entity "cmpr_536" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|cmpr_536:rdempty_eq_comp"
Info (12128): Elaborating entity "rdfifo" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5an1.tdf
    Info (12023): Found entity 1: dcfifo_5an1
Info (12128): Elaborating entity "dcfifo_5an1" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rdb
Info (12128): Elaborating entity "alt_synch_pipe_rdb" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7"
Info (12128): Elaborating entity "sdbank_switch" for hierarchy "CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch"
Info (12128): Elaborating entity "VGA" for hierarchy "CAM_SDRAM_VGA:top|VGA:vga"
Info (12128): Elaborating entity "vga_controller" for hierarchy "CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga"
Warning (10230): Verilog HDL assignment warning at vga_controller.v(67): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(68): truncated value with size 32 to match size of target (11)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 1258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1102 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4638 megabytes
    Info: Processing ended: Fri May 10 12:26:00 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02


