--N1L54 is cpu:inst|cpu_du:I3|add_129~0
--operation mode is arithmetic

N1L54 = N1_acc_c[0][0] $ N1L18;

--N1L64 is cpu:inst|cpu_du:I3|add_129~0COUT
--operation mode is arithmetic

N1L64 = CARRY(N1_acc_c[0][0] & N1L18);


--N1L74 is cpu:inst|cpu_du:I3|add_129~1
--operation mode is arithmetic

N1L74_carry_eqn = N1L64;
N1L74 = N1_acc_c[0][1] $ N1L78 $ N1L74_carry_eqn;

--N1L84 is cpu:inst|cpu_du:I3|add_129~1COUT
--operation mode is arithmetic

N1L84 = CARRY(N1_acc_c[0][1] & !N1L78 & !N1L64 # !N1_acc_c[0][1] & (!N1L64 # !N1L78));


--N1L94 is cpu:inst|cpu_du:I3|add_129~2
--operation mode is arithmetic

N1L94_carry_eqn = N1L84;
N1L94 = N1_acc_c[0][2] $ N1L39 $ !N1L94_carry_eqn;

--N1L05 is cpu:inst|cpu_du:I3|add_129~2COUT
--operation mode is arithmetic

N1L05 = CARRY(N1_acc_c[0][2] & (N1L39 # !N1L84) # !N1_acc_c[0][2] & N1L39 & !N1L84);


--N1L15 is cpu:inst|cpu_du:I3|add_129~3
--operation mode is arithmetic

N1L15_carry_eqn = N1L05;
N1L15 = N1_acc_c[0][3] $ N1L99 $ N1L15_carry_eqn;

--N1L25 is cpu:inst|cpu_du:I3|add_129~3COUT
--operation mode is arithmetic

N1L25 = CARRY(N1_acc_c[0][3] & !N1L99 & !N1L05 # !N1_acc_c[0][3] & (!N1L05 # !N1L99));


--N1L35 is cpu:inst|cpu_du:I3|add_129~4
--operation mode is arithmetic

N1L35_carry_eqn = N1L25;
N1L35 = N1_acc_c[0][4] $ N1L501 $ !N1L35_carry_eqn;

--N1L45 is cpu:inst|cpu_du:I3|add_129~4COUT
--operation mode is arithmetic

N1L45 = CARRY(N1_acc_c[0][4] & (N1L501 # !N1L25) # !N1_acc_c[0][4] & N1L501 & !N1L25);


--N1L55 is cpu:inst|cpu_du:I3|add_129~5
--operation mode is arithmetic

N1L55_carry_eqn = N1L45;
N1L55 = N1_acc_c[0][5] $ N1L111 $ N1L55_carry_eqn;

--N1L65 is cpu:inst|cpu_du:I3|add_129~5COUT
--operation mode is arithmetic

N1L65 = CARRY(N1_acc_c[0][5] & !N1L111 & !N1L45 # !N1_acc_c[0][5] & (!N1L45 # !N1L111));


--N1L75 is cpu:inst|cpu_du:I3|add_129~6
--operation mode is arithmetic

N1L75_carry_eqn = N1L65;
N1L75 = N1_acc_c[0][6] $ N1L711 $ !N1L75_carry_eqn;

--N1L85 is cpu:inst|cpu_du:I3|add_129~6COUT
--operation mode is arithmetic

N1L85 = CARRY(N1_acc_c[0][6] & (N1L711 # !N1L65) # !N1_acc_c[0][6] & N1L711 & !N1L65);


--N1L95 is cpu:inst|cpu_du:I3|add_129~7
--operation mode is arithmetic

N1L95_carry_eqn = N1L85;
N1L95 = N1_acc_c[0][7] $ N1L321 $ N1L95_carry_eqn;

--N1L06 is cpu:inst|cpu_du:I3|add_129~7COUT
--operation mode is arithmetic

N1L06 = CARRY(N1_acc_c[0][7] & !N1L321 & !N1L85 # !N1_acc_c[0][7] & (!N1L85 # !N1L321));


--N1L16 is cpu:inst|cpu_du:I3|add_129~8
--operation mode is normal

N1L16_carry_eqn = N1L06;
N1L16 = !N1L16_carry_eqn;


--N1L26 is cpu:inst|cpu_du:I3|add_153~1
--operation mode is arithmetic

N1L26 = N1_acc_c[0][0] $ N1L18;

--N1L36 is cpu:inst|cpu_du:I3|add_153~1COUT
--operation mode is arithmetic

N1L36 = CARRY(N1_acc_c[0][0] # !N1L18);


--N1L46 is cpu:inst|cpu_du:I3|add_153~2
--operation mode is arithmetic

N1L46_carry_eqn = N1L36;
N1L46 = N1_acc_c[0][1] $ N1L78 $ !N1L46_carry_eqn;

--N1L56 is cpu:inst|cpu_du:I3|add_153~2COUT
--operation mode is arithmetic

N1L56 = CARRY(N1_acc_c[0][1] & N1L78 & !N1L36 # !N1_acc_c[0][1] & (N1L78 # !N1L36));


--N1L66 is cpu:inst|cpu_du:I3|add_153~3
--operation mode is arithmetic

N1L66_carry_eqn = N1L56;
N1L66 = N1_acc_c[0][2] $ N1L39 $ N1L66_carry_eqn;

--N1L76 is cpu:inst|cpu_du:I3|add_153~3COUT
--operation mode is arithmetic

N1L76 = CARRY(N1_acc_c[0][2] & (!N1L56 # !N1L39) # !N1_acc_c[0][2] & !N1L39 & !N1L56);


--N1L86 is cpu:inst|cpu_du:I3|add_153~4
--operation mode is arithmetic

N1L86_carry_eqn = N1L76;
N1L86 = N1_acc_c[0][3] $ N1L99 $ !N1L86_carry_eqn;

--N1L96 is cpu:inst|cpu_du:I3|add_153~4COUT
--operation mode is arithmetic

N1L96 = CARRY(N1_acc_c[0][3] & N1L99 & !N1L76 # !N1_acc_c[0][3] & (N1L99 # !N1L76));


--N1L07 is cpu:inst|cpu_du:I3|add_153~5
--operation mode is arithmetic

N1L07_carry_eqn = N1L96;
N1L07 = N1_acc_c[0][4] $ N1L501 $ N1L07_carry_eqn;

--N1L17 is cpu:inst|cpu_du:I3|add_153~5COUT
--operation mode is arithmetic

N1L17 = CARRY(N1_acc_c[0][4] & (!N1L96 # !N1L501) # !N1_acc_c[0][4] & !N1L501 & !N1L96);


--N1L27 is cpu:inst|cpu_du:I3|add_153~6
--operation mode is arithmetic

N1L27_carry_eqn = N1L17;
N1L27 = N1_acc_c[0][5] $ N1L111 $ !N1L27_carry_eqn;

--N1L37 is cpu:inst|cpu_du:I3|add_153~6COUT
--operation mode is arithmetic

N1L37 = CARRY(N1_acc_c[0][5] & N1L111 & !N1L17 # !N1_acc_c[0][5] & (N1L111 # !N1L17));


--N1L47 is cpu:inst|cpu_du:I3|add_153~7
--operation mode is arithmetic

N1L47_carry_eqn = N1L37;
N1L47 = N1_acc_c[0][6] $ N1L711 $ N1L47_carry_eqn;

--N1L57 is cpu:inst|cpu_du:I3|add_153~7COUT
--operation mode is arithmetic

N1L57 = CARRY(N1_acc_c[0][6] & (!N1L37 # !N1L711) # !N1_acc_c[0][6] & !N1L711 & !N1L37);


--N1L67 is cpu:inst|cpu_du:I3|add_153~8
--operation mode is arithmetic

N1L67_carry_eqn = N1L57;
N1L67 = N1_acc_c[0][7] $ N1L321 $ !N1L67_carry_eqn;

--N1L77 is cpu:inst|cpu_du:I3|add_153~8COUT
--operation mode is arithmetic

N1L77 = CARRY(N1_acc_c[0][7] & N1L321 & !N1L57 # !N1_acc_c[0][7] & (N1L321 # !N1L57));


--N1L87 is cpu:inst|cpu_du:I3|add_153~9
--operation mode is normal

N1L87_carry_eqn = N1L77;
N1L87 = !N1L87_carry_eqn;


--P1L71 is cpu:inst|cpu_oa:I4|add_104~0
--operation mode is arithmetic

P1L71 = P1_iinc_c[0] $ P1_ireg_c[0];

--P1L81 is cpu:inst|cpu_oa:I4|add_104~0COUT
--operation mode is arithmetic

P1L81 = CARRY(P1_iinc_c[0] & P1_ireg_c[0]);


--P1L91 is cpu:inst|cpu_oa:I4|add_104~1
--operation mode is arithmetic

P1L91_carry_eqn = P1L81;
P1L91 = P1_iinc_c[1] $ P1_ireg_c[1] $ P1L91_carry_eqn;

--P1L02 is cpu:inst|cpu_oa:I4|add_104~1COUT
--operation mode is arithmetic

P1L02 = CARRY(P1_iinc_c[1] & !P1_ireg_c[1] & !P1L81 # !P1_iinc_c[1] & (!P1L81 # !P1_ireg_c[1]));


--P1L12 is cpu:inst|cpu_oa:I4|add_104~2
--operation mode is arithmetic

P1L12_carry_eqn = P1L02;
P1L12 = P1_iinc_c[2] $ P1_ireg_c[2] $ !P1L12_carry_eqn;

--P1L22 is cpu:inst|cpu_oa:I4|add_104~2COUT
--operation mode is arithmetic

P1L22 = CARRY(P1_iinc_c[2] & (P1_ireg_c[2] # !P1L02) # !P1_iinc_c[2] & P1_ireg_c[2] & !P1L02);


--P1L32 is cpu:inst|cpu_oa:I4|add_104~3
--operation mode is arithmetic

P1L32_carry_eqn = P1L22;
P1L32 = P1_iinc_c[3] $ P1_ireg_c[3] $ P1L32_carry_eqn;

--P1L42 is cpu:inst|cpu_oa:I4|add_104~3COUT
--operation mode is arithmetic

P1L42 = CARRY(P1_iinc_c[3] & !P1_ireg_c[3] & !P1L22 # !P1_iinc_c[3] & (!P1L22 # !P1_ireg_c[3]));


--P1L52 is cpu:inst|cpu_oa:I4|add_104~4
--operation mode is arithmetic

P1L52_carry_eqn = P1L42;
P1L52 = P1_iinc_c[4] $ P1_ireg_c[4] $ !P1L52_carry_eqn;

--P1L62 is cpu:inst|cpu_oa:I4|add_104~4COUT
--operation mode is arithmetic

P1L62 = CARRY(P1_iinc_c[4] & (P1_ireg_c[4] # !P1L42) # !P1_iinc_c[4] & P1_ireg_c[4] & !P1L42);


--P1L72 is cpu:inst|cpu_oa:I4|add_104~5
--operation mode is arithmetic

P1L72_carry_eqn = P1L62;
P1L72 = P1_iinc_c[5] $ P1_ireg_c[5] $ P1L72_carry_eqn;

--P1L82 is cpu:inst|cpu_oa:I4|add_104~5COUT
--operation mode is arithmetic

P1L82 = CARRY(P1_iinc_c[5] & !P1_ireg_c[5] & !P1L62 # !P1_iinc_c[5] & (!P1L62 # !P1_ireg_c[5]));


--P1L92 is cpu:inst|cpu_oa:I4|add_104~6
--operation mode is arithmetic

P1L92_carry_eqn = P1L82;
P1L92 = P1_iinc_c[6] $ P1_ireg_c[6] $ !P1L92_carry_eqn;

--P1L03 is cpu:inst|cpu_oa:I4|add_104~6COUT
--operation mode is arithmetic

P1L03 = CARRY(P1_iinc_c[6] & (P1_ireg_c[6] # !P1L82) # !P1_iinc_c[6] & P1_ireg_c[6] & !P1L82);


--P1L13 is cpu:inst|cpu_oa:I4|add_104~7
--operation mode is normal

P1L13_carry_eqn = P1L03;
P1L13 = P1_iinc_c[7] $ P1_ireg_c[7] $ P1L13_carry_eqn;


--L1L1 is cpu:inst|cpu_iu:I1|add_185~0
--operation mode is arithmetic

L1L1 = !L1_pc[0];

--L1L2 is cpu:inst|cpu_iu:I1|add_185~0COUT
--operation mode is arithmetic

L1L2 = CARRY(L1_pc[0]);


--L1L3 is cpu:inst|cpu_iu:I1|add_185~1
--operation mode is arithmetic

L1L3_carry_eqn = L1L2;
L1L3 = L1_pc[1] $ L1L3_carry_eqn;

--L1L4 is cpu:inst|cpu_iu:I1|add_185~1COUT
--operation mode is arithmetic

L1L4 = CARRY(!L1L2 # !L1_pc[1]);


--L1L5 is cpu:inst|cpu_iu:I1|add_185~2
--operation mode is arithmetic

L1L5_carry_eqn = L1L4;
L1L5 = L1_pc[2] $ !L1L5_carry_eqn;

--L1L6 is cpu:inst|cpu_iu:I1|add_185~2COUT
--operation mode is arithmetic

L1L6 = CARRY(L1_pc[2] & !L1L4);


--L1L7 is cpu:inst|cpu_iu:I1|add_185~3
--operation mode is arithmetic

L1L7_carry_eqn = L1L6;
L1L7 = L1_pc[3] $ L1L7_carry_eqn;

--L1L8 is cpu:inst|cpu_iu:I1|add_185~3COUT
--operation mode is arithmetic

L1L8 = CARRY(!L1L6 # !L1_pc[3]);


--L1L9 is cpu:inst|cpu_iu:I1|add_185~4
--operation mode is arithmetic

L1L9_carry_eqn = L1L8;
L1L9 = L1_pc[4] $ !L1L9_carry_eqn;

--L1L01 is cpu:inst|cpu_iu:I1|add_185~4COUT
--operation mode is arithmetic

L1L01 = CARRY(L1_pc[4] & !L1L8);


--L1L11 is cpu:inst|cpu_iu:I1|add_185~5
--operation mode is arithmetic

L1L11_carry_eqn = L1L01;
L1L11 = L1_pc[5] $ L1L11_carry_eqn;

--L1L21 is cpu:inst|cpu_iu:I1|add_185~5COUT
--operation mode is arithmetic

L1L21 = CARRY(!L1L01 # !L1_pc[5]);


--L1L31 is cpu:inst|cpu_iu:I1|add_185~6
--operation mode is arithmetic

L1L31_carry_eqn = L1L21;
L1L31 = L1_pc[6] $ !L1L31_carry_eqn;

--L1L41 is cpu:inst|cpu_iu:I1|add_185~6COUT
--operation mode is arithmetic

L1L41 = CARRY(L1_pc[6] & !L1L21);


--L1L51 is cpu:inst|cpu_iu:I1|add_185~7
--operation mode is arithmetic

L1L51_carry_eqn = L1L41;
L1L51 = L1_pc[7] $ L1L51_carry_eqn;

--L1L61 is cpu:inst|cpu_iu:I1|add_185~7COUT
--operation mode is arithmetic

L1L61 = CARRY(!L1L41 # !L1_pc[7]);


--L1L71 is cpu:inst|cpu_iu:I1|add_185~8
--operation mode is arithmetic

L1L71_carry_eqn = L1L61;
L1L71 = L1_pc[8] $ !L1L71_carry_eqn;

--L1L81 is cpu:inst|cpu_iu:I1|add_185~8COUT
--operation mode is arithmetic

L1L81 = CARRY(L1_pc[8] & !L1L61);


--L1L91 is cpu:inst|cpu_iu:I1|add_185~9
--operation mode is normal

L1L91_carry_eqn = L1L81;
L1L91 = L1_pc[9] $ L1L91_carry_eqn;


--D1L62 is timer:inst2|add_47_rtl_1~0
--operation mode is arithmetic

D1L62 = !D1_tmr_high[0];

--D1L72 is timer:inst2|add_47_rtl_1~0COUT
--operation mode is arithmetic

D1L72 = CARRY(D1_tmr_high[0]);


--D1L82 is timer:inst2|add_47_rtl_1~1
--operation mode is arithmetic

D1L82_carry_eqn = D1L72;
D1L82 = D1_tmr_high[1] $ !D1L82_carry_eqn;

--D1L92 is timer:inst2|add_47_rtl_1~1COUT
--operation mode is arithmetic

D1L92 = CARRY(!D1_tmr_high[1] & !D1L72);


--D1L03 is timer:inst2|add_47_rtl_1~2
--operation mode is arithmetic

D1L03_carry_eqn = D1L92;
D1L03 = D1_tmr_high[2] $ D1L03_carry_eqn;

--D1L13 is timer:inst2|add_47_rtl_1~2COUT
--operation mode is arithmetic

D1L13 = CARRY(D1_tmr_high[2] # !D1L92);


--D1L23 is timer:inst2|add_47_rtl_1~3
--operation mode is arithmetic

D1L23_carry_eqn = D1L13;
D1L23 = D1_tmr_high[3] $ !D1L23_carry_eqn;

--D1L33 is timer:inst2|add_47_rtl_1~3COUT
--operation mode is arithmetic

D1L33 = CARRY(!D1_tmr_high[3] & !D1L13);


--D1L43 is timer:inst2|add_47_rtl_1~4
--operation mode is arithmetic

D1L43_carry_eqn = D1L33;
D1L43 = D1_tmr_high[4] $ D1L43_carry_eqn;

--D1L53 is timer:inst2|add_47_rtl_1~4COUT
--operation mode is arithmetic

D1L53 = CARRY(D1_tmr_high[4] # !D1L33);


--D1L63 is timer:inst2|add_47_rtl_1~5
--operation mode is arithmetic

D1L63_carry_eqn = D1L53;
D1L63 = D1_tmr_high[5] $ !D1L63_carry_eqn;

--D1L73 is timer:inst2|add_47_rtl_1~5COUT
--operation mode is arithmetic

D1L73 = CARRY(!D1_tmr_high[5] & !D1L53);


--D1L83 is timer:inst2|add_47_rtl_1~6
--operation mode is arithmetic

D1L83_carry_eqn = D1L73;
D1L83 = D1_tmr_high[6] $ D1L83_carry_eqn;

--D1L93 is timer:inst2|add_47_rtl_1~6COUT
--operation mode is arithmetic

D1L93 = CARRY(D1_tmr_high[6] # !D1L73);


--D1L04 is timer:inst2|add_47_rtl_1~7
--operation mode is normal

D1L04_carry_eqn = D1L93;
D1L04 = D1_tmr_high[7] $ !D1L04_carry_eqn;


--S9_safe_q[7] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is normal

S9_safe_q[7]_carry_eqn = S9L51;
S9_safe_q[7]_lut_out = S9_safe_q[7] $ S9_safe_q[7]_carry_eqn;
S9_safe_q[7]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[7]) # (!J1_reduce_nor_7 & S9_safe_q[7]_lut_out);
S9_safe_q[7] = DFFEA(S9_safe_q[7]_sload_eqn, UCLK, nRESET, , , , );


--S9_safe_q[6] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

S9_safe_q[6]_carry_eqn = S9L31;
S9_safe_q[6]_lut_out = S9_safe_q[6] $ !S9_safe_q[6]_carry_eqn;
S9_safe_q[6]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[6]) # (!J1_reduce_nor_7 & S9_safe_q[6]_lut_out);
S9_safe_q[6] = DFFEA(S9_safe_q[6]_sload_eqn, UCLK, nRESET, , , , );

--S9L51 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

S9L51 = CARRY(!S9_safe_q[6] & !S9L31);


--S9_safe_q[5] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

S9_safe_q[5]_carry_eqn = S9L11;
S9_safe_q[5]_lut_out = S9_safe_q[5] $ S9_safe_q[5]_carry_eqn;
S9_safe_q[5]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[5]) # (!J1_reduce_nor_7 & S9_safe_q[5]_lut_out);
S9_safe_q[5] = DFFEA(S9_safe_q[5]_sload_eqn, UCLK, nRESET, , , , );

--S9L31 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

S9L31 = CARRY(S9_safe_q[5] # !S9L11);


--S9_safe_q[4] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

S9_safe_q[4]_carry_eqn = S9L9;
S9_safe_q[4]_lut_out = S9_safe_q[4] $ !S9_safe_q[4]_carry_eqn;
S9_safe_q[4]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[4]) # (!J1_reduce_nor_7 & S9_safe_q[4]_lut_out);
S9_safe_q[4] = DFFEA(S9_safe_q[4]_sload_eqn, UCLK, nRESET, , , , );

--S9L11 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

S9L11 = CARRY(!S9_safe_q[4] & !S9L9);


--S9_safe_q[3] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

S9_safe_q[3]_carry_eqn = S9L7;
S9_safe_q[3]_lut_out = S9_safe_q[3] $ S9_safe_q[3]_carry_eqn;
S9_safe_q[3]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[3]) # (!J1_reduce_nor_7 & S9_safe_q[3]_lut_out);
S9_safe_q[3] = DFFEA(S9_safe_q[3]_sload_eqn, UCLK, nRESET, , , , );

--S9L9 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

S9L9 = CARRY(S9_safe_q[3] # !S9L7);


--S9_safe_q[2] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

S9_safe_q[2]_carry_eqn = S9L5;
S9_safe_q[2]_lut_out = S9_safe_q[2] $ !S9_safe_q[2]_carry_eqn;
S9_safe_q[2]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[2]) # (!J1_reduce_nor_7 & S9_safe_q[2]_lut_out);
S9_safe_q[2] = DFFEA(S9_safe_q[2]_sload_eqn, UCLK, nRESET, , , , );

--S9L7 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

S9L7 = CARRY(!S9_safe_q[2] & !S9L5);


--S9_safe_q[1] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

S9_safe_q[1]_carry_eqn = S9L3;
S9_safe_q[1]_lut_out = S9_safe_q[1] $ S9_safe_q[1]_carry_eqn;
S9_safe_q[1]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[1]) # (!J1_reduce_nor_7 & S9_safe_q[1]_lut_out);
S9_safe_q[1] = DFFEA(S9_safe_q[1]_sload_eqn, UCLK, nRESET, , , , );

--S9L5 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

S9L5 = CARRY(S9_safe_q[1] # !S9L3);


--S9_safe_q[0] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S9_safe_q[0]_lut_out = !S9_safe_q[0];
S9_safe_q[0]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[0]) # (!J1_reduce_nor_7 & S9_safe_q[0]_lut_out);
S9_safe_q[0] = DFFEA(S9_safe_q[0]_sload_eqn, UCLK, nRESET, , , , );

--S9L3 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S9L3 = CARRY(!S9_safe_q[0]);


--S8_safe_q[7] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is normal

S8_safe_q[7]_carry_eqn = S8L51;
S8_safe_q[7]_lut_out = S8_safe_q[7] $ S8_safe_q[7]_carry_eqn;
S8_safe_q[7]_sload_eqn = (!D1_tmr_enable & D1L84) # (D1_tmr_enable & S8_safe_q[7]_lut_out);
S8_safe_q[7]_reg_input = S8_safe_q[7]_sload_eqn & D1_tmr_reset;
S8_safe_q[7] = DFFEA(S8_safe_q[7]_reg_input, UCLK, nRESET, , , , );


--S8_safe_q[6] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

S8_safe_q[6]_carry_eqn = S8L31;
S8_safe_q[6]_lut_out = S8_safe_q[6] $ !S8_safe_q[6]_carry_eqn;
S8_safe_q[6]_sload_eqn = (!D1_tmr_enable & D1L74) # (D1_tmr_enable & S8_safe_q[6]_lut_out);
S8_safe_q[6]_reg_input = S8_safe_q[6]_sload_eqn & D1_tmr_reset;
S8_safe_q[6] = DFFEA(S8_safe_q[6]_reg_input, UCLK, nRESET, , , , );

--S8L51 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

S8L51 = CARRY(S8_safe_q[6] & !S8L31);


--S8_safe_q[5] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

S8_safe_q[5]_carry_eqn = S8L11;
S8_safe_q[5]_lut_out = S8_safe_q[5] $ S8_safe_q[5]_carry_eqn;
S8_safe_q[5]_sload_eqn = (!D1_tmr_enable & D1L64) # (D1_tmr_enable & S8_safe_q[5]_lut_out);
S8_safe_q[5]_reg_input = S8_safe_q[5]_sload_eqn & D1_tmr_reset;
S8_safe_q[5] = DFFEA(S8_safe_q[5]_reg_input, UCLK, nRESET, , , , );

--S8L31 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

S8L31 = CARRY(!S8L11 # !S8_safe_q[5]);


--S8_safe_q[4] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

S8_safe_q[4]_carry_eqn = S8L9;
S8_safe_q[4]_lut_out = S8_safe_q[4] $ !S8_safe_q[4]_carry_eqn;
S8_safe_q[4]_sload_eqn = (!D1_tmr_enable & D1L54) # (D1_tmr_enable & S8_safe_q[4]_lut_out);
S8_safe_q[4]_reg_input = S8_safe_q[4]_sload_eqn & D1_tmr_reset;
S8_safe_q[4] = DFFEA(S8_safe_q[4]_reg_input, UCLK, nRESET, , , , );

--S8L11 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

S8L11 = CARRY(S8_safe_q[4] & !S8L9);


--S8_safe_q[3] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

S8_safe_q[3]_carry_eqn = S8L7;
S8_safe_q[3]_lut_out = S8_safe_q[3] $ S8_safe_q[3]_carry_eqn;
S8_safe_q[3]_sload_eqn = (!D1_tmr_enable & D1L44) # (D1_tmr_enable & S8_safe_q[3]_lut_out);
S8_safe_q[3]_reg_input = S8_safe_q[3]_sload_eqn & D1_tmr_reset;
S8_safe_q[3] = DFFEA(S8_safe_q[3]_reg_input, UCLK, nRESET, , , , );

--S8L9 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

S8L9 = CARRY(!S8L7 # !S8_safe_q[3]);


--S8_safe_q[2] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

S8_safe_q[2]_carry_eqn = S8L5;
S8_safe_q[2]_lut_out = S8_safe_q[2] $ !S8_safe_q[2]_carry_eqn;
S8_safe_q[2]_sload_eqn = (!D1_tmr_enable & D1L34) # (D1_tmr_enable & S8_safe_q[2]_lut_out);
S8_safe_q[2]_reg_input = S8_safe_q[2]_sload_eqn & D1_tmr_reset;
S8_safe_q[2] = DFFEA(S8_safe_q[2]_reg_input, UCLK, nRESET, , , , );

--S8L7 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

S8L7 = CARRY(S8_safe_q[2] & !S8L5);


--S8_safe_q[1] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

S8_safe_q[1]_carry_eqn = S8L3;
S8_safe_q[1]_lut_out = S8_safe_q[1] $ S8_safe_q[1]_carry_eqn;
S8_safe_q[1]_sload_eqn = (!D1_tmr_enable & D1L24) # (D1_tmr_enable & S8_safe_q[1]_lut_out);
S8_safe_q[1]_reg_input = S8_safe_q[1]_sload_eqn & D1_tmr_reset;
S8_safe_q[1] = DFFEA(S8_safe_q[1]_reg_input, UCLK, nRESET, , , , );

--S8L5 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

S8L5 = CARRY(!S8L3 # !S8_safe_q[1]);


--S8_safe_q[0] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S8_safe_q[0]_lut_out = !S8_safe_q[0];
S8_safe_q[0]_sload_eqn = (!D1_tmr_enable & D1L14) # (D1_tmr_enable & S8_safe_q[0]_lut_out);
S8_safe_q[0]_reg_input = S8_safe_q[0]_sload_eqn & D1_tmr_reset;
S8_safe_q[0] = DFFEA(S8_safe_q[0]_reg_input, UCLK, nRESET, , , , );

--S8L3 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S8L3 = CARRY(S8_safe_q[0]);


--S1_safe_q[1] is cpu:inst|cpu_iu:I1|lpm_counter:nreset_v_rtl_9|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is normal

S1_safe_q[1]_carry_eqn = S1L3;
S1_safe_q[1]_lut_out = S1_safe_q[1] $ S1_safe_q[1]_carry_eqn # !L1L17;
S1_safe_q[1] = DFFEA(S1_safe_q[1]_lut_out, UCLK, nRESET, , , , );


--S1_safe_q[0] is cpu:inst|cpu_iu:I1|lpm_counter:nreset_v_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S1_safe_q[0]_lut_out = !L1L17 # !S1_safe_q[0];
S1_safe_q[0] = DFFEA(S1_safe_q[0]_lut_out, UCLK, nRESET, , , , );

--S1L3 is cpu:inst|cpu_iu:I1|lpm_counter:nreset_v_rtl_9|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S1L3 = CARRY(S1_safe_q[0]);


--S5_safe_q[3] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

S5_safe_q[3]_carry_eqn = S5L7;
S5_safe_q[3]_lut_out = S5_safe_q[3] $ (C1_tx_s & S5_safe_q[3]_carry_eqn);
S5_safe_q[3]_reg_input = !C1L2 & S5_safe_q[3]_lut_out;
S5_safe_q[3] = DFFEA(S5_safe_q[3]_reg_input, UCLK, VCC, , C1L91, , );


--S5_safe_q[2] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

S5_safe_q[2]_carry_eqn = S5L5;
S5_safe_q[2]_lut_out = S5_safe_q[2] $ (C1_tx_s & !S5_safe_q[2]_carry_eqn);
S5_safe_q[2]_reg_input = !C1L2 & S5_safe_q[2]_lut_out;
S5_safe_q[2] = DFFEA(S5_safe_q[2]_reg_input, UCLK, VCC, , C1L91, , );

--S5L7 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

S5L7 = CARRY(S5_safe_q[2] & !S5L5);


--S5_safe_q[1] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

S5_safe_q[1]_carry_eqn = S5L3;
S5_safe_q[1]_lut_out = S5_safe_q[1] $ (C1_tx_s & S5_safe_q[1]_carry_eqn);
S5_safe_q[1]_reg_input = !C1L2 & S5_safe_q[1]_lut_out;
S5_safe_q[1] = DFFEA(S5_safe_q[1]_reg_input, UCLK, VCC, , C1L91, , );

--S5L5 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

S5L5 = CARRY(!S5L3 # !S5_safe_q[1]);


--S5_safe_q[0] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S5_safe_q[0]_lut_out = S5_safe_q[0] $ C1_tx_s;
S5_safe_q[0]_reg_input = !C1L2 & S5_safe_q[0]_lut_out;
S5_safe_q[0] = DFFEA(S5_safe_q[0]_reg_input, UCLK, VCC, , C1L91, , );

--S5L3 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S5L3 = CARRY(S5_safe_q[0]);


--S6_safe_q[3] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

S6_safe_q[3]_carry_eqn = S6L7;
S6_safe_q[3]_lut_out = S6_safe_q[3] $ S6_safe_q[3]_carry_eqn;
S6_safe_q[3]_reg_input = !C1L4 & S6_safe_q[3]_lut_out;
S6_safe_q[3] = DFFEA(S6_safe_q[3]_reg_input, UCLK, nRESET, , C1L02, , );


--S6_safe_q[2] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

S6_safe_q[2]_carry_eqn = S6L5;
S6_safe_q[2]_lut_out = S6_safe_q[2] $ !S6_safe_q[2]_carry_eqn;
S6_safe_q[2]_reg_input = !C1L4 & S6_safe_q[2]_lut_out;
S6_safe_q[2] = DFFEA(S6_safe_q[2]_reg_input, UCLK, nRESET, , C1L02, , );

--S6L7 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

S6L7 = CARRY(S6_safe_q[2] & !S6L5);


--S6_safe_q[1] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

S6_safe_q[1]_carry_eqn = S6L3;
S6_safe_q[1]_lut_out = S6_safe_q[1] $ S6_safe_q[1]_carry_eqn;
S6_safe_q[1]_reg_input = !C1L4 & S6_safe_q[1]_lut_out;
S6_safe_q[1] = DFFEA(S6_safe_q[1]_reg_input, UCLK, nRESET, , C1L02, , );

--S6L5 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

S6L5 = CARRY(!S6L3 # !S6_safe_q[1]);


--S6_safe_q[0] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S6_safe_q[0]_lut_out = !S6_safe_q[0];
S6_safe_q[0]_reg_input = !C1L4 & S6_safe_q[0]_lut_out;
S6_safe_q[0] = DFFEA(S6_safe_q[0]_reg_input, UCLK, nRESET, , C1L02, , );

--S6L3 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S6L3 = CARRY(S6_safe_q[0]);


--S4_safe_q[1] is cpu:inst|cpu_oa:I4|lpm_counter:nreset_v_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is normal

S4_safe_q[1]_carry_eqn = S4L3;
S4_safe_q[1]_lut_out = S4_safe_q[1] $ S4_safe_q[1]_carry_eqn # !P1L801;
S4_safe_q[1] = DFFEA(S4_safe_q[1]_lut_out, UCLK, nRESET, , , , );


--S4_safe_q[0] is cpu:inst|cpu_oa:I4|lpm_counter:nreset_v_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S4_safe_q[0]_lut_out = !P1L801 # !S4_safe_q[0];
S4_safe_q[0] = DFFEA(S4_safe_q[0]_lut_out, UCLK, nRESET, , , , );

--S4L3 is cpu:inst|cpu_oa:I4|lpm_counter:nreset_v_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S4L3 = CARRY(S4_safe_q[0]);


--S7_safe_q[7] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is normal

S7_safe_q[7]_carry_eqn = S7L51;
S7_safe_q[7]_lut_out = S7_safe_q[7] $ S7_safe_q[7]_carry_eqn;
S7_safe_q[7]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[7]) # (!C1_reduce_nor_7 & S7_safe_q[7]_lut_out);
S7_safe_q[7] = DFFEA(S7_safe_q[7]_sload_eqn, UCLK, nRESET, , , , );


--S7_safe_q[6] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

S7_safe_q[6]_carry_eqn = S7L31;
S7_safe_q[6]_lut_out = S7_safe_q[6] $ !S7_safe_q[6]_carry_eqn;
S7_safe_q[6]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[6]) # (!C1_reduce_nor_7 & S7_safe_q[6]_lut_out);
S7_safe_q[6] = DFFEA(S7_safe_q[6]_sload_eqn, UCLK, nRESET, , , , );

--S7L51 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

S7L51 = CARRY(!S7_safe_q[6] & !S7L31);


--S7_safe_q[5] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

S7_safe_q[5]_carry_eqn = S7L11;
S7_safe_q[5]_lut_out = S7_safe_q[5] $ S7_safe_q[5]_carry_eqn;
S7_safe_q[5]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[5]) # (!C1_reduce_nor_7 & S7_safe_q[5]_lut_out);
S7_safe_q[5] = DFFEA(S7_safe_q[5]_sload_eqn, UCLK, nRESET, , , , );

--S7L31 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

S7L31 = CARRY(S7_safe_q[5] # !S7L11);


--S7_safe_q[4] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

S7_safe_q[4]_carry_eqn = S7L9;
S7_safe_q[4]_lut_out = S7_safe_q[4] $ !S7_safe_q[4]_carry_eqn;
S7_safe_q[4]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[4]) # (!C1_reduce_nor_7 & S7_safe_q[4]_lut_out);
S7_safe_q[4] = DFFEA(S7_safe_q[4]_sload_eqn, UCLK, nRESET, , , , );

--S7L11 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

S7L11 = CARRY(!S7_safe_q[4] & !S7L9);


--S7_safe_q[3] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

S7_safe_q[3]_carry_eqn = S7L7;
S7_safe_q[3]_lut_out = S7_safe_q[3] $ S7_safe_q[3]_carry_eqn;
S7_safe_q[3]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[3]) # (!C1_reduce_nor_7 & S7_safe_q[3]_lut_out);
S7_safe_q[3] = DFFEA(S7_safe_q[3]_sload_eqn, UCLK, nRESET, , , , );

--S7L9 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

S7L9 = CARRY(S7_safe_q[3] # !S7L7);


--S7_safe_q[2] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

S7_safe_q[2]_carry_eqn = S7L5;
S7_safe_q[2]_lut_out = S7_safe_q[2] $ !S7_safe_q[2]_carry_eqn;
S7_safe_q[2]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[2]) # (!C1_reduce_nor_7 & S7_safe_q[2]_lut_out);
S7_safe_q[2] = DFFEA(S7_safe_q[2]_sload_eqn, UCLK, nRESET, , , , );

--S7L7 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

S7L7 = CARRY(!S7_safe_q[2] & !S7L5);


--S7_safe_q[1] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

S7_safe_q[1]_carry_eqn = S7L3;
S7_safe_q[1]_lut_out = S7_safe_q[1] $ S7_safe_q[1]_carry_eqn;
S7_safe_q[1]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[1]) # (!C1_reduce_nor_7 & S7_safe_q[1]_lut_out);
S7_safe_q[1] = DFFEA(S7_safe_q[1]_sload_eqn, UCLK, nRESET, , , , );

--S7L5 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

S7L5 = CARRY(S7_safe_q[1] # !S7L3);


--S7_safe_q[0] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S7_safe_q[0]_lut_out = !S7_safe_q[0];
S7_safe_q[0]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[0]) # (!C1_reduce_nor_7 & S7_safe_q[0]_lut_out);
S7_safe_q[0] = DFFEA(S7_safe_q[0]_sload_eqn, UCLK, nRESET, , , , );

--S7L3 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S7L3 = CARRY(!S7_safe_q[0]);


--S2_safe_q[1] is cpu:inst|cpu_cu:I2|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is normal

S2_safe_q[1]_carry_eqn = S2L3;
S2_safe_q[1]_lut_out = S2_safe_q[1] $ S2_safe_q[1]_carry_eqn # !M1L52;
S2_safe_q[1] = DFFEA(S2_safe_q[1]_lut_out, UCLK, nRESET, , , , );


--S2_safe_q[0] is cpu:inst|cpu_cu:I2|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S2_safe_q[0]_lut_out = !M1L52 # !S2_safe_q[0];
S2_safe_q[0] = DFFEA(S2_safe_q[0]_lut_out, UCLK, nRESET, , , , );

--S2L3 is cpu:inst|cpu_cu:I2|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S2L3 = CARRY(S2_safe_q[0]);


--S3_safe_q[1] is cpu:inst|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is normal

S3_safe_q[1]_carry_eqn = S3L3;
S3_safe_q[1]_lut_out = N1L031 # S3_safe_q[1] $ S3_safe_q[1]_carry_eqn;
S3_safe_q[1] = DFFEA(S3_safe_q[1]_lut_out, UCLK, nRESET, , , , );


--S3_safe_q[0] is cpu:inst|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

S3_safe_q[0]_lut_out = N1L031 # !S3_safe_q[0];
S3_safe_q[0] = DFFEA(S3_safe_q[0]_lut_out, UCLK, nRESET, , , , );

--S3L3 is cpu:inst|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

S3L3 = CARRY(S3_safe_q[0]);


--C1L55Q is tx_uart:inst1|tx_uart~reg0
--operation mode is normal

C1L55Q_lut_out = !C1L6 & C1_tx_s & (S6_safe_q[2] # !C1L8);
C1L55Q = DFFEA(C1L55Q_lut_out, UCLK, nRESET, , C1_reduce_nor_7, , );


--K1L31Q is inout4reg:inst10|out_0reg[7]~reg0
--operation mode is normal

K1L31Q_lut_out = P1L35;
K1L31Q = DFFEA(K1L31Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L21Q is inout4reg:inst10|out_0reg[6]~reg0
--operation mode is normal

K1L21Q_lut_out = P1L25;
K1L21Q = DFFEA(K1L21Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L11Q is inout4reg:inst10|out_0reg[5]~reg0
--operation mode is normal

K1L11Q_lut_out = P1L15;
K1L11Q = DFFEA(K1L11Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L01Q is inout4reg:inst10|out_0reg[4]~reg0
--operation mode is normal

K1L01Q_lut_out = P1L05;
K1L01Q = DFFEA(K1L01Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L9Q is inout4reg:inst10|out_0reg[3]~reg0
--operation mode is normal

K1L9Q_lut_out = P1L94;
K1L9Q = DFFEA(K1L9Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L8Q is inout4reg:inst10|out_0reg[2]~reg0
--operation mode is normal

K1L8Q_lut_out = P1L84;
K1L8Q = DFFEA(K1L8Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L7Q is inout4reg:inst10|out_0reg[1]~reg0
--operation mode is normal

K1L7Q_lut_out = P1L74;
K1L7Q = DFFEA(K1L7Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L6Q is inout4reg:inst10|out_0reg[0]~reg0
--operation mode is normal

K1L6Q_lut_out = P1L64;
K1L6Q = DFFEA(K1L6Q_lut_out, UCLK, nRESET, , K1L1, , );


--K1L12Q is inout4reg:inst10|out_1reg[7]~reg0
--operation mode is normal

K1L12Q_lut_out = P1L35;
K1L12Q = DFFEA(K1L12Q_lut_out, UCLK, nRESET, , K1L3, , );


--K1L02Q is inout4reg:inst10|out_1reg[6]~reg0
--operation mode is normal

K1L02Q_lut_out = P1L25;
K1L02Q = DFFEA(K1L02Q_lut_out, UCLK, nRESET, , K1L3, , );


--K1L91Q is inout4reg:inst10|out_1reg[5]~reg0
--operation mode is normal

K1L91Q_lut_out = P1L15;
K1L91Q = DFFEA(K1L91Q_lut_out, UCLK, nRESET, , K1L3, , );


--K1L81Q is inout4reg:inst10|out_1reg[4]~reg0
--operation mode is normal

K1L81Q_lut_out = P1L05;
K1L81Q = DFFEA(K1L81Q_lut_out, UCLK, nRESET, , K1L3, , );


--K1L71Q is inout4reg:inst10|out_1reg[3]~reg0
--operation mode is normal

K1L71Q_lut_out = P1L94;
K1L71Q = DFFEA(K1L71Q_lut_out, UCLK, nRESET, , K1L3, , );


--K1L61Q is inout4reg:inst10|out_1reg[2]~reg0
--operation mode is normal

K1L61Q_lut_out = P1L84;
K1L61Q = DFFEA(K1L61Q_lut_out, UCLK, nRESET, , K1L3, , );


--K1L51Q is inout4reg:inst10|out_1reg[1]~reg0
--operation mode is normal

K1L51Q_lut_out = P1L74;
K1L51Q = DFFEA(K1L51Q_lut_out, UCLK, nRESET, , K1L3, , );


--K1L41Q is inout4reg:inst10|out_1reg[0]~reg0
--operation mode is normal

K1L41Q_lut_out = P1L64;
K1L41Q = DFFEA(K1L41Q_lut_out, UCLK, nRESET, , K1L3, , );


--C1_tx_uart_shift[5] is tx_uart:inst1|tx_uart_shift[5]
--operation mode is normal

C1_tx_uart_shift[5]_lut_out = C1_tx_uart_fifo[4];
C1_tx_uart_shift[5] = DFFEA(C1_tx_uart_shift[5]_lut_out, UCLK, nRESET, , C1L45, , );


--C1_tx_uart_shift[6] is tx_uart:inst1|tx_uart_shift[6]
--operation mode is normal

C1_tx_uart_shift[6]_lut_out = C1_tx_uart_fifo[5];
C1_tx_uart_shift[6] = DFFEA(C1_tx_uart_shift[6]_lut_out, UCLK, nRESET, , C1L45, , );


--C1_tx_uart_shift[4] is tx_uart:inst1|tx_uart_shift[4]
--operation mode is normal

C1_tx_uart_shift[4]_lut_out = C1_tx_uart_fifo[3];
C1_tx_uart_shift[4] = DFFEA(C1_tx_uart_shift[4]_lut_out, UCLK, nRESET, , C1L45, , );


--C1L21 is tx_uart:inst1|Mux_29_rtl_22~0
--operation mode is normal

C1L21 = S6_safe_q[1] & (S6_safe_q[0] # !C1_tx_uart_shift[6]) # !S6_safe_q[1] & !S6_safe_q[0] & !C1_tx_uart_shift[4];


--C1_tx_uart_shift[7] is tx_uart:inst1|tx_uart_shift[7]
--operation mode is normal

C1_tx_uart_shift[7]_lut_out = C1_tx_uart_fifo[6];
C1_tx_uart_shift[7] = DFFEA(C1_tx_uart_shift[7]_lut_out, UCLK, nRESET, , C1L45, , );


--C1L31 is tx_uart:inst1|Mux_29_rtl_22~1
--operation mode is normal

C1L31 = C1L21 & (!C1_tx_uart_shift[7] # !S6_safe_q[0]) # !C1L21 & !C1_tx_uart_shift[5] & S6_safe_q[0];


--C1_tx_uart_shift[1] is tx_uart:inst1|tx_uart_shift[1]
--operation mode is normal

C1_tx_uart_shift[1]_lut_out = C1_tx_uart_fifo[0];
C1_tx_uart_shift[1] = DFFEA(C1_tx_uart_shift[1]_lut_out, UCLK, nRESET, , C1L45, , );


--C1_tx_uart_shift[2] is tx_uart:inst1|tx_uart_shift[2]
--operation mode is normal

C1_tx_uart_shift[2]_lut_out = C1_tx_uart_fifo[1];
C1_tx_uart_shift[2] = DFFEA(C1_tx_uart_shift[2]_lut_out, UCLK, nRESET, , C1L45, , );


--C1_tx_uart_shift[0] is tx_uart:inst1|tx_uart_shift[0]
--operation mode is normal

C1_tx_uart_shift[0]_lut_out = VCC;
C1_tx_uart_shift[0] = DFFEA(C1_tx_uart_shift[0]_lut_out, UCLK, nRESET, , C1L45, , );


--C1L01 is tx_uart:inst1|Mux_29_rtl_21~0
--operation mode is normal

C1L01 = S6_safe_q[1] & (S6_safe_q[0] # !C1_tx_uart_shift[2]) # !S6_safe_q[1] & !S6_safe_q[0] & !C1_tx_uart_shift[0];


--C1_tx_uart_shift[3] is tx_uart:inst1|tx_uart_shift[3]
--operation mode is normal

C1_tx_uart_shift[3]_lut_out = C1_tx_uart_fifo[2];
C1_tx_uart_shift[3] = DFFEA(C1_tx_uart_shift[3]_lut_out, UCLK, nRESET, , C1L45, , );


--C1L11 is tx_uart:inst1|Mux_29_rtl_21~1
--operation mode is normal

C1L11 = C1L01 & (!C1_tx_uart_shift[3] # !S6_safe_q[0]) # !C1L01 & !C1_tx_uart_shift[1] & S6_safe_q[0];


--C1L6 is tx_uart:inst1|i~191
--operation mode is normal

C1L6 = !S6_safe_q[3] & (S6_safe_q[2] & C1L31 # !S6_safe_q[2] & C1L11);


--C1_tx_uart_shift[8] is tx_uart:inst1|tx_uart_shift[8]
--operation mode is normal

C1_tx_uart_shift[8]_lut_out = C1_tx_uart_fifo[7];
C1_tx_uart_shift[8] = DFFEA(C1_tx_uart_shift[8]_lut_out, UCLK, nRESET, , C1L45, , );


--C1L8 is tx_uart:inst1|i~472
--operation mode is normal

C1L8 = S6_safe_q[3] & (S6_safe_q[0] & !S6_safe_q[1] # !S6_safe_q[0] & (S6_safe_q[1] # !C1_tx_uart_shift[8]));


--C1_tx_s is tx_uart:inst1|tx_s
--operation mode is normal

C1_tx_s_lut_out = !C1_tx_s;
C1_tx_s = DFFEA(C1_tx_s_lut_out, UCLK, nRESET, , C1L33, , );


--C1L71 is tx_uart:inst1|reduce_nor_7~39
--operation mode is normal

C1L71 = S7_safe_q[6] # S7_safe_q[7];


--C1L61 is tx_uart:inst1|reduce_nor_7~32
--operation mode is normal

C1L61 = S7_safe_q[0] # S7_safe_q[1] # S7_safe_q[2] # S7_safe_q[3];


--C1_reduce_nor_7 is tx_uart:inst1|reduce_nor_7
--operation mode is normal

C1_reduce_nor_7 = !C1L71 & !C1L61 & !S7_safe_q[4] & !S7_safe_q[5];


--N1_acc_c[0][7] is cpu:inst|cpu_du:I3|acc_c[0][7]
--operation mode is normal

N1_acc_c[0][7]_lut_out = N1L71;
N1_acc_c[0][7] = DFFEA(N1_acc_c[0][7]_lut_out, UCLK, nRESET, , , , );


--P1L35 is cpu:inst|cpu_oa:I4|data_ox[7]~0
--operation mode is normal

P1L35 = nRESET & N1_acc_c[0][7] & S4_safe_q[1];


--Q1_daddr_c[0] is cpu:inst|cpu_wd:I5|daddr_c[0]
--operation mode is normal

Q1_daddr_c[0]_lut_out = P1L23;
Q1_daddr_c[0] = DFFEA(Q1_daddr_c[0]_lut_out, UCLK, nRESET, , , , );


--T1_q_a[4] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4]
T1_q_a[4]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[4]_PORT_A_address_reg = DFFE(T1_q_a[4]_PORT_A_address, T1_q_a[4]_clock_0, , , T1_q_a[4]_clock_enable_0);
T1_q_a[4]_clock_0 = UCLK;
T1_q_a[4]_clock_enable_0 = VCC;
T1_q_a[4]_PORT_A_data_out = MEMORY(, , T1_q_a[4]_PORT_A_address_reg, , , , , , T1_q_a[4]_clock_0, , T1_q_a[4]_clock_enable_0, , , );
T1_q_a[4] = T1_q_a[4]_PORT_A_data_out[0];


--P1L33 is cpu:inst|cpu_oa:I4|daddr_x[0]~27
--operation mode is normal

P1L33 = nRESET & S4_safe_q[1] & T1_q_a[4];


--P1L101 is cpu:inst|cpu_oa:I4|i~18
--operation mode is normal

P1L101 = nRESET & S4_safe_q[1];


--M1L91 is cpu:inst|cpu_cu:I2|i~326
--operation mode is normal

M1L91 = nRESET & S2_safe_q[1];


--T1_q_a[0] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0]
T1_q_a[0]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[0]_PORT_A_address_reg = DFFE(T1_q_a[0]_PORT_A_address, T1_q_a[0]_clock_0, , , T1_q_a[0]_clock_enable_0);
T1_q_a[0]_clock_0 = UCLK;
T1_q_a[0]_clock_enable_0 = VCC;
T1_q_a[0]_PORT_A_data_out = MEMORY(, , T1_q_a[0]_PORT_A_address_reg, , , , , , T1_q_a[0]_clock_0, , T1_q_a[0]_clock_enable_0, , , );
T1_q_a[0] = T1_q_a[0]_PORT_A_data_out[0];


--T1_q_a[2] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2]
T1_q_a[2]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[2]_PORT_A_address_reg = DFFE(T1_q_a[2]_PORT_A_address, T1_q_a[2]_clock_0, , , T1_q_a[2]_clock_enable_0);
T1_q_a[2]_clock_0 = UCLK;
T1_q_a[2]_clock_enable_0 = VCC;
T1_q_a[2]_PORT_A_data_out = MEMORY(, , T1_q_a[2]_PORT_A_address_reg, , , , , , T1_q_a[2]_clock_0, , T1_q_a[2]_clock_enable_0, , , );
T1_q_a[2] = T1_q_a[2]_PORT_A_data_out[0];


--T1_q_a[1] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1]
T1_q_a[1]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[1]_PORT_A_address_reg = DFFE(T1_q_a[1]_PORT_A_address, T1_q_a[1]_clock_0, , , T1_q_a[1]_clock_enable_0);
T1_q_a[1]_clock_0 = UCLK;
T1_q_a[1]_clock_enable_0 = VCC;
T1_q_a[1]_PORT_A_data_out = MEMORY(, , T1_q_a[1]_PORT_A_address_reg, , , , , , T1_q_a[1]_clock_0, , T1_q_a[1]_clock_enable_0, , , );
T1_q_a[1] = T1_q_a[1]_PORT_A_data_out[0];


--M1L55 is cpu:inst|cpu_cu:I2|TC_x[1]~42
--operation mode is normal

M1L55 = nRESET & T1_q_a[0] & !T1_q_a[2] & !T1_q_a[1];


--T1_q_a[3] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3]
T1_q_a[3]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[3]_PORT_A_address_reg = DFFE(T1_q_a[3]_PORT_A_address, T1_q_a[3]_clock_0, , , T1_q_a[3]_clock_enable_0);
T1_q_a[3]_clock_0 = UCLK;
T1_q_a[3]_clock_enable_0 = VCC;
T1_q_a[3]_PORT_A_data_out = MEMORY(, , T1_q_a[3]_PORT_A_address_reg, , , , , , T1_q_a[3]_clock_0, , T1_q_a[3]_clock_enable_0, , , );
T1_q_a[3] = T1_q_a[3]_PORT_A_data_out[0];


--M1L35 is cpu:inst|cpu_cu:I2|TC_x[0]~233
--operation mode is normal

M1L35 = nRESET & !T1_q_a[3];


--T1_q_a[7] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7]
T1_q_a[7]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[7]_PORT_A_address_reg = DFFE(T1_q_a[7]_PORT_A_address, T1_q_a[7]_clock_0, , , T1_q_a[7]_clock_enable_0);
T1_q_a[7]_clock_0 = UCLK;
T1_q_a[7]_clock_enable_0 = VCC;
T1_q_a[7]_PORT_A_data_out = MEMORY(, , T1_q_a[7]_PORT_A_address_reg, , , , , , T1_q_a[7]_clock_0, , T1_q_a[7]_clock_enable_0, , , );
T1_q_a[7] = T1_q_a[7]_PORT_A_data_out[0];


--T1_q_a[6] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6]
T1_q_a[6]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[6]_PORT_A_address_reg = DFFE(T1_q_a[6]_PORT_A_address, T1_q_a[6]_clock_0, , , T1_q_a[6]_clock_enable_0);
T1_q_a[6]_clock_0 = UCLK;
T1_q_a[6]_clock_enable_0 = VCC;
T1_q_a[6]_PORT_A_data_out = MEMORY(, , T1_q_a[6]_PORT_A_address_reg, , , , , , T1_q_a[6]_clock_0, , T1_q_a[6]_clock_enable_0, , , );
T1_q_a[6] = T1_q_a[6]_PORT_A_data_out[0];


--T1_q_a[5] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5]
T1_q_a[5]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[5]_PORT_A_address_reg = DFFE(T1_q_a[5]_PORT_A_address, T1_q_a[5]_clock_0, , , T1_q_a[5]_clock_enable_0);
T1_q_a[5]_clock_0 = UCLK;
T1_q_a[5]_clock_enable_0 = VCC;
T1_q_a[5]_PORT_A_data_out = MEMORY(, , T1_q_a[5]_PORT_A_address_reg, , , , , , T1_q_a[5]_clock_0, , T1_q_a[5]_clock_enable_0, , , );
T1_q_a[5] = T1_q_a[5]_PORT_A_data_out[0];


--M1L15 is cpu:inst|cpu_cu:I2|TC_x[0]~114
--operation mode is normal

M1L15 = T1_q_a[7] & T1_q_a[6] & !T1_q_a[4] & !T1_q_a[5];


--M1L36 is cpu:inst|cpu_cu:I2|TD_x[3]~9
--operation mode is normal

M1L36 = !T1_q_a[2] & !T1_q_a[1];


--M1L25 is cpu:inst|cpu_cu:I2|TC_x[0]~119
--operation mode is normal

M1L25 = M1L55 # M1L35 & (M1L15 # !M1L36);


--M1_valid_c is cpu:inst|cpu_cu:I2|valid_c
--operation mode is normal

M1_valid_c_lut_out = M1L03;
M1_valid_c = DFFEA(M1_valid_c_lut_out, UCLK, nRESET, , , , );


--N1L231 is cpu:inst|cpu_du:I3|i~220
--operation mode is normal

N1L231 = nRESET & M1_valid_c & S3_safe_q[0] & S3_safe_q[1];


--M1_TD_c[3] is cpu:inst|cpu_cu:I2|TD_c[3]
--operation mode is normal

M1_TD_c[3]_lut_out = M1L36 & A1L602 & T1_q_a[7] & !T1_q_a[6];
M1_TD_c[3] = DFFEA(M1_TD_c[3]_lut_out, UCLK, nRESET, , , , );


--M1_TC_c[2] is cpu:inst|cpu_cu:I2|TC_c[2]
--operation mode is normal

M1_TC_c[2]_lut_out = M1L75;
M1_TC_c[2] = DFFEA(M1_TC_c[2]_lut_out, UCLK, nRESET, , , , );


--M1_TC_c[0] is cpu:inst|cpu_cu:I2|TC_c[0]
--operation mode is normal

M1_TC_c[0]_lut_out = M1L25;
M1_TC_c[0] = DFFEA(M1_TC_c[0]_lut_out, UCLK, nRESET, , , , );


--M1_TC_c[1] is cpu:inst|cpu_cu:I2|TC_c[1]
--operation mode is normal

M1_TC_c[1]_lut_out = M1L45;
M1_TC_c[1] = DFFEA(M1_TC_c[1]_lut_out, UCLK, nRESET, , , , );


--A1L212 is rtl~14960
--operation mode is normal

A1L212 = M1_TD_c[3] & !M1_TC_c[2] & !M1_TC_c[0] & !M1_TC_c[1];


--N1_acc_c[0][8] is cpu:inst|cpu_du:I3|acc_c[0][8]
--operation mode is normal

N1_acc_c[0][8]_lut_out = N1L32;
N1_acc_c[0][8] = DFFEA(N1_acc_c[0][8]_lut_out, UCLK, nRESET, , , , );


--M1_TD_c[0] is cpu:inst|cpu_cu:I2|TD_c[0]
--operation mode is normal

M1_TD_c[0]_lut_out = T1_q_a[0] & !M1L36 # !T1_q_a[0] & !T1_q_a[3] & M1L82 & M1L36;
M1_TD_c[0] = DFFEA(M1_TD_c[0]_lut_out, UCLK, nRESET, , , , );


--A1L312 is rtl~14972
--operation mode is normal

A1L312 = N1_acc_c[0][8] & M1_TD_c[0];


--M1_TD_c[1] is cpu:inst|cpu_cu:I2|TD_c[1]
--operation mode is normal

M1_TD_c[1]_lut_out = T1_q_a[1] # A1L602 & M1L72 & !T1_q_a[2];
M1_TD_c[1] = DFFEA(M1_TD_c[1]_lut_out, UCLK, nRESET, , , , );


--M1_TD_c[2] is cpu:inst|cpu_cu:I2|TD_c[2]
--operation mode is normal

M1_TD_c[2]_lut_out = T1_q_a[2] # A1L602 & M1L62 & !T1_q_a[1];
M1_TD_c[2] = DFFEA(M1_TD_c[2]_lut_out, UCLK, nRESET, , , , );


--A1L18 is rtl~2261
--operation mode is normal

A1L18 = A1L212 & A1L312 & !M1_TD_c[1] & !M1_TD_c[2];


--A1L412 is rtl~14987
--operation mode is normal

A1L412 = A1L212 & M1_TD_c[1] & !M1_TD_c[2] & !M1_TD_c[0];


--A1L612 is rtl~15003
--operation mode is normal

A1L612 = A1L212 & !M1_TD_c[1] & !M1_TD_c[2] & !M1_TD_c[0];


--N1_acc_c[0][6] is cpu:inst|cpu_du:I3|acc_c[0][6]
--operation mode is normal

N1_acc_c[0][6]_lut_out = N1L51;
N1_acc_c[0][6] = DFFEA(N1_acc_c[0][6]_lut_out, UCLK, nRESET, , , , );


--N1L451 is cpu:inst|cpu_du:I3|reduce_nor_91~35
--operation mode is normal

N1L451 = N1_acc_c[0][6] # N1_acc_c[0][7];


--N1_acc_c[0][0] is cpu:inst|cpu_du:I3|acc_c[0][0]
--operation mode is normal

N1_acc_c[0][0]_lut_out = N1L1;
N1_acc_c[0][0] = DFFEA(N1_acc_c[0][0]_lut_out, UCLK, nRESET, , , , );


--N1_acc_c[0][1] is cpu:inst|cpu_du:I3|acc_c[0][1]
--operation mode is normal

N1_acc_c[0][1]_lut_out = N1L5;
N1_acc_c[0][1] = DFFEA(N1_acc_c[0][1]_lut_out, UCLK, nRESET, , , , );


--N1_acc_c[0][2] is cpu:inst|cpu_du:I3|acc_c[0][2]
--operation mode is normal

N1_acc_c[0][2]_lut_out = N1L8;
N1_acc_c[0][2] = DFFEA(N1_acc_c[0][2]_lut_out, UCLK, nRESET, , , , );


--N1_acc_c[0][3] is cpu:inst|cpu_du:I3|acc_c[0][3]
--operation mode is normal

N1_acc_c[0][3]_lut_out = N1L9;
N1_acc_c[0][3] = DFFEA(N1_acc_c[0][3]_lut_out, UCLK, nRESET, , , , );


--N1L351 is cpu:inst|cpu_du:I3|reduce_nor_91~28
--operation mode is normal

N1L351 = N1_acc_c[0][0] # N1_acc_c[0][1] # N1_acc_c[0][2] # N1_acc_c[0][3];


--N1_acc_c[0][4] is cpu:inst|cpu_du:I3|acc_c[0][4]
--operation mode is normal

N1_acc_c[0][4]_lut_out = N1L11;
N1_acc_c[0][4] = DFFEA(N1_acc_c[0][4]_lut_out, UCLK, nRESET, , , , );


--N1_acc_c[0][5] is cpu:inst|cpu_du:I3|acc_c[0][5]
--operation mode is normal

N1_acc_c[0][5]_lut_out = N1L31;
N1_acc_c[0][5] = DFFEA(N1_acc_c[0][5]_lut_out, UCLK, nRESET, , , , );


--N1_reduce_nor_91 is cpu:inst|cpu_du:I3|reduce_nor_91
--operation mode is normal

N1_reduce_nor_91 = N1L451 # N1L351 # N1_acc_c[0][4] # N1_acc_c[0][5];


--A1L812 is rtl~15027
--operation mode is normal

A1L812 = A1L18 # N1_reduce_nor_91 & A1L412 # !N1_reduce_nor_91 & A1L612;


--N1_skip_i is cpu:inst|cpu_du:I3|skip_i
--operation mode is normal

N1_skip_i_lut_out = N1L131;
N1_skip_i = DFFEA(N1_skip_i_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--A1L86 is rtl~1444
--operation mode is normal

A1L86 = N1_skip_i & M1_TC_c[2] & !M1_TC_c[0] & !M1_TC_c[1];


--A1L512 is rtl~14994
--operation mode is normal

A1L512 = M1_TD_c[2] & !N1_acc_c[0][8] & !M1_TD_c[0];


--A1L712 is rtl~15020
--operation mode is normal

A1L712 = A1L86 # A1L212 & A1L512 & !M1_TD_c[1];


--M1_int_start_c is cpu:inst|cpu_cu:I2|int_start_c
--operation mode is normal

M1_int_start_c_lut_out = M1L22 & S2_safe_q[1] & (E1L84 # E1L94);
M1_int_start_c = DFFEA(M1_int_start_c_lut_out, UCLK, nRESET, , , , );


--N1L921 is cpu:inst|cpu_du:I3|i~85
--operation mode is normal

N1L921 = N1L231 & !M1_int_start_c & (A1L812 # A1L712);


--M1L65 is cpu:inst|cpu_cu:I2|TC_x[2]~108
--operation mode is normal

M1L65 = T1_q_a[7] & T1_q_a[6] & !T1_q_a[0] & !T1_q_a[5];


--M1L75 is cpu:inst|cpu_cu:I2|TC_x[2]~112
--operation mode is normal

M1L75 = nRESET & M1L36 & (M1L65 # T1_q_a[3]);


--M1L2 is cpu:inst|cpu_cu:I2|C_store_x~24
--operation mode is normal

M1L2 = M1L91 & M1L25 & !N1L921 & !M1L75;


--N1L031 is cpu:inst|cpu_du:I3|i~212
--operation mode is normal

N1L031 = S3_safe_q[0] & S3_safe_q[1];


--N1L331 is cpu:inst|cpu_du:I3|i~224
--operation mode is normal

N1L331 = nRESET & M1_valid_c;


--N1L131 is cpu:inst|cpu_du:I3|i~213
--operation mode is normal

N1L131 = N1L031 & N1L331 & (A1L812 # A1L712);


--M1L13 is cpu:inst|cpu_cu:I2|ndre_x~63
--operation mode is normal

M1L13 = S2_safe_q[1] & (M1_int_start_c # !N1L131);


--M1L45 is cpu:inst|cpu_cu:I2|TC_x[1]~22
--operation mode is normal

M1L45 = nRESET & (T1_q_a[3] # M1L36 & T1_q_a[0]);


--M1L3 is cpu:inst|cpu_cu:I2|C_store_x~32
--operation mode is normal

M1L3 = M1L25 & !M1L75;


--M1L1 is cpu:inst|cpu_cu:I2|C_mem_x~0
--operation mode is normal

M1L1 = N1L921 # M1L45 # !M1L3 # !M1L91;


--M1_skip_c is cpu:inst|cpu_cu:I2|skip_c
--operation mode is normal

M1_skip_c_lut_out = N1L921;
M1_skip_c = DFFEA(M1_skip_c_lut_out, UCLK, nRESET, , , , );


--M1L12 is cpu:inst|cpu_cu:I2|i~342
--operation mode is normal

M1L12 = M1_skip_c # M1_TC_c[2] # !M1_TC_c[1] # !M1_TC_c[0];


--M1L03 is cpu:inst|cpu_cu:I2|ndre_x~44
--operation mode is normal

M1L03 = M1L13 & (M1L1 # M1L12 # !M1L91);


--T1_q_a[13] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[13]
T1_q_a[13]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[13]_PORT_A_address_reg = DFFE(T1_q_a[13]_PORT_A_address, T1_q_a[13]_clock_0, , , T1_q_a[13]_clock_enable_0);
T1_q_a[13]_clock_0 = UCLK;
T1_q_a[13]_clock_enable_0 = VCC;
T1_q_a[13]_PORT_A_data_out = MEMORY(, , T1_q_a[13]_PORT_A_address_reg, , , , , , T1_q_a[13]_clock_0, , T1_q_a[13]_clock_enable_0, , , );
T1_q_a[13] = T1_q_a[13]_PORT_A_data_out[0];


--T1_q_a[12] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[12]
T1_q_a[12]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[12]_PORT_A_address_reg = DFFE(T1_q_a[12]_PORT_A_address, T1_q_a[12]_clock_0, , , T1_q_a[12]_clock_enable_0);
T1_q_a[12]_clock_0 = UCLK;
T1_q_a[12]_clock_enable_0 = VCC;
T1_q_a[12]_PORT_A_data_out = MEMORY(, , T1_q_a[12]_PORT_A_address_reg, , , , , , T1_q_a[12]_clock_0, , T1_q_a[12]_clock_enable_0, , , );
T1_q_a[12] = T1_q_a[12]_PORT_A_data_out[0];


--T1_q_a[11] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[11]
T1_q_a[11]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[11]_PORT_A_address_reg = DFFE(T1_q_a[11]_PORT_A_address, T1_q_a[11]_clock_0, , , T1_q_a[11]_clock_enable_0);
T1_q_a[11]_clock_0 = UCLK;
T1_q_a[11]_clock_enable_0 = VCC;
T1_q_a[11]_PORT_A_data_out = MEMORY(, , T1_q_a[11]_PORT_A_address_reg, , , , , , T1_q_a[11]_clock_0, , T1_q_a[11]_clock_enable_0, , , );
T1_q_a[11] = T1_q_a[11]_PORT_A_data_out[0];


--P1L501 is cpu:inst|cpu_oa:I4|i~1234
--operation mode is normal

P1L501 = !T1_q_a[7] & !T1_q_a[13] & !T1_q_a[12] & !T1_q_a[11];


--T1_q_a[10] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[10]
T1_q_a[10]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[10]_PORT_A_address_reg = DFFE(T1_q_a[10]_PORT_A_address, T1_q_a[10]_clock_0, , , T1_q_a[10]_clock_enable_0);
T1_q_a[10]_clock_0 = UCLK;
T1_q_a[10]_clock_enable_0 = VCC;
T1_q_a[10]_PORT_A_data_out = MEMORY(, , T1_q_a[10]_PORT_A_address_reg, , , , , , T1_q_a[10]_clock_0, , T1_q_a[10]_clock_enable_0, , , );
T1_q_a[10] = T1_q_a[10]_PORT_A_data_out[0];


--T1_q_a[9] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[9]
T1_q_a[9]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[9]_PORT_A_address_reg = DFFE(T1_q_a[9]_PORT_A_address, T1_q_a[9]_clock_0, , , T1_q_a[9]_clock_enable_0);
T1_q_a[9]_clock_0 = UCLK;
T1_q_a[9]_clock_enable_0 = VCC;
T1_q_a[9]_PORT_A_data_out = MEMORY(, , T1_q_a[9]_PORT_A_address_reg, , , , , , T1_q_a[9]_clock_0, , T1_q_a[9]_clock_enable_0, , , );
T1_q_a[9] = T1_q_a[9]_PORT_A_data_out[0];


--T1_q_a[8] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[8]
T1_q_a[8]_PORT_A_address = BUS(L1L42, L1L92, L1L43, L1L53, L1L04, L1L54, L1L05, L1L55, L1L06, L1L56);
T1_q_a[8]_PORT_A_address_reg = DFFE(T1_q_a[8]_PORT_A_address, T1_q_a[8]_clock_0, , , T1_q_a[8]_clock_enable_0);
T1_q_a[8]_clock_0 = UCLK;
T1_q_a[8]_clock_enable_0 = VCC;
T1_q_a[8]_PORT_A_data_out = MEMORY(, , T1_q_a[8]_PORT_A_address_reg, , , , , , T1_q_a[8]_clock_0, , T1_q_a[8]_clock_enable_0, , , );
T1_q_a[8] = T1_q_a[8]_PORT_A_data_out[0];


--P1L601 is cpu:inst|cpu_oa:I4|i~1250
--operation mode is normal

P1L601 = P1L501 & !T1_q_a[10] & !T1_q_a[9] & !T1_q_a[8];


--P1L201 is cpu:inst|cpu_oa:I4|i~20
--operation mode is normal

P1L201 = M1L2 & M1L03 & P1L601;


--P1_ireg_c[0] is cpu:inst|cpu_oa:I4|ireg_c[0]
--operation mode is normal

P1_ireg_c[0]_lut_out = M1L61 & (M1L31 & P1L2 # !M1L31 & P1_ireg_i[0]) # !M1L61 & P1L2;
P1_ireg_c[0] = DFFEA(P1_ireg_c[0]_lut_out, UCLK, nRESET, , , , );


--P1_reduce_nor_103 is cpu:inst|cpu_oa:I4|reduce_nor_103
--operation mode is normal

P1_reduce_nor_103 = T1_q_a[4] # T1_q_a[6] # T1_q_a[5];


--P1L43 is cpu:inst|cpu_oa:I4|daddr_x[0]~28
--operation mode is normal

P1L43 = P1L101 & P1L201 & P1_ireg_c[0] & !P1_reduce_nor_103;


--P1L701 is cpu:inst|cpu_oa:I4|i~1256
--operation mode is normal

P1L701 = !T1_q_a[6] & (T1_q_a[4] $ T1_q_a[5]);


--M1L92 is cpu:inst|cpu_cu:I2|ndre_x~43
--operation mode is normal

M1L92 = M1L03 & !M1L1 & (!M1L2 # !M1L45);


--P1L901 is cpu:inst|cpu_oa:I4|ndre_x~1
--operation mode is normal

P1L901 = P1L201 & P1L701 # !M1L92 # !P1L101;


--Q1L11 is cpu:inst|cpu_wd:I5|i~12
--operation mode is normal

Q1L11 = P1L901 & Q1_daddr_c[0] # !P1L901 & (P1L33 # P1L43);


--Q1_daddr_c[2] is cpu:inst|cpu_wd:I5|daddr_c[2]
--operation mode is normal

Q1_daddr_c[2]_lut_out = P1L101 & (T1_q_a[6] # P1L301 & P1_ireg_c[2]);
Q1_daddr_c[2] = DFFEA(Q1_daddr_c[2]_lut_out, UCLK, nRESET, , , , );


--P1L63 is cpu:inst|cpu_oa:I4|daddr_x[2]~29
--operation mode is normal

P1L63 = nRESET & S4_safe_q[1] & T1_q_a[6];


--P1_ireg_c[2] is cpu:inst|cpu_oa:I4|ireg_c[2]
--operation mode is normal

P1_ireg_c[2]_lut_out = M1L61 & (M1L31 & P1L4 # !M1L31 & P1_ireg_i[2]) # !M1L61 & P1L4;
P1_ireg_c[2] = DFFEA(P1_ireg_c[2]_lut_out, UCLK, nRESET, , , , );


--P1L73 is cpu:inst|cpu_oa:I4|daddr_x[2]~30
--operation mode is normal

P1L73 = P1L101 & P1L201 & P1_ireg_c[2] & !P1_reduce_nor_103;


--Q1L21 is cpu:inst|cpu_wd:I5|i~15
--operation mode is normal

Q1L21 = P1L901 & Q1_daddr_c[2] # !P1L901 & (P1L63 # P1L73);


--Q1_daddr_c[4] is cpu:inst|cpu_wd:I5|daddr_c[4]
--operation mode is normal

Q1_daddr_c[4]_lut_out = P1L101 & (T1_q_a[8] # P1L301 & P1_ireg_c[4]);
Q1_daddr_c[4] = DFFEA(Q1_daddr_c[4]_lut_out, UCLK, nRESET, , , , );


--P1L04 is cpu:inst|cpu_oa:I4|daddr_x[4]~31
--operation mode is normal

P1L04 = nRESET & S4_safe_q[1] & T1_q_a[8];


--P1_ireg_c[4] is cpu:inst|cpu_oa:I4|ireg_c[4]
--operation mode is normal

P1_ireg_c[4]_lut_out = M1L61 & (M1L31 & P1L6 # !M1L31 & P1_ireg_i[4]) # !M1L61 & P1L6;
P1_ireg_c[4] = DFFEA(P1_ireg_c[4]_lut_out, UCLK, nRESET, , , , );


--P1L14 is cpu:inst|cpu_oa:I4|daddr_x[4]~32
--operation mode is normal

P1L14 = P1L101 & P1L201 & P1_ireg_c[4] & !P1_reduce_nor_103;


--Q1L31 is cpu:inst|cpu_wd:I5|i~18
--operation mode is normal

Q1L31 = P1L901 & Q1_daddr_c[4] # !P1L901 & (P1L04 # P1L14);


--Q1_daddr_c[3] is cpu:inst|cpu_wd:I5|daddr_c[3]
--operation mode is normal

Q1_daddr_c[3]_lut_out = P1L101 & (T1_q_a[7] # P1L301 & P1_ireg_c[3]);
Q1_daddr_c[3] = DFFEA(Q1_daddr_c[3]_lut_out, UCLK, nRESET, , , , );


--P1L83 is cpu:inst|cpu_oa:I4|daddr_x[3]~33
--operation mode is normal

P1L83 = nRESET & S4_safe_q[1] & T1_q_a[7];


--P1_ireg_c[3] is cpu:inst|cpu_oa:I4|ireg_c[3]
--operation mode is normal

P1_ireg_c[3]_lut_out = M1L61 & (M1L31 & P1L8 # !M1L31 & P1_ireg_i[3]) # !M1L61 & P1L8;
P1_ireg_c[3] = DFFEA(P1_ireg_c[3]_lut_out, UCLK, nRESET, , , , );


--P1L93 is cpu:inst|cpu_oa:I4|daddr_x[3]~34
--operation mode is normal

P1L93 = P1L101 & P1L201 & P1_ireg_c[3] & !P1_reduce_nor_103;


--Q1L41 is cpu:inst|cpu_wd:I5|i~21
--operation mode is normal

Q1L41 = P1L901 & Q1_daddr_c[3] # !P1L901 & (P1L83 # P1L93);


--F1_reduce_nor_21 is ctrl8cpu:inst5|reduce_nor_21
--operation mode is normal

F1_reduce_nor_21 = Q1L21 # Q1L31 # !Q1L41;


--F1L22 is ctrl8cpu:inst5|reduce_nor_19~54
--operation mode is normal

F1L22 = Q1L31 # Q1L41 # !Q1L21;


--Q1_ndwe_c is cpu:inst|cpu_wd:I5|ndwe_c
--operation mode is normal

Q1_ndwe_c_lut_out = P1L101 & M1L23 & (!P1L701 # !P1L201);
Q1_ndwe_c = DFFEA(Q1_ndwe_c_lut_out, UCLK, nRESET, , , , );


--C1L7 is tx_uart:inst1|i~457
--operation mode is normal

C1L7 = nRESET & Q1_ndwe_c;


--Q1_daddr_c[8] is cpu:inst|cpu_wd:I5|daddr_c[8]
--operation mode is normal

Q1_daddr_c[8]_lut_out = P1L54;
Q1_daddr_c[8] = DFFEA(Q1_daddr_c[8]_lut_out, UCLK, nRESET, , , , );


--P1L54 is cpu:inst|cpu_oa:I4|daddr_x[8]~4
--operation mode is normal

P1L54 = nRESET & S4_safe_q[1] & T1_q_a[12];


--D1L05 is timer:inst2|i~300
--operation mode is normal

D1L05 = C1L7 & (P1L901 & Q1_daddr_c[8] # !P1L901 & P1L54);


--K1L1 is inout4reg:inst10|i~1
--operation mode is normal

K1L1 = !Q1L11 & !F1_reduce_nor_21 & F1L22 & D1L05;


--P1L25 is cpu:inst|cpu_oa:I4|data_ox[6]~1
--operation mode is normal

P1L25 = nRESET & N1_acc_c[0][6] & S4_safe_q[1];


--P1L15 is cpu:inst|cpu_oa:I4|data_ox[5]~2
--operation mode is normal

P1L15 = nRESET & N1_acc_c[0][5] & S4_safe_q[1];


--P1L05 is cpu:inst|cpu_oa:I4|data_ox[4]~3
--operation mode is normal

P1L05 = nRESET & N1_acc_c[0][4] & S4_safe_q[1];


--P1L94 is cpu:inst|cpu_oa:I4|data_ox[3]~4
--operation mode is normal

P1L94 = nRESET & N1_acc_c[0][3] & S4_safe_q[1];


--P1L84 is cpu:inst|cpu_oa:I4|data_ox[2]~5
--operation mode is normal

P1L84 = nRESET & N1_acc_c[0][2] & S4_safe_q[1];


--P1L74 is cpu:inst|cpu_oa:I4|data_ox[1]~6
--operation mode is normal

P1L74 = nRESET & N1_acc_c[0][1] & S4_safe_q[1];


--P1L64 is cpu:inst|cpu_oa:I4|data_ox[0]~7
--operation mode is normal

P1L64 = nRESET & N1_acc_c[0][0] & S4_safe_q[1];


--K1L3 is inout4reg:inst10|i~74
--operation mode is normal

K1L3 = Q1L11 & F1L22 & D1L05 & !F1_reduce_nor_21;


--C1_tx_uart_fifo[4] is tx_uart:inst1|tx_uart_fifo[4]
--operation mode is normal

C1_tx_uart_fifo[4]_lut_out = !P1L05;
C1_tx_uart_fifo[4] = DFFEA(C1_tx_uart_fifo[4]_lut_out, UCLK, nRESET, , C1L1, , );


--C1_tx_uart_busy is tx_uart:inst1|tx_uart_busy
--operation mode is normal

C1_tx_uart_busy_lut_out = C1L5 # C1L7 & C1L9 & !Q1L11;
C1_tx_uart_busy = DFFEA(C1_tx_uart_busy_lut_out, UCLK, nRESET, , , , );


--C1L51 is tx_uart:inst1|reduce_nor_7~27
--operation mode is normal

C1L51 = S7_safe_q[4] # S7_safe_q[5] # S7_safe_q[6] # S7_safe_q[7];


--C1L45 is tx_uart:inst1|tx_uart_shift[8]~2
--operation mode is normal

C1L45 = C1_tx_uart_busy & !C1L51 & !C1L61 & !C1_tx_s;


--C1L4 is tx_uart:inst1|i~175
--operation mode is normal

C1L4 = S6_safe_q[3] & (S6_safe_q[1] # S6_safe_q[2]) # !C1_tx_s;


--C1L81 is tx_uart:inst1|reduce_nor_34~11
--operation mode is normal

C1L81 = !S5_safe_q[3] # !S5_safe_q[2] # !S5_safe_q[1] # !S5_safe_q[0];


--C1L02 is tx_uart:inst1|tx_bit_count[3]~15
--operation mode is normal

C1L02 = C1_reduce_nor_7 & (C1_tx_s & !C1L81 # !C1_tx_s & C1_tx_uart_busy);


--C1_tx_uart_fifo[5] is tx_uart:inst1|tx_uart_fifo[5]
--operation mode is normal

C1_tx_uart_fifo[5]_lut_out = !P1L15;
C1_tx_uart_fifo[5] = DFFEA(C1_tx_uart_fifo[5]_lut_out, UCLK, nRESET, , C1L1, , );


--C1_tx_uart_fifo[3] is tx_uart:inst1|tx_uart_fifo[3]
--operation mode is normal

C1_tx_uart_fifo[3]_lut_out = !P1L94;
C1_tx_uart_fifo[3] = DFFEA(C1_tx_uart_fifo[3]_lut_out, UCLK, nRESET, , C1L1, , );


--C1_tx_uart_fifo[6] is tx_uart:inst1|tx_uart_fifo[6]
--operation mode is normal

C1_tx_uart_fifo[6]_lut_out = !P1L25;
C1_tx_uart_fifo[6] = DFFEA(C1_tx_uart_fifo[6]_lut_out, UCLK, nRESET, , C1L1, , );


--C1_tx_uart_fifo[0] is tx_uart:inst1|tx_uart_fifo[0]
--operation mode is normal

C1_tx_uart_fifo[0]_lut_out = !P1L64;
C1_tx_uart_fifo[0] = DFFEA(C1_tx_uart_fifo[0]_lut_out, UCLK, nRESET, , C1L1, , );


--C1_tx_uart_fifo[1] is tx_uart:inst1|tx_uart_fifo[1]
--operation mode is normal

C1_tx_uart_fifo[1]_lut_out = !P1L74;
C1_tx_uart_fifo[1] = DFFEA(C1_tx_uart_fifo[1]_lut_out, UCLK, nRESET, , C1L1, , );


--C1_tx_uart_fifo[2] is tx_uart:inst1|tx_uart_fifo[2]
--operation mode is normal

C1_tx_uart_fifo[2]_lut_out = !P1L84;
C1_tx_uart_fifo[2] = DFFEA(C1_tx_uart_fifo[2]_lut_out, UCLK, nRESET, , C1L1, , );


--C1_tx_uart_fifo[7] is tx_uart:inst1|tx_uart_fifo[7]
--operation mode is normal

C1_tx_uart_fifo[7]_lut_out = !P1L35;
C1_tx_uart_fifo[7] = DFFEA(C1_tx_uart_fifo[7]_lut_out, UCLK, nRESET, , C1L1, , );


--C1L13 is tx_uart:inst1|tx_s~12
--operation mode is normal

C1L13 = S6_safe_q[1] # S6_safe_q[2];


--C1L23 is tx_uart:inst1|tx_s~23
--operation mode is normal

C1L23 = C1L13 & C1_tx_s & S6_safe_q[3] & !C1L81;


--C1L33 is tx_uart:inst1|tx_s~27
--operation mode is normal

C1L33 = C1_reduce_nor_7 & (C1L23 # C1_tx_uart_busy & !C1_tx_s);


--C1_tx_clk_div[6] is tx_uart:inst1|tx_clk_div[6]
--operation mode is normal

C1_tx_clk_div[6]_lut_out = P1L25;
C1_tx_clk_div[6] = DFFEA(C1_tx_clk_div[6]_lut_out, UCLK, nRESET, , C1L3, , );


--C1_tx_clk_div[7] is tx_uart:inst1|tx_clk_div[7]
--operation mode is normal

C1_tx_clk_div[7]_lut_out = P1L35;
C1_tx_clk_div[7] = DFFEA(C1_tx_clk_div[7]_lut_out, UCLK, nRESET, , C1L3, , );


--C1_tx_clk_div[0] is tx_uart:inst1|tx_clk_div[0]
--operation mode is normal

C1_tx_clk_div[0]_lut_out = P1L64;
C1_tx_clk_div[0] = DFFEA(C1_tx_clk_div[0]_lut_out, UCLK, nRESET, , C1L3, , );


--C1_tx_clk_div[1] is tx_uart:inst1|tx_clk_div[1]
--operation mode is normal

C1_tx_clk_div[1]_lut_out = P1L74;
C1_tx_clk_div[1] = DFFEA(C1_tx_clk_div[1]_lut_out, UCLK, nRESET, , C1L3, , );


--C1_tx_clk_div[2] is tx_uart:inst1|tx_clk_div[2]
--operation mode is normal

C1_tx_clk_div[2]_lut_out = P1L84;
C1_tx_clk_div[2] = DFFEA(C1_tx_clk_div[2]_lut_out, UCLK, nRESET, , C1L3, , );


--C1_tx_clk_div[3] is tx_uart:inst1|tx_clk_div[3]
--operation mode is normal

C1_tx_clk_div[3]_lut_out = P1L94;
C1_tx_clk_div[3] = DFFEA(C1_tx_clk_div[3]_lut_out, UCLK, nRESET, , C1L3, , );


--C1_tx_clk_div[4] is tx_uart:inst1|tx_clk_div[4]
--operation mode is normal

C1_tx_clk_div[4]_lut_out = P1L05;
C1_tx_clk_div[4] = DFFEA(C1_tx_clk_div[4]_lut_out, UCLK, nRESET, , C1L3, , );


--C1_tx_clk_div[5] is tx_uart:inst1|tx_clk_div[5]
--operation mode is normal

C1_tx_clk_div[5]_lut_out = P1L15;
C1_tx_clk_div[5] = DFFEA(C1_tx_clk_div[5]_lut_out, UCLK, nRESET, , C1L3, , );


--A1L98 is rtl~2352
--operation mode is normal

A1L98 = M1_TC_c[2] & !M1_TC_c[0] & !M1_TC_c[1] # !M1_TC_c[2] & !M1_TD_c[3] & (!M1_TC_c[1] # !M1_TC_c[0]);


--N1L22 is cpu:inst|cpu_du:I3|acc[0][8]~63
--operation mode is normal

N1L22 = N1L231 & !A1L98 # !N1L231 & S3_safe_q[0] & S3_safe_q[1];


--N1L02 is cpu:inst|cpu_du:I3|acc[0][7]~4227
--operation mode is normal

N1L02 = N1L031 & N1L331 & A1L98 & M1_TC_c[2];


--N1_acc_i[0][7] is cpu:inst|cpu_du:I3|acc_i[0][7]
--operation mode is normal

N1_acc_i[0][7]_lut_out = N1L71;
N1_acc_i[0][7] = DFFEA(N1_acc_i[0][7]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L12 is cpu:inst|cpu_du:I3|acc[0][7]~4253
--operation mode is normal

N1L12 = N1L22 & (N1_acc_c[0][7] # N1L02 & N1_acc_i[0][7]) # !N1L22 & N1L02 & N1_acc_i[0][7];


--N1L81 is cpu:inst|cpu_du:I3|acc[0][7]~4225
--operation mode is normal

N1L81 = nRESET & N1L031 & A1L98 & M1_valid_c;


--A1L202 is rtl~14838
--operation mode is normal

A1L202 = M1_TD_c[1] & !M1_TD_c[2] & (M1_TC_c[0] $ M1_TC_c[1]);


--N1L721 is cpu:inst|cpu_du:I3|data_x[7]~1620
--operation mode is normal

N1L721 = P1L101 & (M1_TC_c[2] # M1_TC_c[0] # !M1_TC_c[1]);


--T2_q_a[7] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[7]
T2_q_a[7]_PORT_A_data_in = P1L35;
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = UCLK;
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, T2_q_a[7]_PORT_B_address, T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[7] = T2_q_a[7]_PORT_A_data_out[0];


--J1_rx_uart_fifo[7] is rx_uart:inst8|rx_uart_fifo[7]
--operation mode is normal

J1_rx_uart_fifo[7]_lut_out = !J1_rx_uart_reg[7];
J1_rx_uart_fifo[7] = DFFEA(J1_rx_uart_fifo[7]_lut_out, UCLK, nRESET, , J1L75, , );


--F1_mux_c[0] is ctrl8cpu:inst5|mux_c[0]
--operation mode is normal

F1_mux_c[0]_lut_out = Q1L21 & Q1L51 & !Q1L31;
F1_mux_c[0] = DFFEA(F1_mux_c[0]_lut_out, UCLK, nRESET, , , , );


--F1_mux_c[1] is ctrl8cpu:inst5|mux_c[1]
--operation mode is normal

F1_mux_c[1]_lut_out = Q1L41 & Q1L51 & !Q1L31;
F1_mux_c[1] = DFFEA(F1_mux_c[1]_lut_out, UCLK, nRESET, , , , );


--N1L121 is cpu:inst|cpu_du:I3|data_x[7]~87
--operation mode is normal

N1L121 = F1_mux_c[0] & T2_q_a[7] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[7] # !F1_mux_c[1] & J1_rx_uart_fifo[7]);


--F1_mux_c[2] is ctrl8cpu:inst5|mux_c[2]
--operation mode is normal

F1_mux_c[2]_lut_out = C1L9;
F1_mux_c[2] = DFFEA(F1_mux_c[2]_lut_out, UCLK, nRESET, , , , );


--P1L401 is cpu:inst|cpu_oa:I4|i~528
--operation mode is normal

P1L401 = M1L92 & P1L601 & P1L701;


--N1L521 is cpu:inst|cpu_du:I3|data_x[7]~101
--operation mode is normal

N1L521 = N1L721 & N1L121 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[7] is cpu:inst|cpu_cu:I2|data_is_c[7]
--operation mode is normal

M1_data_is_c[7]_lut_out = T1_q_a[11];
M1_data_is_c[7] = DFFEA(M1_data_is_c[7]_lut_out, UCLK, nRESET, , , , );


--N1L421 is cpu:inst|cpu_du:I3|data_x[7]~99
--operation mode is normal

N1L421 = M1_data_is_c[7] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[7] is cpu:inst|cpu_oa:I4|iinc_c[7]
--operation mode is normal

P1_iinc_c[7]_lut_out = M1L61 & (M1L31 & P1L08 # !M1L31 & P1_iinc_i[7]) # !M1L61 & P1L08;
P1_iinc_c[7] = DFFEA(P1_iinc_c[7]_lut_out, UCLK, nRESET, , , , );


--P1_ireg_c[7] is cpu:inst|cpu_oa:I4|ireg_c[7]
--operation mode is normal

P1_ireg_c[7]_lut_out = M1L61 & (M1L31 & P1L01 # !M1L31 & P1_ireg_i[7]) # !M1L61 & P1L01;
P1_ireg_c[7] = DFFEA(P1_ireg_c[7]_lut_out, UCLK, nRESET, , , , );


--P1_reduce_nor_106 is cpu:inst|cpu_oa:I4|reduce_nor_106
--operation mode is normal

P1_reduce_nor_106 = T1_q_a[6] # T1_q_a[5] # !T1_q_a[4];


--N1L221 is cpu:inst|cpu_du:I3|data_x[7]~92
--operation mode is normal

N1L221 = P1_iinc_c[7] & (P1_ireg_c[7] # P1_reduce_nor_106) # !P1_iinc_c[7] & P1_ireg_c[7] & !P1_reduce_nor_106;


--N1L821 is cpu:inst|cpu_du:I3|data_x[7]~1679
--operation mode is normal

N1L821 = N1L421 # P1L401 & N1L721 & N1L221;


--N1_reduce_nor_71 is cpu:inst|cpu_du:I3|reduce_nor_71
--operation mode is normal

N1_reduce_nor_71 = M1_TC_c[2] # M1_TC_c[0] # !M1_TC_c[1];


--N1L621 is cpu:inst|cpu_du:I3|data_x[7]~1618
--operation mode is normal

N1L621 = P1L101 & N1_reduce_nor_71 & !P1L401 & !F1_mux_c[2];


--Q1L51 is cpu:inst|cpu_wd:I5|i~24
--operation mode is normal

Q1L51 = P1L901 & Q1_daddr_c[8] # !P1L901 & P1L101 & T1_q_a[12];


--K1L5 is inout4reg:inst10|i~113
--operation mode is normal

K1L5 = Q1L41 & Q1L51 & !Q1L21 & !Q1L31;


--K1L2 is inout4reg:inst10|i~3
--operation mode is normal

K1L2 = P1L901 # Q1L11 # !K1L5 # !nRESET;


--P1L011 is cpu:inst|cpu_oa:I4|ndre_x~26
--operation mode is normal

P1L011 = M1L45 # !M1L03 # !P1L101 # !M1L2;


--K1L4 is inout4reg:inst10|i~108
--operation mode is normal

K1L4 = nRESET & !P1L011 & (!P1L701 # !P1L201);


--K1L25 is inout4reg:inst10|reg_data_out_x[7]~41
--operation mode is normal

K1L25 = PORTB_IN[7] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[7] is inout4reg:inst10|reg_data_out_c[7]
--operation mode is normal

K1_reg_data_out_c[7]_lut_out = K1L45;
K1_reg_data_out_c[7] = DFFEA(K1_reg_data_out_c[7]_lut_out, UCLK, nRESET, , , , );


--K1L35 is inout4reg:inst10|reg_data_out_x[7]~42
--operation mode is normal

K1L35 = K1_reg_data_out_c[7] & (!K1L4 # !K1L5 # !Q1L11);


--K1L45 is inout4reg:inst10|reg_data_out_x[7]~45
--operation mode is normal

K1L45 = K1L2 & (K1L25 # K1L35) # !K1L2 & PORTA_IN[7];


--E1_int_pending_c[7] is interrupt:inst3|int_pending_c[7]
--operation mode is normal

E1_int_pending_c[7]_lut_out = !E1_int_clr_c[7] & (E1_int_pending_c[7] # E1_int_masked[7] & !E1_int_masked_c[7]);
E1_int_pending_c[7] = DFFEA(E1_int_pending_c[7]_lut_out, UCLK, nRESET, , , , );


--F1L2 is ctrl8cpu:inst5|Mux_10_rtl_227~0
--operation mode is normal

F1L2 = F1_mux_c[0] & (F1_mux_c[1] # E1_int_pending_c[7]) # !F1_mux_c[0] & !F1_mux_c[1] & T2_q_a[7];


--D1_tmr_high[7] is timer:inst2|tmr_high[7]
--operation mode is normal

D1_tmr_high[7]_lut_out = D1_tmr_reset & (D1L81 # D1L1 & D1L2);
D1_tmr_high[7] = DFFEA(D1_tmr_high[7]_lut_out, UCLK, nRESET, , , , );


--F1L3 is ctrl8cpu:inst5|Mux_10_rtl_227~1
--operation mode is normal

F1L3 = F1L2 & (D1_tmr_high[7] # !F1_mux_c[1]) # !F1L2 & K1L45 & F1_mux_c[1];


--N1L321 is cpu:inst|cpu_du:I3|data_x[7]~97
--operation mode is normal

N1L321 = N1L521 # N1L821 # N1L621 & F1L3;


--A1L96 is rtl~1516
--operation mode is normal

A1L96 = A1L202 & M1_TD_c[0] & (N1L321 $ N1_acc_c[0][7]);


--A1L681 is rtl~3360
--operation mode is normal

A1L681 = M1_TD_c[2] & (M1_TD_c[1] $ N1_acc_c[0][7]) # !M1_TD_c[2] & N1_acc_c[0][6];


--A1L771 is rtl~3245
--operation mode is normal

A1L771 = M1_TD_c[1] & N1_acc_c[0][8] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][8] # !M1_TD_c[2] & N1_acc_c[0][7]);


--N1L051 is cpu:inst|cpu_du:I3|Mux_201_rtl_95~0
--operation mode is normal

N1L051 = M1_TC_c[0] $ M1_TC_c[1];


--A1L19 is rtl~2364
--operation mode is normal

A1L19 = !N1L051 & (M1_TD_c[0] & A1L681 # !M1_TD_c[0] & A1L771);


--A1L28 is rtl~2268
--operation mode is normal

A1L28 = N1L051 & N1_acc_c[0][7] & !M1_TD_c[1] & !M1_TD_c[2];


--A1L802 is rtl~14854
--operation mode is normal

A1L802 = M1_TD_c[2] & (M1_TC_c[0] $ M1_TC_c[1]);


--N1L431 is cpu:inst|cpu_du:I3|Mux_171_rtl_43_rtl_510~0
--operation mode is normal

N1L431 = M1_TD_c[1] & (M1_TD_c[0] # N1L67) # !M1_TD_c[1] & !M1_TD_c[0] & N1L95;


--N1L531 is cpu:inst|cpu_du:I3|Mux_171_rtl_43_rtl_510~1
--operation mode is normal

N1L531 = N1L321 & (N1L431 # N1_acc_c[0][7] & M1_TD_c[0]) # !N1L321 & N1L431 & (N1_acc_c[0][7] # !M1_TD_c[0]);


--A1L912 is rtl~15072
--operation mode is normal

A1L912 = A1L19 # A1L28 # A1L802 & N1L531;


--A1L502 is rtl~14847
--operation mode is normal

A1L502 = N1L051 & M1_TD_c[1] & !M1_TD_c[2] & !M1_TD_c[0];


--A1L09 is rtl~2363
--operation mode is normal

A1L09 = A1L96 # A1L912 # N1L321 & A1L502;


--N1L71 is cpu:inst|cpu_du:I3|acc[0][7]~58
--operation mode is normal

N1L71 = N1L12 # N1L81 & A1L09 & !M1_TC_c[2];


--P1L801 is cpu:inst|cpu_oa:I4|LessThan_39~5
--operation mode is normal

P1L801 = !S4_safe_q[1] # !S4_safe_q[0];


--P1L301 is cpu:inst|cpu_oa:I4|i~133
--operation mode is normal

P1L301 = P1L201 & !T1_q_a[4] & !T1_q_a[6] & !T1_q_a[5];


--P1L23 is cpu:inst|cpu_oa:I4|daddr_x[0]~18
--operation mode is normal

P1L23 = P1L101 & (T1_q_a[4] # P1L301 & P1_ireg_c[0]);


--M1L44Q is cpu:inst|cpu_cu:I2|S_c~9
--operation mode is normal

M1L44Q_lut_out = !M1L31 & (M1L61 # M1L44Q) # !S2_safe_q[1];
M1L44Q = DFFEA(M1L44Q_lut_out, UCLK, nRESET, , , , );


--E1_int_pending_c[4] is interrupt:inst3|int_pending_c[4]
--operation mode is normal

E1_int_pending_c[4]_lut_out = !E1_int_clr_c[4] & (E1_int_pending_c[4] # E1_int_masked[4] & !E1_int_masked_c[4]);
E1_int_pending_c[4] = DFFEA(E1_int_pending_c[4]_lut_out, UCLK, nRESET, , , , );


--E1_int_pending_c[5] is interrupt:inst3|int_pending_c[5]
--operation mode is normal

E1_int_pending_c[5]_lut_out = !E1_int_clr_c[5] & (E1_int_pending_c[5] # E1_int_masked[5] & !E1_int_masked_c[5]);
E1_int_pending_c[5] = DFFEA(E1_int_pending_c[5]_lut_out, UCLK, nRESET, , , , );


--E1_int_pending_c[6] is interrupt:inst3|int_pending_c[6]
--operation mode is normal

E1_int_pending_c[6]_lut_out = !E1_int_clr_c[6] & (E1_int_pending_c[6] # E1_int_masked[6] & !E1_int_masked_c[6]);
E1_int_pending_c[6] = DFFEA(E1_int_pending_c[6]_lut_out, UCLK, nRESET, , , , );


--E1L84 is interrupt:inst3|reduce_nor_128~23
--operation mode is normal

E1L84 = E1_int_pending_c[4] # E1_int_pending_c[5] # E1_int_pending_c[6] # E1_int_pending_c[7];


--E1_int_pending_c[0] is interrupt:inst3|int_pending_c[0]
--operation mode is normal

E1_int_pending_c[0]_lut_out = !E1_int_clr_c[0] & (E1_int_pending_c[0] # E1_int_masked[0] & !E1_int_masked_c[0]);
E1_int_pending_c[0] = DFFEA(E1_int_pending_c[0]_lut_out, UCLK, nRESET, , , , );


--E1_int_pending_c[1] is interrupt:inst3|int_pending_c[1]
--operation mode is normal

E1_int_pending_c[1]_lut_out = !E1_int_clr_c[1] & (E1_int_pending_c[1] # E1_int_masked[1] & !E1_int_masked_c[1]);
E1_int_pending_c[1] = DFFEA(E1_int_pending_c[1]_lut_out, UCLK, nRESET, , , , );


--E1_int_pending_c[2] is interrupt:inst3|int_pending_c[2]
--operation mode is normal

E1_int_pending_c[2]_lut_out = !E1_int_clr_c[2] & (E1_int_pending_c[2] # E1_int_masked[2] & !E1_int_masked_c[2]);
E1_int_pending_c[2] = DFFEA(E1_int_pending_c[2]_lut_out, UCLK, nRESET, , , , );


--E1_int_pending_c[3] is interrupt:inst3|int_pending_c[3]
--operation mode is normal

E1_int_pending_c[3]_lut_out = !E1_int_clr_c[3] & (E1_int_pending_c[3] # E1_int_masked[3] & !E1_int_masked_c[3]);
E1_int_pending_c[3] = DFFEA(E1_int_pending_c[3]_lut_out, UCLK, nRESET, , , , );


--E1L94 is interrupt:inst3|reduce_nor_128~28
--operation mode is normal

E1L94 = E1_int_pending_c[0] # E1_int_pending_c[1] # E1_int_pending_c[2] # E1_int_pending_c[3];


--M1_int_stop_c is cpu:inst|cpu_cu:I2|int_stop_c
--operation mode is normal

M1_int_stop_c_lut_out = M1L61 & (!S2_safe_q[1] # !M1L71 # !nRESET);
M1_int_stop_c = DFFEA(M1_int_stop_c_lut_out, UCLK, nRESET, , , , );


--M1L71 is cpu:inst|cpu_cu:I2|i~13
--operation mode is normal

M1L71 = M1L44Q & !M1_int_stop_c & (E1L84 # E1L94);


--M1L73 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~169
--operation mode is normal

M1L73 = M1L75 & !M1L55 & (!T1_q_a[3] # !nRESET);


--M1L54Q is cpu:inst|cpu_cu:I2|S_c~10
--operation mode is normal

M1L54Q_lut_out = S2_safe_q[1] & (M1L31 # M1L54Q & !M1L61);
M1L54Q = DFFEA(M1L54Q_lut_out, UCLK, nRESET, , , , );


--M1L81 is cpu:inst|cpu_cu:I2|i~43
--operation mode is normal

M1L81 = M1L73 & !N1L921 & (M1L25 # M1L54Q);


--M1L24 is cpu:inst|cpu_cu:I2|pc_mux_x[2]~187
--operation mode is normal

M1L24 = !N1L921 & (!M1L75 # !M1L45);


--M1L14 is cpu:inst|cpu_cu:I2|pc_mux_x[2]~27
--operation mode is normal

M1L14 = M1L91 & (M1L71 # M1L81 & M1L24);


--M1L83 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~170
--operation mode is normal

M1L83 = nRESET & S2_safe_q[1] & (M1_int_start_c # !N1L131);


--M1L22 is cpu:inst|cpu_cu:I2|i~352
--operation mode is normal

M1L22 = M1L44Q & !M1_int_stop_c;


--M1L31 is cpu:inst|cpu_cu:I2|E_x.int_e~0
--operation mode is normal

M1L31 = M1L91 & M1L22 & (E1L84 # E1L94);


--M1L04 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~204
--operation mode is normal

M1L04 = M1L45 & M1L75 & (!M1L25 # !M1L31);


--M1_reduce_nor_126 is cpu:inst|cpu_cu:I2|reduce_nor_126
--operation mode is normal

M1_reduce_nor_126 = !M1L25 # !M1L75 # !M1L45;


--M1L93 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~199
--operation mode is normal

M1L93 = M1L25 & (!E1L84 & !E1L94 # !M1L22);


--M1L32 is cpu:inst|cpu_cu:I2|i~364
--operation mode is normal

M1L32 = M1L54Q & !M1L25;


--M1L53 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~30
--operation mode is normal

M1L53 = M1L73 & (M1L93 # M1L32 & !N1L921);


--M1L63 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~42
--operation mode is normal

M1L63 = M1L83 & (M1L04 # M1_reduce_nor_126 & M1L53);


--M1L43 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~214
--operation mode is normal

M1L43 = N1L921 & !M1L71 # !S2_safe_q[1] # !nRESET;


--M1L02 is cpu:inst|cpu_cu:I2|i~328
--operation mode is normal

M1L02 = !N1L921 & (M1L25 # !M1L75 # !M1L45);


--M1L42 is cpu:inst|cpu_cu:I2|i~379
--operation mode is normal

M1L42 = M1L81 # M1L71 $ (M1L1 # M1L12);


--M1L33 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~8
--operation mode is normal

M1L33 = M1L43 # M1L02 & (M1L42 # !M1_reduce_nor_126);


--L1_stack_addrs_c[0][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][0]
--operation mode is normal

L1_stack_addrs_c[0][0]_lut_out = L1L29 & (A1L501 # M1L14) # !L1L29 & A1L501 & !M1L14;
L1_stack_addrs_c[0][0] = DFFEA(L1_stack_addrs_c[0][0]_lut_out, UCLK, VCC, , L1L07, , );


--L1L32 is cpu:inst|cpu_iu:I1|iaddr_x[0]~194
--operation mode is normal

L1L32 = M1L14 & M1L63 & M1L33 & L1_stack_addrs_c[0][0];


--L1L02 is cpu:inst|cpu_iu:I1|iaddr_x[0]~78
--operation mode is normal

L1L02 = M1L63 & T1_q_a[4];


--L1_pc[0] is cpu:inst|cpu_iu:I1|pc[0]
--operation mode is normal

L1_pc[0]_lut_out = L1L42;
L1_pc[0] = DFFEA(L1_pc[0]_lut_out, UCLK, nRESET, , , , );


--L1L12 is cpu:inst|cpu_iu:I1|iaddr_x[0]~189
--operation mode is normal

L1L12 = !M1L63 & (M1L33 & L1L1 # !M1L33 & L1_pc[0]);


--L1L22 is cpu:inst|cpu_iu:I1|iaddr_x[0]~193
--operation mode is normal

L1L22 = L1L32 # !M1L14 & (L1L02 # L1L12);


--L1L42 is cpu:inst|cpu_iu:I1|iaddr_x[0]~199
--operation mode is normal

L1L42 = nRESET & L1L22 & S1_safe_q[1];


--L1_stack_addrs_c[0][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][1]
--operation mode is normal

L1_stack_addrs_c[0][1]_lut_out = L1L09 & (A1L601 # M1L14) # !L1L09 & A1L601 & !M1L14;
L1_stack_addrs_c[0][1] = DFFEA(L1_stack_addrs_c[0][1]_lut_out, UCLK, VCC, , L1L07, , );


--L1L82 is cpu:inst|cpu_iu:I1|iaddr_x[1]~211
--operation mode is normal

L1L82 = M1L14 & M1L63 & M1L33 & L1_stack_addrs_c[0][1];


--L1L52 is cpu:inst|cpu_iu:I1|iaddr_x[1]~90
--operation mode is normal

L1L52 = M1L63 & T1_q_a[5];


--L1_pc[1] is cpu:inst|cpu_iu:I1|pc[1]
--operation mode is normal

L1_pc[1]_lut_out = L1L92;
L1_pc[1] = DFFEA(L1_pc[1]_lut_out, UCLK, nRESET, , , , );


--L1L62 is cpu:inst|cpu_iu:I1|iaddr_x[1]~206
--operation mode is normal

L1L62 = !M1L63 & (M1L33 & L1L3 # !M1L33 & L1_pc[1]);


--L1L72 is cpu:inst|cpu_iu:I1|iaddr_x[1]~210
--operation mode is normal

L1L72 = L1L82 # !M1L14 & (L1L52 # L1L62);


--L1L92 is cpu:inst|cpu_iu:I1|iaddr_x[1]~216
--operation mode is normal

L1L92 = nRESET & L1L72 & S1_safe_q[1];


--L1_stack_addrs_c[0][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][2]
--operation mode is normal

L1_stack_addrs_c[0][2]_lut_out = L1L88 & (A1L701 # M1L14) # !L1L88 & A1L701 & !M1L14;
L1_stack_addrs_c[0][2] = DFFEA(L1_stack_addrs_c[0][2]_lut_out, UCLK, VCC, , L1L07, , );


--L1L33 is cpu:inst|cpu_iu:I1|iaddr_x[2]~228
--operation mode is normal

L1L33 = M1L14 & M1L63 & M1L33 & L1_stack_addrs_c[0][2];


--L1L03 is cpu:inst|cpu_iu:I1|iaddr_x[2]~102
--operation mode is normal

L1L03 = M1L63 & T1_q_a[6];


--L1_pc[2] is cpu:inst|cpu_iu:I1|pc[2]
--operation mode is normal

L1_pc[2]_lut_out = L1L43;
L1_pc[2] = DFFEA(L1_pc[2]_lut_out, UCLK, nRESET, , , , );


--L1L13 is cpu:inst|cpu_iu:I1|iaddr_x[2]~223
--operation mode is normal

L1L13 = !M1L63 & (M1L33 & L1L5 # !M1L33 & L1_pc[2]);


--L1L23 is cpu:inst|cpu_iu:I1|iaddr_x[2]~227
--operation mode is normal

L1L23 = L1L33 # !M1L14 & (L1L03 # L1L13);


--L1L43 is cpu:inst|cpu_iu:I1|iaddr_x[2]~233
--operation mode is normal

L1L43 = nRESET & L1L23 & S1_safe_q[1];


--L1_stack_addrs_c[0][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][3]
--operation mode is normal

L1_stack_addrs_c[0][3]_lut_out = L1L68 & (A1L801 # M1L14) # !L1L68 & A1L801 & !M1L14;
L1_stack_addrs_c[0][3] = DFFEA(L1_stack_addrs_c[0][3]_lut_out, UCLK, VCC, , L1L07, , );


--L1L63 is cpu:inst|cpu_iu:I1|iaddr_x[3]~304
--operation mode is normal

L1L63 = L1_stack_addrs_c[0][3] # !M1L33 # !M1L63;


--L1L73 is cpu:inst|cpu_iu:I1|iaddr_x[3]~368
--operation mode is normal

L1L73 = M1L63 & T1_q_a[7];


--L1_pc[3] is cpu:inst|cpu_iu:I1|pc[3]
--operation mode is normal

L1_pc[3]_lut_out = L1L53;
L1_pc[3] = DFFEA(L1_pc[3]_lut_out, UCLK, nRESET, , , , );


--L1L83 is cpu:inst|cpu_iu:I1|iaddr_x[3]~369
--operation mode is normal

L1L83 = !M1L63 & (M1L33 & L1L7 # !M1L33 & L1_pc[3]);


--L1L93 is cpu:inst|cpu_iu:I1|iaddr_x[3]~372
--operation mode is normal

L1L93 = M1L14 & L1L63 # !M1L14 & (L1L73 # L1L83);


--L1L53 is cpu:inst|cpu_iu:I1|iaddr_x[3]~122
--operation mode is normal

L1L53 = nRESET & L1L93 & S1_safe_q[1];


--L1_stack_addrs_c[0][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][4]
--operation mode is normal

L1_stack_addrs_c[0][4]_lut_out = L1L48 & (A1L901 # M1L14) # !L1L48 & A1L901 & !M1L14;
L1_stack_addrs_c[0][4] = DFFEA(L1_stack_addrs_c[0][4]_lut_out, UCLK, VCC, , L1L07, , );


--L1L14 is cpu:inst|cpu_iu:I1|iaddr_x[4]~313
--operation mode is normal

L1L14 = L1_stack_addrs_c[0][4] # !M1L33 # !M1L63;


--L1L24 is cpu:inst|cpu_iu:I1|iaddr_x[4]~378
--operation mode is normal

L1L24 = M1L63 & T1_q_a[8];


--L1_pc[4] is cpu:inst|cpu_iu:I1|pc[4]
--operation mode is normal

L1_pc[4]_lut_out = L1L04;
L1_pc[4] = DFFEA(L1_pc[4]_lut_out, UCLK, nRESET, , , , );


--L1L34 is cpu:inst|cpu_iu:I1|iaddr_x[4]~379
--operation mode is normal

L1L34 = !M1L63 & (M1L33 & L1L9 # !M1L33 & L1_pc[4]);


--L1L44 is cpu:inst|cpu_iu:I1|iaddr_x[4]~382
--operation mode is normal

L1L44 = M1L14 & L1L14 # !M1L14 & (L1L24 # L1L34);


--L1L04 is cpu:inst|cpu_iu:I1|iaddr_x[4]~132
--operation mode is normal

L1L04 = nRESET & L1L44 & S1_safe_q[1];


--L1_stack_addrs_c[0][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][5]
--operation mode is normal

L1_stack_addrs_c[0][5]_lut_out = L1L28 & (A1L011 # M1L14) # !L1L28 & A1L011 & !M1L14;
L1_stack_addrs_c[0][5] = DFFEA(L1_stack_addrs_c[0][5]_lut_out, UCLK, VCC, , L1L07, , );


--L1L64 is cpu:inst|cpu_iu:I1|iaddr_x[5]~322
--operation mode is normal

L1L64 = L1_stack_addrs_c[0][5] # !M1L33 # !M1L63;


--L1L74 is cpu:inst|cpu_iu:I1|iaddr_x[5]~388
--operation mode is normal

L1L74 = M1L63 & T1_q_a[9];


--L1_pc[5] is cpu:inst|cpu_iu:I1|pc[5]
--operation mode is normal

L1_pc[5]_lut_out = L1L54;
L1_pc[5] = DFFEA(L1_pc[5]_lut_out, UCLK, nRESET, , , , );


--L1L84 is cpu:inst|cpu_iu:I1|iaddr_x[5]~389
--operation mode is normal

L1L84 = !M1L63 & (M1L33 & L1L11 # !M1L33 & L1_pc[5]);


--L1L94 is cpu:inst|cpu_iu:I1|iaddr_x[5]~392
--operation mode is normal

L1L94 = M1L14 & L1L64 # !M1L14 & (L1L74 # L1L84);


--L1L54 is cpu:inst|cpu_iu:I1|iaddr_x[5]~142
--operation mode is normal

L1L54 = nRESET & L1L94 & S1_safe_q[1];


--L1_stack_addrs_c[0][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][6]
--operation mode is normal

L1_stack_addrs_c[0][6]_lut_out = L1L08 & (A1L111 # M1L14) # !L1L08 & A1L111 & !M1L14;
L1_stack_addrs_c[0][6] = DFFEA(L1_stack_addrs_c[0][6]_lut_out, UCLK, VCC, , L1L07, , );


--L1L15 is cpu:inst|cpu_iu:I1|iaddr_x[6]~331
--operation mode is normal

L1L15 = L1_stack_addrs_c[0][6] # !M1L33 # !M1L63;


--L1L25 is cpu:inst|cpu_iu:I1|iaddr_x[6]~398
--operation mode is normal

L1L25 = M1L63 & T1_q_a[10];


--L1_pc[6] is cpu:inst|cpu_iu:I1|pc[6]
--operation mode is normal

L1_pc[6]_lut_out = L1L05;
L1_pc[6] = DFFEA(L1_pc[6]_lut_out, UCLK, nRESET, , , , );


--L1L35 is cpu:inst|cpu_iu:I1|iaddr_x[6]~399
--operation mode is normal

L1L35 = !M1L63 & (M1L33 & L1L31 # !M1L33 & L1_pc[6]);


--L1L45 is cpu:inst|cpu_iu:I1|iaddr_x[6]~402
--operation mode is normal

L1L45 = M1L14 & L1L15 # !M1L14 & (L1L25 # L1L35);


--L1L05 is cpu:inst|cpu_iu:I1|iaddr_x[6]~152
--operation mode is normal

L1L05 = nRESET & L1L45 & S1_safe_q[1];


--L1_stack_addrs_c[0][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][7]
--operation mode is normal

L1_stack_addrs_c[0][7]_lut_out = L1L87 & (A1L211 # M1L14) # !L1L87 & A1L211 & !M1L14;
L1_stack_addrs_c[0][7] = DFFEA(L1_stack_addrs_c[0][7]_lut_out, UCLK, VCC, , L1L07, , );


--L1L65 is cpu:inst|cpu_iu:I1|iaddr_x[7]~340
--operation mode is normal

L1L65 = L1_stack_addrs_c[0][7] # !M1L33 # !M1L63;


--L1L75 is cpu:inst|cpu_iu:I1|iaddr_x[7]~408
--operation mode is normal

L1L75 = M1L63 & T1_q_a[11];


--L1_pc[7] is cpu:inst|cpu_iu:I1|pc[7]
--operation mode is normal

L1_pc[7]_lut_out = L1L55;
L1_pc[7] = DFFEA(L1_pc[7]_lut_out, UCLK, nRESET, , , , );


--L1L85 is cpu:inst|cpu_iu:I1|iaddr_x[7]~409
--operation mode is normal

L1L85 = !M1L63 & (M1L33 & L1L51 # !M1L33 & L1_pc[7]);


--L1L95 is cpu:inst|cpu_iu:I1|iaddr_x[7]~412
--operation mode is normal

L1L95 = M1L14 & L1L65 # !M1L14 & (L1L75 # L1L85);


--L1L55 is cpu:inst|cpu_iu:I1|iaddr_x[7]~162
--operation mode is normal

L1L55 = nRESET & L1L95 & S1_safe_q[1];


--L1_stack_addrs_c[0][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][8]
--operation mode is normal

L1_stack_addrs_c[0][8]_lut_out = L1L67 & (A1L311 # M1L14) # !L1L67 & A1L311 & !M1L14;
L1_stack_addrs_c[0][8] = DFFEA(L1_stack_addrs_c[0][8]_lut_out, UCLK, VCC, , L1L07, , );


--L1L16 is cpu:inst|cpu_iu:I1|iaddr_x[8]~349
--operation mode is normal

L1L16 = L1_stack_addrs_c[0][8] # !M1L33 # !M1L63;


--L1L26 is cpu:inst|cpu_iu:I1|iaddr_x[8]~418
--operation mode is normal

L1L26 = M1L63 & T1_q_a[12];


--L1_pc[8] is cpu:inst|cpu_iu:I1|pc[8]
--operation mode is normal

L1_pc[8]_lut_out = L1L06;
L1_pc[8] = DFFEA(L1_pc[8]_lut_out, UCLK, nRESET, , , , );


--L1L36 is cpu:inst|cpu_iu:I1|iaddr_x[8]~419
--operation mode is normal

L1L36 = !M1L63 & (M1L33 & L1L71 # !M1L33 & L1_pc[8]);


--L1L46 is cpu:inst|cpu_iu:I1|iaddr_x[8]~422
--operation mode is normal

L1L46 = M1L14 & L1L16 # !M1L14 & (L1L26 # L1L36);


--L1L06 is cpu:inst|cpu_iu:I1|iaddr_x[8]~172
--operation mode is normal

L1L06 = nRESET & L1L46 & S1_safe_q[1];


--L1_stack_addrs_c[0][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][9]
--operation mode is normal

L1_stack_addrs_c[0][9]_lut_out = L1L47 & (A1L411 # M1L14) # !L1L47 & A1L411 & !M1L14;
L1_stack_addrs_c[0][9] = DFFEA(L1_stack_addrs_c[0][9]_lut_out, UCLK, VCC, , L1L07, , );


--L1L66 is cpu:inst|cpu_iu:I1|iaddr_x[9]~358
--operation mode is normal

L1L66 = L1_stack_addrs_c[0][9] # !M1L33 # !M1L63;


--L1L76 is cpu:inst|cpu_iu:I1|iaddr_x[9]~428
--operation mode is normal

L1L76 = M1L63 & T1_q_a[13];


--L1_pc[9] is cpu:inst|cpu_iu:I1|pc[9]
--operation mode is normal

L1_pc[9]_lut_out = L1L56;
L1_pc[9] = DFFEA(L1_pc[9]_lut_out, UCLK, nRESET, , , , );


--L1L86 is cpu:inst|cpu_iu:I1|iaddr_x[9]~429
--operation mode is normal

L1L86 = !M1L63 & (M1L33 & L1L91 # !M1L33 & L1_pc[9]);


--L1L96 is cpu:inst|cpu_iu:I1|iaddr_x[9]~432
--operation mode is normal

L1L96 = M1L14 & L1L66 # !M1L14 & (L1L76 # L1L86);


--L1L56 is cpu:inst|cpu_iu:I1|iaddr_x[9]~182
--operation mode is normal

L1L56 = nRESET & L1L96 & S1_safe_q[1];


--M1L52 is cpu:inst|cpu_cu:I2|LessThan_7~5
--operation mode is normal

M1L52 = !S2_safe_q[1] # !S2_safe_q[0];


--A1L602 is rtl~14849
--operation mode is normal

A1L602 = !T1_q_a[3] & !T1_q_a[0];


--N1L42 is cpu:inst|cpu_du:I3|acc[0][8]~69
--operation mode is normal

N1L42 = N1_acc_c[0][8] & (N1L231 & !A1L98 # !N1L231 & N1L031);


--N1_acc_i[0][8] is cpu:inst|cpu_du:I3|acc_i[0][8]
--operation mode is normal

N1_acc_i[0][8]_lut_out = N1L32;
N1_acc_i[0][8] = DFFEA(N1_acc_i[0][8]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--A1L35 is rtl~601
--operation mode is normal

A1L35 = N1_acc_i[0][8] & M1_TC_c[2];


--A1L891 is rtl~3872
--operation mode is normal

A1L891 = M1_TD_c[0] & N1_acc_c[0][7] # !M1_TD_c[0] & N1_acc_c[0][0] & M1_TD_c[1];


--A1L102 is rtl~3880
--operation mode is normal

A1L102 = A1L891 & !M1_TD_c[2] & (M1_TC_c[0] $ !M1_TC_c[1]);


--A1L902 is rtl~14862
--operation mode is normal

A1L902 = M1_TD_c[0] & (M1_TC_c[0] $ !M1_TC_c[1]);


--A1L991 is rtl~3878
--operation mode is normal

A1L991 = N1_acc_c[0][8] & !M1_TD_c[1] & (A1L902 $ !M1_TD_c[2]);


--A1L022 is rtl~15139
--operation mode is normal

A1L022 = M1_TD_c[2] & !M1_TD_c[0] & (M1_TC_c[0] $ M1_TC_c[1]);


--A1L002 is rtl~3879
--operation mode is normal

A1L002 = A1L022 & (M1_TD_c[1] & !N1L87 # !M1_TD_c[1] & N1L16);


--A1L791 is rtl~3476
--operation mode is normal

A1L791 = !M1_TC_c[2] & (A1L102 # A1L991 # A1L002);


--N1L32 is cpu:inst|cpu_du:I3|acc[0][8]~68
--operation mode is normal

N1L32 = N1L42 # N1L81 & (A1L35 # A1L791);


--M1L82 is cpu:inst|cpu_cu:I2|Mux_68~0
--operation mode is normal

M1L82 = T1_q_a[4] & (T1_q_a[5] & !T1_q_a[6] & !T1_q_a[7] # !T1_q_a[5] & (!T1_q_a[7] # !T1_q_a[6]));


--M1L72 is cpu:inst|cpu_cu:I2|Mux_67~0
--operation mode is normal

M1L72 = T1_q_a[4] & !T1_q_a[7] & (T1_q_a[5] $ T1_q_a[6]) # !T1_q_a[4] & T1_q_a[5] & (!T1_q_a[7] # !T1_q_a[6]);


--M1L62 is cpu:inst|cpu_cu:I2|Mux_66~0
--operation mode is normal

M1L62 = T1_q_a[6] & !T1_q_a[7] & (!T1_q_a[5] # !T1_q_a[4]) # !T1_q_a[6] & T1_q_a[4] & T1_q_a[5] & T1_q_a[7];


--N1_acc_i[0][6] is cpu:inst|cpu_du:I3|acc_i[0][6]
--operation mode is normal

N1_acc_i[0][6]_lut_out = N1L51;
N1_acc_i[0][6] = DFFEA(N1_acc_i[0][6]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L61 is cpu:inst|cpu_du:I3|acc[0][6]~4258
--operation mode is normal

N1L61 = N1L22 & (N1_acc_c[0][6] # N1L02 & N1_acc_i[0][6]) # !N1L22 & N1L02 & N1_acc_i[0][6];


--T2_q_a[6] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[6]
T2_q_a[6]_PORT_A_data_in = P1L25;
T2_q_a[6]_PORT_A_data_in_reg = DFFE(T2_q_a[6]_PORT_A_data_in, T2_q_a[6]_clock_0, , , T2_q_a[6]_clock_enable_0);
T2_q_a[6]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[6]_PORT_A_address_reg = DFFE(T2_q_a[6]_PORT_A_address, T2_q_a[6]_clock_0, , , T2_q_a[6]_clock_enable_0);
T2_q_a[6]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[6]_PORT_A_write_enable = F1L1;
T2_q_a[6]_PORT_A_write_enable_reg = DFFE(T2_q_a[6]_PORT_A_write_enable, T2_q_a[6]_clock_0, , , T2_q_a[6]_clock_enable_0);
T2_q_a[6]_clock_0 = UCLK;
T2_q_a[6]_clock_enable_0 = VCC;
T2_q_a[6]_PORT_A_data_out = MEMORY(T2_q_a[6]_PORT_A_data_in_reg, , T2_q_a[6]_PORT_A_address_reg, T2_q_a[6]_PORT_B_address, T2_q_a[6]_PORT_A_write_enable_reg, , , , T2_q_a[6]_clock_0, , T2_q_a[6]_clock_enable_0, , , );
T2_q_a[6] = T2_q_a[6]_PORT_A_data_out[0];


--J1_rx_uart_fifo[6] is rx_uart:inst8|rx_uart_fifo[6]
--operation mode is normal

J1_rx_uart_fifo[6]_lut_out = !J1_rx_uart_reg[6];
J1_rx_uart_fifo[6] = DFFEA(J1_rx_uart_fifo[6]_lut_out, UCLK, nRESET, , J1L75, , );


--N1L511 is cpu:inst|cpu_du:I3|data_x[6]~157
--operation mode is normal

N1L511 = F1_mux_c[0] & T2_q_a[6] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[6] # !F1_mux_c[1] & J1_rx_uart_fifo[6]);


--N1L911 is cpu:inst|cpu_du:I3|data_x[6]~171
--operation mode is normal

N1L911 = N1L721 & N1L511 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[6] is cpu:inst|cpu_cu:I2|data_is_c[6]
--operation mode is normal

M1_data_is_c[6]_lut_out = T1_q_a[10];
M1_data_is_c[6] = DFFEA(M1_data_is_c[6]_lut_out, UCLK, nRESET, , , , );


--N1L811 is cpu:inst|cpu_du:I3|data_x[6]~169
--operation mode is normal

N1L811 = M1_data_is_c[6] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[6] is cpu:inst|cpu_oa:I4|iinc_c[6]
--operation mode is normal

P1_iinc_c[6]_lut_out = M1L61 & (M1L31 & P1L97 # !M1L31 & P1_iinc_i[6]) # !M1L61 & P1L97;
P1_iinc_c[6] = DFFEA(P1_iinc_c[6]_lut_out, UCLK, nRESET, , , , );


--P1_ireg_c[6] is cpu:inst|cpu_oa:I4|ireg_c[6]
--operation mode is normal

P1_ireg_c[6]_lut_out = M1L61 & (M1L31 & P1L21 # !M1L31 & P1_ireg_i[6]) # !M1L61 & P1L21;
P1_ireg_c[6] = DFFEA(P1_ireg_c[6]_lut_out, UCLK, nRESET, , , , );


--N1L611 is cpu:inst|cpu_du:I3|data_x[6]~162
--operation mode is normal

N1L611 = P1_iinc_c[6] & (P1_ireg_c[6] # P1_reduce_nor_106) # !P1_iinc_c[6] & P1_ireg_c[6] & !P1_reduce_nor_106;


--N1L021 is cpu:inst|cpu_du:I3|data_x[6]~1712
--operation mode is normal

N1L021 = N1L811 # P1L401 & N1L721 & N1L611;


--K1L94 is inout4reg:inst10|reg_data_out_x[6]~51
--operation mode is normal

K1L94 = PORTB_IN[6] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[6] is inout4reg:inst10|reg_data_out_c[6]
--operation mode is normal

K1_reg_data_out_c[6]_lut_out = K1L15;
K1_reg_data_out_c[6] = DFFEA(K1_reg_data_out_c[6]_lut_out, UCLK, nRESET, , , , );


--K1L05 is inout4reg:inst10|reg_data_out_x[6]~52
--operation mode is normal

K1L05 = K1_reg_data_out_c[6] & (!K1L4 # !K1L5 # !Q1L11);


--K1L15 is inout4reg:inst10|reg_data_out_x[6]~55
--operation mode is normal

K1L15 = K1L2 & (K1L94 # K1L05) # !K1L2 & PORTA_IN[6];


--F1L4 is ctrl8cpu:inst5|Mux_11_rtl_230~0
--operation mode is normal

F1L4 = F1_mux_c[1] & (F1_mux_c[0] # K1L15) # !F1_mux_c[1] & !F1_mux_c[0] & T2_q_a[6];


--D1_tmr_high[6] is timer:inst2|tmr_high[6]
--operation mode is normal

D1_tmr_high[6]_lut_out = D1_tmr_reset & (D1L91 # D1L1 & D1L4);
D1_tmr_high[6] = DFFEA(D1_tmr_high[6]_lut_out, UCLK, nRESET, , , , );


--F1L5 is ctrl8cpu:inst5|Mux_11_rtl_230~1
--operation mode is normal

F1L5 = F1L4 & (D1_tmr_high[6] # !F1_mux_c[0]) # !F1L4 & E1_int_pending_c[6] & F1_mux_c[0];


--N1L711 is cpu:inst|cpu_du:I3|data_x[6]~167
--operation mode is normal

N1L711 = N1L911 # N1L021 # N1L621 & F1L5;


--A1L07 is rtl~1706
--operation mode is normal

A1L07 = A1L202 & M1_TD_c[0] & (N1L711 $ N1_acc_c[0][6]);


--A1L781 is rtl~3388
--operation mode is normal

A1L781 = M1_TD_c[2] & (N1_acc_c[0][6] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][5];


--A1L871 is rtl~3275
--operation mode is normal

A1L871 = M1_TD_c[1] & N1_acc_c[0][7] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][7] # !M1_TD_c[2] & N1_acc_c[0][6]);


--A1L39 is rtl~2394
--operation mode is normal

A1L39 = !N1L051 & (M1_TD_c[0] & A1L781 # !M1_TD_c[0] & A1L871);


--A1L38 is rtl~2274
--operation mode is normal

A1L38 = N1L051 & N1_acc_c[0][6] & !M1_TD_c[1] & !M1_TD_c[2];


--N1L631 is cpu:inst|cpu_du:I3|Mux_172_rtl_49_rtl_516~0
--operation mode is normal

N1L631 = M1_TD_c[1] & (M1_TD_c[0] # N1L47) # !M1_TD_c[1] & !M1_TD_c[0] & N1L75;


--N1L731 is cpu:inst|cpu_du:I3|Mux_172_rtl_49_rtl_516~1
--operation mode is normal

N1L731 = N1L711 & (N1L631 # N1_acc_c[0][6] & M1_TD_c[0]) # !N1L711 & N1L631 & (N1_acc_c[0][6] # !M1_TD_c[0]);


--A1L122 is rtl~15191
--operation mode is normal

A1L122 = A1L39 # A1L38 # A1L802 & N1L731;


--A1L29 is rtl~2393
--operation mode is normal

A1L29 = A1L07 # A1L122 # N1L711 & A1L502;


--N1L51 is cpu:inst|cpu_du:I3|acc[0][6]~78
--operation mode is normal

N1L51 = N1L61 # N1L81 & A1L29 & !M1_TC_c[2];


--N1_acc_i[0][0] is cpu:inst|cpu_du:I3|acc_i[0][0]
--operation mode is normal

N1_acc_i[0][0]_lut_out = N1L1;
N1_acc_i[0][0] = DFFEA(N1_acc_i[0][0]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L2 is cpu:inst|cpu_du:I3|acc[0][0]~4288
--operation mode is normal

N1L2 = N1L22 & (N1_acc_c[0][0] # N1L02 & N1_acc_i[0][0]) # !N1L22 & N1L02 & N1_acc_i[0][0];


--N1L91 is cpu:inst|cpu_du:I3|acc[0][7]~4226
--operation mode is normal

N1L91 = N1L031 & N1L331 & A1L98 & !M1_TC_c[2];


--T2_q_a[0] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[0]
T2_q_a[0]_PORT_A_data_in = P1L64;
T2_q_a[0]_PORT_A_data_in_reg = DFFE(T2_q_a[0]_PORT_A_data_in, T2_q_a[0]_clock_0, , , T2_q_a[0]_clock_enable_0);
T2_q_a[0]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[0]_PORT_A_address_reg = DFFE(T2_q_a[0]_PORT_A_address, T2_q_a[0]_clock_0, , , T2_q_a[0]_clock_enable_0);
T2_q_a[0]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[0]_PORT_A_write_enable = F1L1;
T2_q_a[0]_PORT_A_write_enable_reg = DFFE(T2_q_a[0]_PORT_A_write_enable, T2_q_a[0]_clock_0, , , T2_q_a[0]_clock_enable_0);
T2_q_a[0]_clock_0 = UCLK;
T2_q_a[0]_clock_enable_0 = VCC;
T2_q_a[0]_PORT_A_data_out = MEMORY(T2_q_a[0]_PORT_A_data_in_reg, , T2_q_a[0]_PORT_A_address_reg, T2_q_a[0]_PORT_B_address, T2_q_a[0]_PORT_A_write_enable_reg, , , , T2_q_a[0]_clock_0, , T2_q_a[0]_clock_enable_0, , , );
T2_q_a[0] = T2_q_a[0]_PORT_A_data_out[0];


--J1_rx_uart_fifo[0] is rx_uart:inst8|rx_uart_fifo[0]
--operation mode is normal

J1_rx_uart_fifo[0]_lut_out = !J1_rx_uart_reg[0];
J1_rx_uart_fifo[0] = DFFEA(J1_rx_uart_fifo[0]_lut_out, UCLK, nRESET, , J1L75, , );


--N1L97 is cpu:inst|cpu_du:I3|data_x[0]~577
--operation mode is normal

N1L97 = F1_mux_c[0] & T2_q_a[0] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[0] # !F1_mux_c[1] & J1_rx_uart_fifo[0]);


--N1L38 is cpu:inst|cpu_du:I3|data_x[0]~591
--operation mode is normal

N1L38 = N1L721 & N1L97 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[0] is cpu:inst|cpu_cu:I2|data_is_c[0]
--operation mode is normal

M1_data_is_c[0]_lut_out = T1_q_a[4];
M1_data_is_c[0] = DFFEA(M1_data_is_c[0]_lut_out, UCLK, nRESET, , , , );


--N1L28 is cpu:inst|cpu_du:I3|data_x[0]~589
--operation mode is normal

N1L28 = M1_data_is_c[0] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[0] is cpu:inst|cpu_oa:I4|iinc_c[0]
--operation mode is normal

P1_iinc_c[0]_lut_out = M1L61 & (M1L31 & P1L37 # !M1L31 & P1_iinc_i[0]) # !M1L61 & P1L37;
P1_iinc_c[0] = DFFEA(P1_iinc_c[0]_lut_out, UCLK, nRESET, , , , );


--N1L08 is cpu:inst|cpu_du:I3|data_x[0]~582
--operation mode is normal

N1L08 = P1_iinc_c[0] & (P1_ireg_c[0] # P1_reduce_nor_106) # !P1_iinc_c[0] & P1_ireg_c[0] & !P1_reduce_nor_106;


--N1L48 is cpu:inst|cpu_du:I3|data_x[0]~1910
--operation mode is normal

N1L48 = N1L28 # P1L401 & N1L721 & N1L08;


--K1L13 is inout4reg:inst10|reg_data_out_x[0]~111
--operation mode is normal

K1L13 = PORTB_IN[0] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[0] is inout4reg:inst10|reg_data_out_c[0]
--operation mode is normal

K1_reg_data_out_c[0]_lut_out = K1L33;
K1_reg_data_out_c[0] = DFFEA(K1_reg_data_out_c[0]_lut_out, UCLK, nRESET, , , , );


--K1L23 is inout4reg:inst10|reg_data_out_x[0]~112
--operation mode is normal

K1L23 = K1_reg_data_out_c[0] & (!K1L4 # !K1L5 # !Q1L11);


--K1L33 is inout4reg:inst10|reg_data_out_x[0]~115
--operation mode is normal

K1L33 = K1L2 & (K1L13 # K1L23) # !K1L2 & PORTA_IN[0];


--F1L61 is ctrl8cpu:inst5|Mux_17_rtl_248~0
--operation mode is normal

F1L61 = F1_mux_c[1] & (F1_mux_c[0] # K1L33) # !F1_mux_c[1] & !F1_mux_c[0] & T2_q_a[0];


--D1_tmr_high[0] is timer:inst2|tmr_high[0]
--operation mode is normal

D1_tmr_high[0]_lut_out = D1_tmr_reset & (D1L52 # D1L1 & D1L61);
D1_tmr_high[0] = DFFEA(D1_tmr_high[0]_lut_out, UCLK, nRESET, , , , );


--F1L71 is ctrl8cpu:inst5|Mux_17_rtl_248~1
--operation mode is normal

F1L71 = F1L61 & (D1_tmr_high[0] # !F1_mux_c[0]) # !F1L61 & E1_int_pending_c[0] & F1_mux_c[0];


--N1L18 is cpu:inst|cpu_du:I3|data_x[0]~587
--operation mode is normal

N1L18 = N1L38 # N1L48 # N1L621 & F1L71;


--A1L201 is rtl~2477
--operation mode is normal

A1L201 = N1L18 & !M1_TD_c[0] & (M1_TC_c[0] $ M1_TC_c[1]);


--A1L301 is rtl~2479
--operation mode is normal

A1L301 = N1_acc_c[0][1] & !N1L051 & (M1_TD_c[2] $ !M1_TD_c[0]);


--A1L722 is rtl~15451
--operation mode is normal

A1L722 = A1L301 # N1L051 & N1L54 & M1_TD_c[0];


--A1L401 is rtl~2483
--operation mode is normal

A1L401 = M1_TD_c[1] & !M1_TD_c[2] & (A1L201 # A1L722);


--A1L591 is rtl~3459
--operation mode is normal

A1L591 = M1_TD_c[1] & M1_TD_c[2] & M1_TD_c[0] & !N1_acc_c[0][0];


--A1L481 is rtl~3342
--operation mode is normal

A1L481 = N1_acc_c[0][0] & (M1_TD_c[2] $ !M1_TD_c[0]);


--A1L391 is rtl~3454
--operation mode is normal

A1L391 = M1_TD_c[2] & N1_acc_c[0][1] & !M1_TD_c[0] # !M1_TD_c[2] & N1_acc_c[0][8] & M1_TD_c[0];


--A1L491 is rtl~3458
--operation mode is normal

A1L491 = A1L591 # !M1_TD_c[1] & (A1L481 # A1L391);


--A1L691 is rtl~3464
--operation mode is normal

A1L691 = A1L491 & (M1_TC_c[0] $ !M1_TC_c[1]);


--A1L87 is rtl~1956
--operation mode is normal

A1L87 = N1L051 & N1_acc_c[0][0] & !M1_TD_c[1] & !M1_TD_c[2];


--N1L841 is cpu:inst|cpu_du:I3|Mux_178_rtl_85_rtl_552~0
--operation mode is normal

N1L841 = M1_TD_c[1] & (M1_TD_c[0] # N1L26) # !M1_TD_c[1] & !M1_TD_c[0] & N1L54;


--N1L941 is cpu:inst|cpu_du:I3|Mux_178_rtl_85_rtl_552~1
--operation mode is normal

N1L941 = N1L18 & (N1L841 # N1_acc_c[0][0] & M1_TD_c[0]) # !N1L18 & N1L841 & (N1_acc_c[0][0] # !M1_TD_c[0]);


--A1L822 is rtl~15483
--operation mode is normal

A1L822 = A1L691 # A1L87 # A1L802 & N1L941;


--N1L1 is cpu:inst|cpu_du:I3|acc[0][0]~138
--operation mode is normal

N1L1 = N1L2 # N1L91 & (A1L401 # A1L822);


--T2_q_a[1] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[1]
T2_q_a[1]_PORT_A_data_in = P1L74;
T2_q_a[1]_PORT_A_data_in_reg = DFFE(T2_q_a[1]_PORT_A_data_in, T2_q_a[1]_clock_0, , , T2_q_a[1]_clock_enable_0);
T2_q_a[1]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[1]_PORT_A_address_reg = DFFE(T2_q_a[1]_PORT_A_address, T2_q_a[1]_clock_0, , , T2_q_a[1]_clock_enable_0);
T2_q_a[1]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[1]_PORT_A_write_enable = F1L1;
T2_q_a[1]_PORT_A_write_enable_reg = DFFE(T2_q_a[1]_PORT_A_write_enable, T2_q_a[1]_clock_0, , , T2_q_a[1]_clock_enable_0);
T2_q_a[1]_clock_0 = UCLK;
T2_q_a[1]_clock_enable_0 = VCC;
T2_q_a[1]_PORT_A_data_out = MEMORY(T2_q_a[1]_PORT_A_data_in_reg, , T2_q_a[1]_PORT_A_address_reg, T2_q_a[1]_PORT_B_address, T2_q_a[1]_PORT_A_write_enable_reg, , , , T2_q_a[1]_clock_0, , T2_q_a[1]_clock_enable_0, , , );
T2_q_a[1] = T2_q_a[1]_PORT_A_data_out[0];


--J1_rx_uart_fifo[1] is rx_uart:inst8|rx_uart_fifo[1]
--operation mode is normal

J1_rx_uart_fifo[1]_lut_out = !J1_rx_uart_reg[1];
J1_rx_uart_fifo[1] = DFFEA(J1_rx_uart_fifo[1]_lut_out, UCLK, nRESET, , J1L75, , );


--N1L58 is cpu:inst|cpu_du:I3|data_x[1]~507
--operation mode is normal

N1L58 = F1_mux_c[0] & T2_q_a[1] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[1] # !F1_mux_c[1] & J1_rx_uart_fifo[1]);


--N1L98 is cpu:inst|cpu_du:I3|data_x[1]~521
--operation mode is normal

N1L98 = N1L721 & N1L58 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[1] is cpu:inst|cpu_cu:I2|data_is_c[1]
--operation mode is normal

M1_data_is_c[1]_lut_out = T1_q_a[5];
M1_data_is_c[1] = DFFEA(M1_data_is_c[1]_lut_out, UCLK, nRESET, , , , );


--N1L88 is cpu:inst|cpu_du:I3|data_x[1]~519
--operation mode is normal

N1L88 = M1_data_is_c[1] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[1] is cpu:inst|cpu_oa:I4|iinc_c[1]
--operation mode is normal

P1_iinc_c[1]_lut_out = M1L61 & (M1L31 & P1L47 # !M1L31 & P1_iinc_i[1]) # !M1L61 & P1L47;
P1_iinc_c[1] = DFFEA(P1_iinc_c[1]_lut_out, UCLK, nRESET, , , , );


--P1_ireg_c[1] is cpu:inst|cpu_oa:I4|ireg_c[1]
--operation mode is normal

P1_ireg_c[1]_lut_out = M1L61 & (M1L31 & P1L61 # !M1L31 & P1_ireg_i[1]) # !M1L61 & P1L61;
P1_ireg_c[1] = DFFEA(P1_ireg_c[1]_lut_out, UCLK, nRESET, , , , );


--N1L68 is cpu:inst|cpu_du:I3|data_x[1]~512
--operation mode is normal

N1L68 = P1_iinc_c[1] & (P1_ireg_c[1] # P1_reduce_nor_106) # !P1_iinc_c[1] & P1_ireg_c[1] & !P1_reduce_nor_106;


--N1L09 is cpu:inst|cpu_du:I3|data_x[1]~1877
--operation mode is normal

N1L09 = N1L88 # P1L401 & N1L721 & N1L68;


--K1L43 is inout4reg:inst10|reg_data_out_x[1]~101
--operation mode is normal

K1L43 = PORTB_IN[1] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[1] is inout4reg:inst10|reg_data_out_c[1]
--operation mode is normal

K1_reg_data_out_c[1]_lut_out = K1L63;
K1_reg_data_out_c[1] = DFFEA(K1_reg_data_out_c[1]_lut_out, UCLK, nRESET, , , , );


--K1L53 is inout4reg:inst10|reg_data_out_x[1]~102
--operation mode is normal

K1L53 = K1_reg_data_out_c[1] & (!K1L4 # !K1L5 # !Q1L11);


--K1L63 is inout4reg:inst10|reg_data_out_x[1]~105
--operation mode is normal

K1L63 = K1L2 & (K1L43 # K1L53) # !K1L2 & PORTA_IN[1];


--F1L41 is ctrl8cpu:inst5|Mux_16_rtl_245~0
--operation mode is normal

F1L41 = F1_mux_c[0] & (F1_mux_c[1] # E1_int_pending_c[1]) # !F1_mux_c[0] & !F1_mux_c[1] & T2_q_a[1];


--D1_tmr_high[1] is timer:inst2|tmr_high[1]
--operation mode is normal

D1_tmr_high[1]_lut_out = D1_tmr_reset & (D1L42 # D1L1 & D1L41);
D1_tmr_high[1] = DFFEA(D1_tmr_high[1]_lut_out, UCLK, nRESET, , , , );


--F1L51 is ctrl8cpu:inst5|Mux_16_rtl_245~1
--operation mode is normal

F1L51 = F1L41 & (D1_tmr_high[1] # !F1_mux_c[1]) # !F1L41 & K1L63 & F1_mux_c[1];


--N1L78 is cpu:inst|cpu_du:I3|data_x[1]~517
--operation mode is normal

N1L78 = N1L98 # N1L09 # N1L621 & F1L51;


--A1L77 is rtl~1911
--operation mode is normal

A1L77 = A1L202 & M1_TD_c[0] & (N1L78 $ N1_acc_c[0][1]);


--A1L67 is rtl~1910
--operation mode is normal

A1L67 = N1L78 & A1L202 & !M1_TD_c[0];


--A1L291 is rtl~3438
--operation mode is normal

A1L291 = M1_TD_c[2] & (N1_acc_c[0][1] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][0];


--A1L381 is rtl~3330
--operation mode is normal

A1L381 = M1_TD_c[1] & N1_acc_c[0][2] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][2] # !M1_TD_c[2] & N1_acc_c[0][1]);


--A1L101 is rtl~2469
--operation mode is normal

A1L101 = !N1L051 & (M1_TD_c[0] & A1L291 # !M1_TD_c[0] & A1L381);


--A1L88 is rtl~2304
--operation mode is normal

A1L88 = N1L051 & N1_acc_c[0][1] & !M1_TD_c[1] & !M1_TD_c[2];


--N1L641 is cpu:inst|cpu_du:I3|Mux_177_rtl_79_rtl_546~0
--operation mode is normal

N1L641 = M1_TD_c[1] & (M1_TD_c[0] # N1L46) # !M1_TD_c[1] & !M1_TD_c[0] & N1L74;


--N1L741 is cpu:inst|cpu_du:I3|Mux_177_rtl_79_rtl_546~1
--operation mode is normal

N1L741 = N1L78 & (N1L641 # N1_acc_c[0][1] & M1_TD_c[0]) # !N1L78 & N1L641 & (N1_acc_c[0][1] # !M1_TD_c[0]);


--A1L622 is rtl~15406
--operation mode is normal

A1L622 = A1L101 # A1L88 # A1L802 & N1L741;


--N1L3 is cpu:inst|cpu_du:I3|acc[0][1]~48
--operation mode is normal

N1L3 = N1L91 & (A1L77 # A1L67 # A1L622);


--N1_acc_i[0][1] is cpu:inst|cpu_du:I3|acc_i[0][1]
--operation mode is normal

N1_acc_i[0][1]_lut_out = N1L5;
N1_acc_i[0][1] = DFFEA(N1_acc_i[0][1]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L4 is cpu:inst|cpu_du:I3|acc[0][1]~49
--operation mode is normal

N1L4 = N1L231 & A1L98 & N1_acc_i[0][1] & M1_TC_c[2];


--N1L5 is cpu:inst|cpu_du:I3|acc[0][1]~128
--operation mode is normal

N1L5 = N1L3 # N1L4 # N1L22 & N1_acc_c[0][1];


--T2_q_a[2] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[2]
T2_q_a[2]_PORT_A_data_in = P1L84;
T2_q_a[2]_PORT_A_data_in_reg = DFFE(T2_q_a[2]_PORT_A_data_in, T2_q_a[2]_clock_0, , , T2_q_a[2]_clock_enable_0);
T2_q_a[2]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[2]_PORT_A_address_reg = DFFE(T2_q_a[2]_PORT_A_address, T2_q_a[2]_clock_0, , , T2_q_a[2]_clock_enable_0);
T2_q_a[2]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[2]_PORT_A_write_enable = F1L1;
T2_q_a[2]_PORT_A_write_enable_reg = DFFE(T2_q_a[2]_PORT_A_write_enable, T2_q_a[2]_clock_0, , , T2_q_a[2]_clock_enable_0);
T2_q_a[2]_clock_0 = UCLK;
T2_q_a[2]_clock_enable_0 = VCC;
T2_q_a[2]_PORT_A_data_out = MEMORY(T2_q_a[2]_PORT_A_data_in_reg, , T2_q_a[2]_PORT_A_address_reg, T2_q_a[2]_PORT_B_address, T2_q_a[2]_PORT_A_write_enable_reg, , , , T2_q_a[2]_clock_0, , T2_q_a[2]_clock_enable_0, , , );
T2_q_a[2] = T2_q_a[2]_PORT_A_data_out[0];


--J1_rx_uart_fifo[2] is rx_uart:inst8|rx_uart_fifo[2]
--operation mode is normal

J1_rx_uart_fifo[2]_lut_out = !J1_rx_uart_reg[2];
J1_rx_uart_fifo[2] = DFFEA(J1_rx_uart_fifo[2]_lut_out, UCLK, nRESET, , J1L75, , );


--N1L19 is cpu:inst|cpu_du:I3|data_x[2]~437
--operation mode is normal

N1L19 = F1_mux_c[0] & T2_q_a[2] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[2] # !F1_mux_c[1] & J1_rx_uart_fifo[2]);


--N1L59 is cpu:inst|cpu_du:I3|data_x[2]~451
--operation mode is normal

N1L59 = N1L721 & N1L19 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[2] is cpu:inst|cpu_cu:I2|data_is_c[2]
--operation mode is normal

M1_data_is_c[2]_lut_out = T1_q_a[6];
M1_data_is_c[2] = DFFEA(M1_data_is_c[2]_lut_out, UCLK, nRESET, , , , );


--N1L49 is cpu:inst|cpu_du:I3|data_x[2]~449
--operation mode is normal

N1L49 = M1_data_is_c[2] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[2] is cpu:inst|cpu_oa:I4|iinc_c[2]
--operation mode is normal

P1_iinc_c[2]_lut_out = M1L61 & (M1L31 & P1L57 # !M1L31 & P1_iinc_i[2]) # !M1L61 & P1L57;
P1_iinc_c[2] = DFFEA(P1_iinc_c[2]_lut_out, UCLK, nRESET, , , , );


--N1L29 is cpu:inst|cpu_du:I3|data_x[2]~442
--operation mode is normal

N1L29 = P1_iinc_c[2] & (P1_ireg_c[2] # P1_reduce_nor_106) # !P1_iinc_c[2] & P1_ireg_c[2] & !P1_reduce_nor_106;


--N1L69 is cpu:inst|cpu_du:I3|data_x[2]~1844
--operation mode is normal

N1L69 = N1L49 # P1L401 & N1L721 & N1L29;


--K1L73 is inout4reg:inst10|reg_data_out_x[2]~91
--operation mode is normal

K1L73 = PORTB_IN[2] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[2] is inout4reg:inst10|reg_data_out_c[2]
--operation mode is normal

K1_reg_data_out_c[2]_lut_out = K1L93;
K1_reg_data_out_c[2] = DFFEA(K1_reg_data_out_c[2]_lut_out, UCLK, nRESET, , , , );


--K1L83 is inout4reg:inst10|reg_data_out_x[2]~92
--operation mode is normal

K1L83 = K1_reg_data_out_c[2] & (!K1L4 # !K1L5 # !Q1L11);


--K1L93 is inout4reg:inst10|reg_data_out_x[2]~95
--operation mode is normal

K1L93 = K1L2 & (K1L73 # K1L83) # !K1L2 & PORTA_IN[2];


--F1L21 is ctrl8cpu:inst5|Mux_15_rtl_242~0
--operation mode is normal

F1L21 = F1_mux_c[1] & (F1_mux_c[0] # K1L93) # !F1_mux_c[1] & !F1_mux_c[0] & T2_q_a[2];


--D1_tmr_high[2] is timer:inst2|tmr_high[2]
--operation mode is normal

D1_tmr_high[2]_lut_out = D1_tmr_reset & (D1L32 # D1L1 & D1L21);
D1_tmr_high[2] = DFFEA(D1_tmr_high[2]_lut_out, UCLK, nRESET, , , , );


--F1L31 is ctrl8cpu:inst5|Mux_15_rtl_242~1
--operation mode is normal

F1L31 = F1L21 & (D1_tmr_high[2] # !F1_mux_c[0]) # !F1L21 & E1_int_pending_c[2] & F1_mux_c[0];


--N1L39 is cpu:inst|cpu_du:I3|data_x[2]~447
--operation mode is normal

N1L39 = N1L59 # N1L69 # N1L621 & F1L31;


--A1L57 is rtl~1870
--operation mode is normal

A1L57 = A1L202 & M1_TD_c[0] & (N1L39 $ N1_acc_c[0][2]);


--A1L47 is rtl~1869
--operation mode is normal

A1L47 = N1L39 & A1L202 & !M1_TD_c[0];


--A1L191 is rtl~3428
--operation mode is normal

A1L191 = M1_TD_c[2] & (N1_acc_c[0][2] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][1];


--A1L281 is rtl~3319
--operation mode is normal

A1L281 = M1_TD_c[1] & N1_acc_c[0][3] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][3] # !M1_TD_c[2] & N1_acc_c[0][2]);


--A1L001 is rtl~2454
--operation mode is normal

A1L001 = !N1L051 & (M1_TD_c[0] & A1L191 # !M1_TD_c[0] & A1L281);


--A1L78 is rtl~2298
--operation mode is normal

A1L78 = N1L051 & N1_acc_c[0][2] & !M1_TD_c[1] & !M1_TD_c[2];


--N1L441 is cpu:inst|cpu_du:I3|Mux_176_rtl_73_rtl_540~0
--operation mode is normal

N1L441 = M1_TD_c[1] & (M1_TD_c[0] # N1L66) # !M1_TD_c[1] & !M1_TD_c[0] & N1L94;


--N1L541 is cpu:inst|cpu_du:I3|Mux_176_rtl_73_rtl_540~1
--operation mode is normal

N1L541 = N1L39 & (N1L441 # N1_acc_c[0][2] & M1_TD_c[0]) # !N1L39 & N1L441 & (N1_acc_c[0][2] # !M1_TD_c[0]);


--A1L522 is rtl~15363
--operation mode is normal

A1L522 = A1L001 # A1L78 # A1L802 & N1L541;


--N1L6 is cpu:inst|cpu_du:I3|acc[0][2]~45
--operation mode is normal

N1L6 = N1L91 & (A1L57 # A1L47 # A1L522);


--N1_acc_i[0][2] is cpu:inst|cpu_du:I3|acc_i[0][2]
--operation mode is normal

N1_acc_i[0][2]_lut_out = N1L8;
N1_acc_i[0][2] = DFFEA(N1_acc_i[0][2]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L7 is cpu:inst|cpu_du:I3|acc[0][2]~46
--operation mode is normal

N1L7 = N1L231 & A1L98 & N1_acc_i[0][2] & M1_TC_c[2];


--N1L8 is cpu:inst|cpu_du:I3|acc[0][2]~118
--operation mode is normal

N1L8 = N1L6 # N1L7 # N1L22 & N1_acc_c[0][2];


--N1_acc_i[0][3] is cpu:inst|cpu_du:I3|acc_i[0][3]
--operation mode is normal

N1_acc_i[0][3]_lut_out = N1L9;
N1_acc_i[0][3] = DFFEA(N1_acc_i[0][3]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L01 is cpu:inst|cpu_du:I3|acc[0][3]~4273
--operation mode is normal

N1L01 = N1L22 & (N1_acc_c[0][3] # N1L02 & N1_acc_i[0][3]) # !N1L22 & N1L02 & N1_acc_i[0][3];


--T2_q_a[3] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[3]
T2_q_a[3]_PORT_A_data_in = P1L94;
T2_q_a[3]_PORT_A_data_in_reg = DFFE(T2_q_a[3]_PORT_A_data_in, T2_q_a[3]_clock_0, , , T2_q_a[3]_clock_enable_0);
T2_q_a[3]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[3]_PORT_A_address_reg = DFFE(T2_q_a[3]_PORT_A_address, T2_q_a[3]_clock_0, , , T2_q_a[3]_clock_enable_0);
T2_q_a[3]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[3]_PORT_A_write_enable = F1L1;
T2_q_a[3]_PORT_A_write_enable_reg = DFFE(T2_q_a[3]_PORT_A_write_enable, T2_q_a[3]_clock_0, , , T2_q_a[3]_clock_enable_0);
T2_q_a[3]_clock_0 = UCLK;
T2_q_a[3]_clock_enable_0 = VCC;
T2_q_a[3]_PORT_A_data_out = MEMORY(T2_q_a[3]_PORT_A_data_in_reg, , T2_q_a[3]_PORT_A_address_reg, T2_q_a[3]_PORT_B_address, T2_q_a[3]_PORT_A_write_enable_reg, , , , T2_q_a[3]_clock_0, , T2_q_a[3]_clock_enable_0, , , );
T2_q_a[3] = T2_q_a[3]_PORT_A_data_out[0];


--J1_rx_uart_fifo[3] is rx_uart:inst8|rx_uart_fifo[3]
--operation mode is normal

J1_rx_uart_fifo[3]_lut_out = !J1_rx_uart_reg[3];
J1_rx_uart_fifo[3] = DFFEA(J1_rx_uart_fifo[3]_lut_out, UCLK, nRESET, , J1L75, , );


--N1L79 is cpu:inst|cpu_du:I3|data_x[3]~367
--operation mode is normal

N1L79 = F1_mux_c[0] & T2_q_a[3] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[3] # !F1_mux_c[1] & J1_rx_uart_fifo[3]);


--N1L101 is cpu:inst|cpu_du:I3|data_x[3]~381
--operation mode is normal

N1L101 = N1L721 & N1L79 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[3] is cpu:inst|cpu_cu:I2|data_is_c[3]
--operation mode is normal

M1_data_is_c[3]_lut_out = T1_q_a[7];
M1_data_is_c[3] = DFFEA(M1_data_is_c[3]_lut_out, UCLK, nRESET, , , , );


--N1L001 is cpu:inst|cpu_du:I3|data_x[3]~379
--operation mode is normal

N1L001 = M1_data_is_c[3] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[3] is cpu:inst|cpu_oa:I4|iinc_c[3]
--operation mode is normal

P1_iinc_c[3]_lut_out = M1L61 & (M1L31 & P1L67 # !M1L31 & P1_iinc_i[3]) # !M1L61 & P1L67;
P1_iinc_c[3] = DFFEA(P1_iinc_c[3]_lut_out, UCLK, nRESET, , , , );


--N1L89 is cpu:inst|cpu_du:I3|data_x[3]~372
--operation mode is normal

N1L89 = P1_iinc_c[3] & (P1_ireg_c[3] # P1_reduce_nor_106) # !P1_iinc_c[3] & P1_ireg_c[3] & !P1_reduce_nor_106;


--N1L201 is cpu:inst|cpu_du:I3|data_x[3]~1811
--operation mode is normal

N1L201 = N1L001 # P1L401 & N1L721 & N1L89;


--K1L04 is inout4reg:inst10|reg_data_out_x[3]~81
--operation mode is normal

K1L04 = PORTB_IN[3] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[3] is inout4reg:inst10|reg_data_out_c[3]
--operation mode is normal

K1_reg_data_out_c[3]_lut_out = K1L24;
K1_reg_data_out_c[3] = DFFEA(K1_reg_data_out_c[3]_lut_out, UCLK, nRESET, , , , );


--K1L14 is inout4reg:inst10|reg_data_out_x[3]~82
--operation mode is normal

K1L14 = K1_reg_data_out_c[3] & (!K1L4 # !K1L5 # !Q1L11);


--K1L24 is inout4reg:inst10|reg_data_out_x[3]~85
--operation mode is normal

K1L24 = K1L2 & (K1L04 # K1L14) # !K1L2 & PORTA_IN[3];


--F1L01 is ctrl8cpu:inst5|Mux_14_rtl_239~0
--operation mode is normal

F1L01 = F1_mux_c[0] & (F1_mux_c[1] # E1_int_pending_c[3]) # !F1_mux_c[0] & !F1_mux_c[1] & T2_q_a[3];


--D1_tmr_high[3] is timer:inst2|tmr_high[3]
--operation mode is normal

D1_tmr_high[3]_lut_out = D1_tmr_reset & (D1L22 # D1L1 & D1L01);
D1_tmr_high[3] = DFFEA(D1_tmr_high[3]_lut_out, UCLK, nRESET, , , , );


--F1L11 is ctrl8cpu:inst5|Mux_14_rtl_239~1
--operation mode is normal

F1L11 = F1L01 & (D1_tmr_high[3] # !F1_mux_c[1]) # !F1L01 & K1L24 & F1_mux_c[1];


--N1L99 is cpu:inst|cpu_du:I3|data_x[3]~377
--operation mode is normal

N1L99 = N1L101 # N1L201 # N1L621 & F1L11;


--A1L37 is rtl~1829
--operation mode is normal

A1L37 = A1L202 & M1_TD_c[0] & (N1L99 $ N1_acc_c[0][3]);


--A1L091 is rtl~3418
--operation mode is normal

A1L091 = M1_TD_c[2] & (N1_acc_c[0][3] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][2];


--A1L181 is rtl~3308
--operation mode is normal

A1L181 = M1_TD_c[1] & N1_acc_c[0][4] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][4] # !M1_TD_c[2] & N1_acc_c[0][3]);


--A1L99 is rtl~2439
--operation mode is normal

A1L99 = !N1L051 & (M1_TD_c[0] & A1L091 # !M1_TD_c[0] & A1L181);


--A1L68 is rtl~2292
--operation mode is normal

A1L68 = N1L051 & N1_acc_c[0][3] & !M1_TD_c[1] & !M1_TD_c[2];


--N1L241 is cpu:inst|cpu_du:I3|Mux_175_rtl_67_rtl_534~0
--operation mode is normal

N1L241 = M1_TD_c[1] & (M1_TD_c[0] # N1L86) # !M1_TD_c[1] & !M1_TD_c[0] & N1L15;


--N1L341 is cpu:inst|cpu_du:I3|Mux_175_rtl_67_rtl_534~1
--operation mode is normal

N1L341 = N1L99 & (N1L241 # N1_acc_c[0][3] & M1_TD_c[0]) # !N1L99 & N1L241 & (N1_acc_c[0][3] # !M1_TD_c[0]);


--A1L422 is rtl~15320
--operation mode is normal

A1L422 = A1L99 # A1L68 # A1L802 & N1L341;


--A1L89 is rtl~2438
--operation mode is normal

A1L89 = A1L37 # A1L422 # N1L99 & A1L502;


--N1L9 is cpu:inst|cpu_du:I3|acc[0][3]~108
--operation mode is normal

N1L9 = N1L01 # N1L81 & A1L89 & !M1_TC_c[2];


--N1_acc_i[0][4] is cpu:inst|cpu_du:I3|acc_i[0][4]
--operation mode is normal

N1_acc_i[0][4]_lut_out = N1L11;
N1_acc_i[0][4] = DFFEA(N1_acc_i[0][4]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L21 is cpu:inst|cpu_du:I3|acc[0][4]~4268
--operation mode is normal

N1L21 = N1L22 & (N1_acc_c[0][4] # N1L02 & N1_acc_i[0][4]) # !N1L22 & N1L02 & N1_acc_i[0][4];


--T2_q_a[4] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[4]
T2_q_a[4]_PORT_A_data_in = P1L05;
T2_q_a[4]_PORT_A_data_in_reg = DFFE(T2_q_a[4]_PORT_A_data_in, T2_q_a[4]_clock_0, , , T2_q_a[4]_clock_enable_0);
T2_q_a[4]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[4]_PORT_A_address_reg = DFFE(T2_q_a[4]_PORT_A_address, T2_q_a[4]_clock_0, , , T2_q_a[4]_clock_enable_0);
T2_q_a[4]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[4]_PORT_A_write_enable = F1L1;
T2_q_a[4]_PORT_A_write_enable_reg = DFFE(T2_q_a[4]_PORT_A_write_enable, T2_q_a[4]_clock_0, , , T2_q_a[4]_clock_enable_0);
T2_q_a[4]_clock_0 = UCLK;
T2_q_a[4]_clock_enable_0 = VCC;
T2_q_a[4]_PORT_A_data_out = MEMORY(T2_q_a[4]_PORT_A_data_in_reg, , T2_q_a[4]_PORT_A_address_reg, T2_q_a[4]_PORT_B_address, T2_q_a[4]_PORT_A_write_enable_reg, , , , T2_q_a[4]_clock_0, , T2_q_a[4]_clock_enable_0, , , );
T2_q_a[4] = T2_q_a[4]_PORT_A_data_out[0];


--J1_rx_uart_fifo[4] is rx_uart:inst8|rx_uart_fifo[4]
--operation mode is normal

J1_rx_uart_fifo[4]_lut_out = !J1_rx_uart_reg[4];
J1_rx_uart_fifo[4] = DFFEA(J1_rx_uart_fifo[4]_lut_out, UCLK, nRESET, , J1L75, , );


--N1L301 is cpu:inst|cpu_du:I3|data_x[4]~297
--operation mode is normal

N1L301 = F1_mux_c[0] & T2_q_a[4] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[4] # !F1_mux_c[1] & J1_rx_uart_fifo[4]);


--N1L701 is cpu:inst|cpu_du:I3|data_x[4]~311
--operation mode is normal

N1L701 = N1L721 & N1L301 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[4] is cpu:inst|cpu_cu:I2|data_is_c[4]
--operation mode is normal

M1_data_is_c[4]_lut_out = T1_q_a[8];
M1_data_is_c[4] = DFFEA(M1_data_is_c[4]_lut_out, UCLK, nRESET, , , , );


--N1L601 is cpu:inst|cpu_du:I3|data_x[4]~309
--operation mode is normal

N1L601 = M1_data_is_c[4] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[4] is cpu:inst|cpu_oa:I4|iinc_c[4]
--operation mode is normal

P1_iinc_c[4]_lut_out = M1L61 & (M1L31 & P1L77 # !M1L31 & P1_iinc_i[4]) # !M1L61 & P1L77;
P1_iinc_c[4] = DFFEA(P1_iinc_c[4]_lut_out, UCLK, nRESET, , , , );


--N1L401 is cpu:inst|cpu_du:I3|data_x[4]~302
--operation mode is normal

N1L401 = P1_iinc_c[4] & (P1_ireg_c[4] # P1_reduce_nor_106) # !P1_iinc_c[4] & P1_ireg_c[4] & !P1_reduce_nor_106;


--N1L801 is cpu:inst|cpu_du:I3|data_x[4]~1778
--operation mode is normal

N1L801 = N1L601 # P1L401 & N1L721 & N1L401;


--K1L34 is inout4reg:inst10|reg_data_out_x[4]~71
--operation mode is normal

K1L34 = PORTB_IN[4] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[4] is inout4reg:inst10|reg_data_out_c[4]
--operation mode is normal

K1_reg_data_out_c[4]_lut_out = K1L54;
K1_reg_data_out_c[4] = DFFEA(K1_reg_data_out_c[4]_lut_out, UCLK, nRESET, , , , );


--K1L44 is inout4reg:inst10|reg_data_out_x[4]~72
--operation mode is normal

K1L44 = K1_reg_data_out_c[4] & (!K1L4 # !K1L5 # !Q1L11);


--K1L54 is inout4reg:inst10|reg_data_out_x[4]~75
--operation mode is normal

K1L54 = K1L2 & (K1L34 # K1L44) # !K1L2 & PORTA_IN[4];


--F1L8 is ctrl8cpu:inst5|Mux_13_rtl_236~0
--operation mode is normal

F1L8 = F1_mux_c[1] & (F1_mux_c[0] # K1L54) # !F1_mux_c[1] & !F1_mux_c[0] & T2_q_a[4];


--D1_tmr_high[4] is timer:inst2|tmr_high[4]
--operation mode is normal

D1_tmr_high[4]_lut_out = D1_tmr_reset & (D1L12 # D1L1 & D1L8);
D1_tmr_high[4] = DFFEA(D1_tmr_high[4]_lut_out, UCLK, nRESET, , , , );


--F1L9 is ctrl8cpu:inst5|Mux_13_rtl_236~1
--operation mode is normal

F1L9 = F1L8 & (D1_tmr_high[4] # !F1_mux_c[0]) # !F1L8 & E1_int_pending_c[4] & F1_mux_c[0];


--N1L501 is cpu:inst|cpu_du:I3|data_x[4]~307
--operation mode is normal

N1L501 = N1L701 # N1L801 # N1L621 & F1L9;


--A1L27 is rtl~1788
--operation mode is normal

A1L27 = A1L202 & M1_TD_c[0] & (N1L501 $ N1_acc_c[0][4]);


--A1L981 is rtl~3408
--operation mode is normal

A1L981 = M1_TD_c[2] & (N1_acc_c[0][4] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][3];


--A1L081 is rtl~3297
--operation mode is normal

A1L081 = M1_TD_c[1] & N1_acc_c[0][5] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][5] # !M1_TD_c[2] & N1_acc_c[0][4]);


--A1L79 is rtl~2424
--operation mode is normal

A1L79 = !N1L051 & (M1_TD_c[0] & A1L981 # !M1_TD_c[0] & A1L081);


--A1L58 is rtl~2286
--operation mode is normal

A1L58 = N1L051 & N1_acc_c[0][4] & !M1_TD_c[1] & !M1_TD_c[2];


--N1L041 is cpu:inst|cpu_du:I3|Mux_174_rtl_61_rtl_528~0
--operation mode is normal

N1L041 = M1_TD_c[1] & (M1_TD_c[0] # N1L07) # !M1_TD_c[1] & !M1_TD_c[0] & N1L35;


--N1L141 is cpu:inst|cpu_du:I3|Mux_174_rtl_61_rtl_528~1
--operation mode is normal

N1L141 = N1L501 & (N1L041 # N1_acc_c[0][4] & M1_TD_c[0]) # !N1L501 & N1L041 & (N1_acc_c[0][4] # !M1_TD_c[0]);


--A1L322 is rtl~15277
--operation mode is normal

A1L322 = A1L79 # A1L58 # A1L802 & N1L141;


--A1L69 is rtl~2423
--operation mode is normal

A1L69 = A1L27 # A1L322 # N1L501 & A1L502;


--N1L11 is cpu:inst|cpu_du:I3|acc[0][4]~98
--operation mode is normal

N1L11 = N1L21 # N1L81 & A1L69 & !M1_TC_c[2];


--N1_acc_i[0][5] is cpu:inst|cpu_du:I3|acc_i[0][5]
--operation mode is normal

N1_acc_i[0][5]_lut_out = N1L31;
N1_acc_i[0][5] = DFFEA(N1_acc_i[0][5]_lut_out, UCLK, nRESET, , M1_int_start_c, , );


--N1L41 is cpu:inst|cpu_du:I3|acc[0][5]~4263
--operation mode is normal

N1L41 = N1L22 & (N1_acc_c[0][5] # N1L02 & N1_acc_i[0][5]) # !N1L22 & N1L02 & N1_acc_i[0][5];


--T2_q_a[5] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[5]
T2_q_a[5]_PORT_A_data_in = P1L15;
T2_q_a[5]_PORT_A_data_in_reg = DFFE(T2_q_a[5]_PORT_A_data_in, T2_q_a[5]_clock_0, , , T2_q_a[5]_clock_enable_0);
T2_q_a[5]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[5]_PORT_A_address_reg = DFFE(T2_q_a[5]_PORT_A_address, T2_q_a[5]_clock_0, , , T2_q_a[5]_clock_enable_0);
T2_q_a[5]_PORT_B_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[5]_PORT_A_write_enable = F1L1;
T2_q_a[5]_PORT_A_write_enable_reg = DFFE(T2_q_a[5]_PORT_A_write_enable, T2_q_a[5]_clock_0, , , T2_q_a[5]_clock_enable_0);
T2_q_a[5]_clock_0 = UCLK;
T2_q_a[5]_clock_enable_0 = VCC;
T2_q_a[5]_PORT_A_data_out = MEMORY(T2_q_a[5]_PORT_A_data_in_reg, , T2_q_a[5]_PORT_A_address_reg, T2_q_a[5]_PORT_B_address, T2_q_a[5]_PORT_A_write_enable_reg, , , , T2_q_a[5]_clock_0, , T2_q_a[5]_clock_enable_0, , , );
T2_q_a[5] = T2_q_a[5]_PORT_A_data_out[0];


--J1_rx_uart_fifo[5] is rx_uart:inst8|rx_uart_fifo[5]
--operation mode is normal

J1_rx_uart_fifo[5]_lut_out = !J1_rx_uart_reg[5];
J1_rx_uart_fifo[5] = DFFEA(J1_rx_uart_fifo[5]_lut_out, UCLK, nRESET, , J1L75, , );


--N1L901 is cpu:inst|cpu_du:I3|data_x[5]~227
--operation mode is normal

N1L901 = F1_mux_c[0] & T2_q_a[5] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[5] # !F1_mux_c[1] & J1_rx_uart_fifo[5]);


--N1L311 is cpu:inst|cpu_du:I3|data_x[5]~241
--operation mode is normal

N1L311 = N1L721 & N1L901 & F1_mux_c[2] & !P1L401;


--M1_data_is_c[5] is cpu:inst|cpu_cu:I2|data_is_c[5]
--operation mode is normal

M1_data_is_c[5]_lut_out = T1_q_a[9];
M1_data_is_c[5] = DFFEA(M1_data_is_c[5]_lut_out, UCLK, nRESET, , , , );


--N1L211 is cpu:inst|cpu_du:I3|data_x[5]~239
--operation mode is normal

N1L211 = M1_data_is_c[5] & M1_TC_c[1] & !M1_TC_c[2] & !M1_TC_c[0];


--P1_iinc_c[5] is cpu:inst|cpu_oa:I4|iinc_c[5]
--operation mode is normal

P1_iinc_c[5]_lut_out = M1L61 & (M1L31 & P1L87 # !M1L31 & P1_iinc_i[5]) # !M1L61 & P1L87;
P1_iinc_c[5] = DFFEA(P1_iinc_c[5]_lut_out, UCLK, nRESET, , , , );


--P1_ireg_c[5] is cpu:inst|cpu_oa:I4|ireg_c[5]
--operation mode is normal

P1_ireg_c[5]_lut_out = M1L61 & (M1L31 & P1L41 # !M1L31 & P1_ireg_i[5]) # !M1L61 & P1L41;
P1_ireg_c[5] = DFFEA(P1_ireg_c[5]_lut_out, UCLK, nRESET, , , , );


--N1L011 is cpu:inst|cpu_du:I3|data_x[5]~232
--operation mode is normal

N1L011 = P1_iinc_c[5] & (P1_ireg_c[5] # P1_reduce_nor_106) # !P1_iinc_c[5] & P1_ireg_c[5] & !P1_reduce_nor_106;


--N1L411 is cpu:inst|cpu_du:I3|data_x[5]~1745
--operation mode is normal

N1L411 = N1L211 # P1L401 & N1L721 & N1L011;


--K1L64 is inout4reg:inst10|reg_data_out_x[5]~61
--operation mode is normal

K1L64 = PORTB_IN[5] & Q1L11 & K1L5 & K1L4;


--K1_reg_data_out_c[5] is inout4reg:inst10|reg_data_out_c[5]
--operation mode is normal

K1_reg_data_out_c[5]_lut_out = K1L84;
K1_reg_data_out_c[5] = DFFEA(K1_reg_data_out_c[5]_lut_out, UCLK, nRESET, , , , );


--K1L74 is inout4reg:inst10|reg_data_out_x[5]~62
--operation mode is normal

K1L74 = K1_reg_data_out_c[5] & (!K1L4 # !K1L5 # !Q1L11);


--K1L84 is inout4reg:inst10|reg_data_out_x[5]~65
--operation mode is normal

K1L84 = K1L2 & (K1L64 # K1L74) # !K1L2 & PORTA_IN[5];


--F1L6 is ctrl8cpu:inst5|Mux_12_rtl_233~0
--operation mode is normal

F1L6 = F1_mux_c[0] & (F1_mux_c[1] # E1_int_pending_c[5]) # !F1_mux_c[0] & !F1_mux_c[1] & T2_q_a[5];


--D1_tmr_high[5] is timer:inst2|tmr_high[5]
--operation mode is normal

D1_tmr_high[5]_lut_out = D1_tmr_reset & (D1L02 # D1L1 & D1L6);
D1_tmr_high[5] = DFFEA(D1_tmr_high[5]_lut_out, UCLK, nRESET, , , , );


--F1L7 is ctrl8cpu:inst5|Mux_12_rtl_233~1
--operation mode is normal

F1L7 = F1L6 & (D1_tmr_high[5] # !F1_mux_c[1]) # !F1L6 & K1L84 & F1_mux_c[1];


--N1L111 is cpu:inst|cpu_du:I3|data_x[5]~237
--operation mode is normal

N1L111 = N1L311 # N1L411 # N1L621 & F1L7;


--A1L17 is rtl~1747
--operation mode is normal

A1L17 = A1L202 & M1_TD_c[0] & (N1L111 $ N1_acc_c[0][5]);


--A1L881 is rtl~3398
--operation mode is normal

A1L881 = M1_TD_c[2] & (N1_acc_c[0][5] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][4];


--A1L971 is rtl~3286
--operation mode is normal

A1L971 = M1_TD_c[1] & N1_acc_c[0][6] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][6] # !M1_TD_c[2] & N1_acc_c[0][5]);


--A1L59 is rtl~2409
--operation mode is normal

A1L59 = !N1L051 & (M1_TD_c[0] & A1L881 # !M1_TD_c[0] & A1L971);


--A1L48 is rtl~2280
--operation mode is normal

A1L48 = N1L051 & N1_acc_c[0][5] & !M1_TD_c[1] & !M1_TD_c[2];


--N1L831 is cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0
--operation mode is normal

N1L831 = M1_TD_c[1] & (M1_TD_c[0] # N1L27) # !M1_TD_c[1] & !M1_TD_c[0] & N1L55;


--N1L931 is cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1
--operation mode is normal

N1L931 = N1L111 & (N1L831 # N1_acc_c[0][5] & M1_TD_c[0]) # !N1L111 & N1L831 & (N1_acc_c[0][5] # !M1_TD_c[0]);


--A1L222 is rtl~15234
--operation mode is normal

A1L222 = A1L59 # A1L48 # A1L802 & N1L931;


--A1L49 is rtl~2408
--operation mode is normal

A1L49 = A1L17 # A1L222 # N1L111 & A1L502;


--N1L31 is cpu:inst|cpu_du:I3|acc[0][5]~88
--operation mode is normal

N1L31 = N1L41 # N1L81 & A1L49 & !M1_TC_c[2];


--P1L1 is cpu:inst|cpu_oa:I4|add_104_rtl_648~48
--operation mode is normal

P1L1 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[0] # !P1_reduce_nor_103 & P1L71) # !P1L201 & P1_ireg_c[0];


--P1_ireg_we_c is cpu:inst|cpu_oa:I4|ireg_we_c
--operation mode is normal

P1_ireg_we_c_lut_out = !P1_reduce_nor_106 & P1L101 & M1L23 & P1L201;
P1_ireg_we_c = DFFEA(P1_ireg_we_c_lut_out, UCLK, nRESET, , , , );


--P1L2 is cpu:inst|cpu_oa:I4|add_104_rtl_648~53
--operation mode is normal

P1L2 = P1_ireg_we_c & N1_acc_c[0][0] # !P1_ireg_we_c & P1L101 & P1L1;


--P1_ireg_i[0] is cpu:inst|cpu_oa:I4|ireg_i[0]
--operation mode is normal

P1_ireg_i[0]_lut_out = P1L2;
P1_ireg_i[0] = DFFEA(P1_ireg_i[0]_lut_out, UCLK, VCC, , P1L29, , );


--M1L61 is cpu:inst|cpu_cu:I2|int_stop_x~10
--operation mode is normal

M1L61 = M1L91 & M1L73 & M1L32 & !N1L921;


--P1L3 is cpu:inst|cpu_oa:I4|add_104_rtl_648~58
--operation mode is normal

P1L3 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[2] # !P1_reduce_nor_103 & P1L12) # !P1L201 & P1_ireg_c[2];


--P1L4 is cpu:inst|cpu_oa:I4|add_104_rtl_648~63
--operation mode is normal

P1L4 = P1_ireg_we_c & N1_acc_c[0][2] # !P1_ireg_we_c & P1L101 & P1L3;


--P1_ireg_i[2] is cpu:inst|cpu_oa:I4|ireg_i[2]
--operation mode is normal

P1_ireg_i[2]_lut_out = P1L4;
P1_ireg_i[2] = DFFEA(P1_ireg_i[2]_lut_out, UCLK, VCC, , P1L29, , );


--P1L5 is cpu:inst|cpu_oa:I4|add_104_rtl_648~68
--operation mode is normal

P1L5 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[4] # !P1_reduce_nor_103 & P1L52) # !P1L201 & P1_ireg_c[4];


--P1L6 is cpu:inst|cpu_oa:I4|add_104_rtl_648~73
--operation mode is normal

P1L6 = P1_ireg_we_c & N1_acc_c[0][4] # !P1_ireg_we_c & P1L101 & P1L5;


--P1_ireg_i[4] is cpu:inst|cpu_oa:I4|ireg_i[4]
--operation mode is normal

P1_ireg_i[4]_lut_out = P1L6;
P1_ireg_i[4] = DFFEA(P1_ireg_i[4]_lut_out, UCLK, VCC, , P1L29, , );


--P1L7 is cpu:inst|cpu_oa:I4|add_104_rtl_648~78
--operation mode is normal

P1L7 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[3] # !P1_reduce_nor_103 & P1L32) # !P1L201 & P1_ireg_c[3];


--P1L8 is cpu:inst|cpu_oa:I4|add_104_rtl_648~83
--operation mode is normal

P1L8 = P1_ireg_we_c & N1_acc_c[0][3] # !P1_ireg_we_c & P1L101 & P1L7;


--P1_ireg_i[3] is cpu:inst|cpu_oa:I4|ireg_i[3]
--operation mode is normal

P1_ireg_i[3]_lut_out = P1L8;
P1_ireg_i[3] = DFFEA(P1_ireg_i[3]_lut_out, UCLK, VCC, , P1L29, , );


--M1L23 is cpu:inst|cpu_cu:I2|ndwe_x~51
--operation mode is normal

M1L23 = M1L45 & M1L83 & M1L3 & M1L03;


--C1L9 is tx_uart:inst1|i~500
--operation mode is normal

C1L9 = Q1L31 & Q1L51 & !Q1L21 & !Q1L41;


--C1L1 is tx_uart:inst1|i~45
--operation mode is normal

C1L1 = !Q1L11 & nRESET & C1L9 & Q1_ndwe_c;


--C1L5 is tx_uart:inst1|i~182
--operation mode is normal

C1L5 = C1_tx_uart_busy & (C1L51 # C1L61 # C1_tx_s);


--C1L2 is tx_uart:inst1|i~114
--operation mode is normal

C1L2 = C1L81 & !C1_tx_s & C1_tx_uart_busy # !C1L81 & (C1_tx_s # C1_tx_uart_busy);


--C1L91 is tx_uart:inst1|tx_16_count[3]~3
--operation mode is normal

C1L91 = nRESET & !C1L51 & !C1L61;


--C1L3 is tx_uart:inst1|i~138
--operation mode is normal

C1L3 = nRESET & Q1L11 & C1L9 & Q1_ndwe_c;


--F1L1 is ctrl8cpu:inst5|i~45
--operation mode is normal

F1L1 = C1L7 & (P1L901 & !Q1_daddr_c[8] # !P1L901 & !P1L54);


--Q1_daddr_c[1] is cpu:inst|cpu_wd:I5|daddr_c[1]
--operation mode is normal

Q1_daddr_c[1]_lut_out = P1L101 & (T1_q_a[5] # P1L301 & P1_ireg_c[1]);
Q1_daddr_c[1] = DFFEA(Q1_daddr_c[1]_lut_out, UCLK, nRESET, , , , );


--P1L53 is cpu:inst|cpu_oa:I4|daddr_x[1]~45
--operation mode is normal

P1L53 = T1_q_a[5] # P1L201 & P1_ireg_c[1] & !P1_reduce_nor_103;


--Q1L61 is cpu:inst|cpu_wd:I5|i~27
--operation mode is normal

Q1L61 = P1L901 & Q1_daddr_c[1] # !P1L901 & P1L101 & P1L53;


--Q1_daddr_c[5] is cpu:inst|cpu_wd:I5|daddr_c[5]
--operation mode is normal

Q1_daddr_c[5]_lut_out = P1L101 & (T1_q_a[9] # P1L301 & P1_ireg_c[5]);
Q1_daddr_c[5] = DFFEA(Q1_daddr_c[5]_lut_out, UCLK, nRESET, , , , );


--P1L24 is cpu:inst|cpu_oa:I4|daddr_x[5]~52
--operation mode is normal

P1L24 = T1_q_a[9] # P1L201 & P1_ireg_c[5] & !P1_reduce_nor_103;


--Q1L71 is cpu:inst|cpu_wd:I5|i~30
--operation mode is normal

Q1L71 = P1L901 & Q1_daddr_c[5] # !P1L901 & P1L101 & P1L24;


--Q1_daddr_c[6] is cpu:inst|cpu_wd:I5|daddr_c[6]
--operation mode is normal

Q1_daddr_c[6]_lut_out = P1L101 & (T1_q_a[10] # P1L301 & P1_ireg_c[6]);
Q1_daddr_c[6] = DFFEA(Q1_daddr_c[6]_lut_out, UCLK, nRESET, , , , );


--P1L34 is cpu:inst|cpu_oa:I4|daddr_x[6]~59
--operation mode is normal

P1L34 = T1_q_a[10] # P1L201 & P1_ireg_c[6] & !P1_reduce_nor_103;


--Q1L81 is cpu:inst|cpu_wd:I5|i~33
--operation mode is normal

Q1L81 = P1L901 & Q1_daddr_c[6] # !P1L901 & P1L101 & P1L34;


--Q1_daddr_c[7] is cpu:inst|cpu_wd:I5|daddr_c[7]
--operation mode is normal

Q1_daddr_c[7]_lut_out = P1L101 & (T1_q_a[11] # P1L301 & P1_ireg_c[7]);
Q1_daddr_c[7] = DFFEA(Q1_daddr_c[7]_lut_out, UCLK, nRESET, , , , );


--P1L44 is cpu:inst|cpu_oa:I4|daddr_x[7]~66
--operation mode is normal

P1L44 = T1_q_a[11] # P1L201 & P1_ireg_c[7] & !P1_reduce_nor_103;


--Q1L91 is cpu:inst|cpu_wd:I5|i~36
--operation mode is normal

Q1L91 = P1L901 & Q1_daddr_c[7] # !P1L901 & P1L101 & P1L44;


--J1_rx_uart_reg[7] is rx_uart:inst8|rx_uart_reg[7]
--operation mode is normal

J1_rx_uart_reg[7]_lut_out = !RXD;
J1_rx_uart_reg[7] = DFFEA(J1_rx_uart_reg[7]_lut_out, UCLK, nRESET, , J1L97, , );


--J1_rx_s[1] is rx_uart:inst8|rx_s[1]
--operation mode is normal

J1_rx_s[1]_lut_out = J1_rx_s[0] & !J1_rx_s[1] & A1L012 # !J1_rx_s[0] & J1_rx_s[1] & J1_reduce_nor_68;
J1_rx_s[1] = DFFEA(J1_rx_s[1]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_s[0] is rx_uart:inst8|rx_s[0]
--operation mode is normal

J1_rx_s[0]_lut_out = !J1_rx_s[1] & (A1L581 # J1_rx_s[0] & !A1L012);
J1_rx_s[0] = DFFEA(J1_rx_s[0]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_8_count[0] is rx_uart:inst8|rx_8_count[0]
--operation mode is normal

J1_rx_8_count[0]_lut_out = J1_rx_8_count[0] & !J1_rx_s[1] # !J1_rx_8_count[0] & !J1_rx_s[0] & J1_rx_s[1];
J1_rx_8_count[0] = DFFEA(J1_rx_8_count[0]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_uart_reg[8] is rx_uart:inst8|rx_uart_reg[8]
--operation mode is normal

J1_rx_uart_reg[8]_lut_out = !RXD;
J1_rx_uart_reg[8] = DFFEA(J1_rx_uart_reg[8]_lut_out, UCLK, nRESET, , J1L18, , );


--J1L55 is rx_uart:inst8|rx_uart_fifo[7]~29
--operation mode is normal

J1L55 = J1_rx_s[1] & !J1_rx_s[0] & !J1_rx_8_count[0] & !J1_rx_uart_reg[8];


--J1_rx_8_count[1] is rx_uart:inst8|rx_8_count[1]
--operation mode is normal

J1_rx_8_count[1]_lut_out = J1_rx_s[1] & !J1_rx_s[0] & (J1_rx_8_count[1] $ J1_rx_8_count[0]) # !J1_rx_s[1] & J1_rx_8_count[1];
J1_rx_8_count[1] = DFFEA(J1_rx_8_count[1]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_8_count[2] is rx_uart:inst8|rx_8_count[2]
--operation mode is normal

J1_rx_8_count[2]_lut_out = J1_rx_s[1] & !J1_rx_s[0] & (J1_rx_8_count[2] $ J1L6) # !J1_rx_s[1] & J1_rx_8_count[2];
J1_rx_8_count[2] = DFFEA(J1_rx_8_count[2]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1L65 is rx_uart:inst8|rx_uart_fifo[7]~32
--operation mode is normal

J1L65 = !J1_rx_8_count[1] & !J1_rx_8_count[2];


--J1L81 is rx_uart:inst8|reduce_nor_7~23
--operation mode is normal

J1L81 = S9_safe_q[4] # S9_safe_q[5] # S9_safe_q[6] # S9_safe_q[7];


--J1L91 is rx_uart:inst8|reduce_nor_7~28
--operation mode is normal

J1L91 = S9_safe_q[0] # S9_safe_q[1] # S9_safe_q[2] # S9_safe_q[3];


--J1L75 is rx_uart:inst8|rx_uart_fifo[7]~37
--operation mode is normal

J1L75 = J1L55 & J1L65 & !J1L81 & !J1L91;


--P1_iinc_we_c is cpu:inst|cpu_oa:I4|iinc_we_c
--operation mode is normal

P1_iinc_we_c_lut_out = !P1L311 & P1L101 & M1L23 & P1L201;
P1_iinc_we_c = DFFEA(P1_iinc_we_c_lut_out, UCLK, nRESET, , , , );


--P1L08 is cpu:inst|cpu_oa:I4|iinc_x[7]~2
--operation mode is normal

P1L08 = P1_iinc_we_c & N1_acc_c[0][7] # !P1_iinc_we_c & P1L101 & P1_iinc_c[7];


--P1_iinc_i[7] is cpu:inst|cpu_oa:I4|iinc_i[7]
--operation mode is normal

P1_iinc_i[7]_lut_out = P1L08;
P1_iinc_i[7] = DFFEA(P1_iinc_i[7]_lut_out, UCLK, VCC, , P1L29, , );


--P1L9 is cpu:inst|cpu_oa:I4|add_104_rtl_648~88
--operation mode is normal

P1L9 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[7] # !P1_reduce_nor_103 & P1L13) # !P1L201 & P1_ireg_c[7];


--P1L01 is cpu:inst|cpu_oa:I4|add_104_rtl_648~93
--operation mode is normal

P1L01 = P1_ireg_we_c & N1_acc_c[0][7] # !P1_ireg_we_c & P1L101 & P1L9;


--P1_ireg_i[7] is cpu:inst|cpu_oa:I4|ireg_i[7]
--operation mode is normal

P1_ireg_i[7]_lut_out = P1L01;
P1_ireg_i[7] = DFFEA(P1_ireg_i[7]_lut_out, UCLK, VCC, , P1L29, , );


--E1_int_masked[7] is interrupt:inst3|int_masked[7]
--operation mode is normal

E1_int_masked[7]_lut_out = D1_tmr_int_x & E1_int_mask_c[7];
E1_int_masked[7] = DFFEA(E1_int_masked[7]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[7] is interrupt:inst3|int_masked_c[7]
--operation mode is normal

E1_int_masked_c[7]_lut_out = E1_int_masked[7];
E1_int_masked_c[7] = DFFEA(E1_int_masked_c[7]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[7] is interrupt:inst3|int_clr_c[7]
--operation mode is normal

E1_int_clr_c[7]_lut_out = P1L35;
E1_int_clr_c[7] = DFFEA(E1_int_clr_c[7]_lut_out, UCLK, nRESET, , E1L74, , );


--D1_tmr_reset is timer:inst2|tmr_reset
--operation mode is normal

D1_tmr_reset_lut_out = !P1L74;
D1_tmr_reset = DFFEA(D1_tmr_reset_lut_out, UCLK, nRESET, , D1L94, , );


--D1_tmr_enable is timer:inst2|tmr_enable
--operation mode is normal

D1_tmr_enable_lut_out = P1L64;
D1_tmr_enable = DFFEA(D1_tmr_enable_lut_out, UCLK, nRESET, , D1L94, , );


--D1L55 is timer:inst2|reduce_nor_58~30
--operation mode is normal

D1L55 = S8_safe_q[4] # S8_safe_q[5] # S8_safe_q[6] # S8_safe_q[7];


--D1L65 is timer:inst2|reduce_nor_58~35
--operation mode is normal

D1L65 = S8_safe_q[0] # S8_safe_q[1] # S8_safe_q[2] # S8_safe_q[3];


--D1L25 is timer:inst2|i~327
--operation mode is normal

D1L25 = D1_tmr_high[4] # D1_tmr_high[5] # D1_tmr_high[6] # D1_tmr_high[7];


--D1L35 is timer:inst2|i~332
--operation mode is normal

D1L35 = D1_tmr_high[0] # D1_tmr_high[1] # D1_tmr_high[2] # D1_tmr_high[3];


--D1L45 is timer:inst2|i~345
--operation mode is normal

D1L45 = D1L55 # D1L65 # D1L25 # D1L35;


--D1L3 is timer:inst2|add_47_rtl_1_rtl_652~249
--operation mode is normal

D1L3 = D1L45 & D1L04 & !D1L55 & !D1L65;


--D1_tmr_count[7] is timer:inst2|tmr_count[7]
--operation mode is normal

D1_tmr_count[7]_lut_out = P1L35;
D1_tmr_count[7] = DFFEA(D1_tmr_count[7]_lut_out, UCLK, VCC, , D1L66, , );


--D1L81 is timer:inst2|add_47_rtl_1_rtl_652~386
--operation mode is normal

D1L81 = D1_tmr_enable & (D1L3 # D1_tmr_count[7] & !D1L45);


--D1L1 is timer:inst2|add_47_rtl_1_rtl_652~152
--operation mode is normal

D1L1 = D1L55 # D1L65 # !D1_tmr_enable;


--D1L15 is timer:inst2|i~301
--operation mode is normal

D1L15 = Q1L21 & Q1L41 & D1L05 & !Q1L31;


--D1L2 is timer:inst2|add_47_rtl_1_rtl_652~240
--operation mode is normal

D1L2 = D1L15 & (Q1L11 & D1_tmr_high[7] # !Q1L11 & P1L35) # !D1L15 & D1_tmr_high[7];


--E1_int_masked[4] is interrupt:inst3|int_masked[4]
--operation mode is normal

E1_int_masked[4]_lut_out = J1_rx_uart_ovr_d & E1_int_mask_c[4] & !J1_rx_uart_full_c;
E1_int_masked[4] = DFFEA(E1_int_masked[4]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[4] is interrupt:inst3|int_masked_c[4]
--operation mode is normal

E1_int_masked_c[4]_lut_out = E1_int_masked[4];
E1_int_masked_c[4] = DFFEA(E1_int_masked_c[4]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[4] is interrupt:inst3|int_clr_c[4]
--operation mode is normal

E1_int_clr_c[4]_lut_out = P1L05;
E1_int_clr_c[4] = DFFEA(E1_int_clr_c[4]_lut_out, UCLK, nRESET, , E1L74, , );


--E1_int_masked[5] is interrupt:inst3|int_masked[5]
--operation mode is normal

E1_int_masked[5]_lut_out = J1_rx_uart_full_d & E1_int_mask_c[5] & !J1_rx_uart_full_c;
E1_int_masked[5] = DFFEA(E1_int_masked[5]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[5] is interrupt:inst3|int_masked_c[5]
--operation mode is normal

E1_int_masked_c[5]_lut_out = E1_int_masked[5];
E1_int_masked_c[5] = DFFEA(E1_int_masked_c[5]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[5] is interrupt:inst3|int_clr_c[5]
--operation mode is normal

E1_int_clr_c[5]_lut_out = P1L15;
E1_int_clr_c[5] = DFFEA(E1_int_clr_c[5]_lut_out, UCLK, nRESET, , E1L74, , );


--E1_int_masked[6] is interrupt:inst3|int_masked[6]
--operation mode is normal

E1_int_masked[6]_lut_out = E1_int_mask_c[6] & !C1_tx_uart_busy;
E1_int_masked[6] = DFFEA(E1_int_masked[6]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[6] is interrupt:inst3|int_masked_c[6]
--operation mode is normal

E1_int_masked_c[6]_lut_out = E1_int_masked[6];
E1_int_masked_c[6] = DFFEA(E1_int_masked_c[6]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[6] is interrupt:inst3|int_clr_c[6]
--operation mode is normal

E1_int_clr_c[6]_lut_out = P1L25;
E1_int_clr_c[6] = DFFEA(E1_int_clr_c[6]_lut_out, UCLK, nRESET, , E1L74, , );


--E1_int_masked[0] is interrupt:inst3|int_masked[0]
--operation mode is normal

E1_int_masked[0]_lut_out = IN_INT[0] & E1_int_mask_c[0];
E1_int_masked[0] = DFFEA(E1_int_masked[0]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[0] is interrupt:inst3|int_masked_c[0]
--operation mode is normal

E1_int_masked_c[0]_lut_out = E1_int_masked[0];
E1_int_masked_c[0] = DFFEA(E1_int_masked_c[0]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[0] is interrupt:inst3|int_clr_c[0]
--operation mode is normal

E1_int_clr_c[0]_lut_out = P1L64;
E1_int_clr_c[0] = DFFEA(E1_int_clr_c[0]_lut_out, UCLK, nRESET, , E1L74, , );


--E1_int_masked[1] is interrupt:inst3|int_masked[1]
--operation mode is normal

E1_int_masked[1]_lut_out = IN_INT[1] & E1_int_mask_c[1];
E1_int_masked[1] = DFFEA(E1_int_masked[1]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[1] is interrupt:inst3|int_masked_c[1]
--operation mode is normal

E1_int_masked_c[1]_lut_out = E1_int_masked[1];
E1_int_masked_c[1] = DFFEA(E1_int_masked_c[1]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[1] is interrupt:inst3|int_clr_c[1]
--operation mode is normal

E1_int_clr_c[1]_lut_out = P1L74;
E1_int_clr_c[1] = DFFEA(E1_int_clr_c[1]_lut_out, UCLK, nRESET, , E1L74, , );


--E1_int_masked[2] is interrupt:inst3|int_masked[2]
--operation mode is normal

E1_int_masked[2]_lut_out = IN_INT[2] & E1_int_mask_c[2];
E1_int_masked[2] = DFFEA(E1_int_masked[2]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[2] is interrupt:inst3|int_masked_c[2]
--operation mode is normal

E1_int_masked_c[2]_lut_out = E1_int_masked[2];
E1_int_masked_c[2] = DFFEA(E1_int_masked_c[2]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[2] is interrupt:inst3|int_clr_c[2]
--operation mode is normal

E1_int_clr_c[2]_lut_out = P1L84;
E1_int_clr_c[2] = DFFEA(E1_int_clr_c[2]_lut_out, UCLK, nRESET, , E1L74, , );


--E1_int_masked[3] is interrupt:inst3|int_masked[3]
--operation mode is normal

E1_int_masked[3]_lut_out = IN_INT[3] & E1_int_mask_c[3];
E1_int_masked[3] = DFFEA(E1_int_masked[3]_lut_out, UCLK, nRESET, , , , );


--E1_int_masked_c[3] is interrupt:inst3|int_masked_c[3]
--operation mode is normal

E1_int_masked_c[3]_lut_out = E1_int_masked[3];
E1_int_masked_c[3] = DFFEA(E1_int_masked_c[3]_lut_out, UCLK, nRESET, , , , );


--E1_int_clr_c[3] is interrupt:inst3|int_clr_c[3]
--operation mode is normal

E1_int_clr_c[3]_lut_out = P1L94;
E1_int_clr_c[3] = DFFEA(E1_int_clr_c[3]_lut_out, UCLK, nRESET, , E1L74, , );


--L1L19 is cpu:inst|cpu_iu:I1|Mux_277_rtl_198~0
--operation mode is normal

L1L19 = M1L33 & (M1L63 # L1_pc[0]) # !M1L33 & !M1L63 & L1L1;


--L1_stack_addrs_c[1][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][0]
--operation mode is normal

L1_stack_addrs_c[1][0]_lut_out = A1L511 & (L1_stack_addrs_c[0][0] # M1L14 $ !L1L27) # !A1L511 & L1_stack_addrs_c[0][0] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][0] = DFFEA(L1_stack_addrs_c[1][0]_lut_out, UCLK, VCC, , L1L07, , );


--L1L29 is cpu:inst|cpu_iu:I1|Mux_277_rtl_198~1
--operation mode is normal

L1L29 = L1L19 & (L1_stack_addrs_c[1][0] # !M1L63) # !L1L19 & A1L34 & M1L63;


--A1L501 is rtl~2489
--operation mode is normal

A1L501 = M1L63 & (M1L33 & L1L1 # !M1L33 & L1_stack_addrs_c[0][0]) # !M1L63 & L1_stack_addrs_c[0][0];


--L1L07 is cpu:inst|cpu_iu:I1|i~2
--operation mode is normal

L1L07 = nRESET & S1_safe_q[1];


--L1L17 is cpu:inst|cpu_iu:I1|LessThan_7~5
--operation mode is normal

L1L17 = !S1_safe_q[1] # !S1_safe_q[0];


--L1L98 is cpu:inst|cpu_iu:I1|Mux_276_rtl_201~0
--operation mode is normal

L1L98 = M1L63 & (M1L33 # A1L44) # !M1L63 & !M1L33 & L1L3;


--L1_stack_addrs_c[1][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][1]
--operation mode is normal

L1_stack_addrs_c[1][1]_lut_out = A1L611 & (L1_stack_addrs_c[0][1] # M1L14 $ !L1L27) # !A1L611 & L1_stack_addrs_c[0][1] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][1] = DFFEA(L1_stack_addrs_c[1][1]_lut_out, UCLK, VCC, , L1L07, , );


--L1L09 is cpu:inst|cpu_iu:I1|Mux_276_rtl_201~1
--operation mode is normal

L1L09 = L1L98 & (L1_stack_addrs_c[1][1] # !M1L33) # !L1L98 & L1_pc[1] & M1L33;


--A1L601 is rtl~2499
--operation mode is normal

A1L601 = M1L63 & (M1L33 & L1L3 # !M1L33 & L1_stack_addrs_c[0][1]) # !M1L63 & L1_stack_addrs_c[0][1];


--L1L78 is cpu:inst|cpu_iu:I1|Mux_275_rtl_204~0
--operation mode is normal

L1L78 = M1L33 & (M1L63 # L1_pc[2]) # !M1L33 & !M1L63 & L1L5;


--L1_stack_addrs_c[1][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][2]
--operation mode is normal

L1_stack_addrs_c[1][2]_lut_out = A1L711 & (L1_stack_addrs_c[0][2] # M1L14 $ !L1L27) # !A1L711 & L1_stack_addrs_c[0][2] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][2] = DFFEA(L1_stack_addrs_c[1][2]_lut_out, UCLK, VCC, , L1L07, , );


--L1L88 is cpu:inst|cpu_iu:I1|Mux_275_rtl_204~1
--operation mode is normal

L1L88 = L1L78 & (L1_stack_addrs_c[1][2] # !M1L63) # !L1L78 & A1L54 & M1L63;


--A1L701 is rtl~2509
--operation mode is normal

A1L701 = M1L63 & (M1L33 & L1L5 # !M1L33 & L1_stack_addrs_c[0][2]) # !M1L63 & L1_stack_addrs_c[0][2];


--L1L58 is cpu:inst|cpu_iu:I1|Mux_274_rtl_207~0
--operation mode is normal

L1L58 = M1L63 & (M1L33 # A1L64) # !M1L63 & !M1L33 & L1L7;


--L1_stack_addrs_c[1][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][3]
--operation mode is normal

L1_stack_addrs_c[1][3]_lut_out = A1L811 & (L1_stack_addrs_c[0][3] # M1L14 $ !L1L27) # !A1L811 & L1_stack_addrs_c[0][3] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][3] = DFFEA(L1_stack_addrs_c[1][3]_lut_out, UCLK, VCC, , L1L07, , );


--L1L68 is cpu:inst|cpu_iu:I1|Mux_274_rtl_207~1
--operation mode is normal

L1L68 = L1L58 & (L1_stack_addrs_c[1][3] # !M1L33) # !L1L58 & L1_pc[3] & M1L33;


--A1L801 is rtl~2519
--operation mode is normal

A1L801 = M1L63 & (M1L33 & L1L7 # !M1L33 & L1_stack_addrs_c[0][3]) # !M1L63 & L1_stack_addrs_c[0][3];


--L1L38 is cpu:inst|cpu_iu:I1|Mux_273_rtl_210~0
--operation mode is normal

L1L38 = M1L33 & (M1L63 # L1_pc[4]) # !M1L33 & !M1L63 & L1L9;


--L1_stack_addrs_c[1][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][4]
--operation mode is normal

L1_stack_addrs_c[1][4]_lut_out = A1L911 & (L1_stack_addrs_c[0][4] # M1L14 $ !L1L27) # !A1L911 & L1_stack_addrs_c[0][4] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][4] = DFFEA(L1_stack_addrs_c[1][4]_lut_out, UCLK, VCC, , L1L07, , );


--L1L48 is cpu:inst|cpu_iu:I1|Mux_273_rtl_210~1
--operation mode is normal

L1L48 = L1L38 & (L1_stack_addrs_c[1][4] # !M1L63) # !L1L38 & A1L74 & M1L63;


--A1L901 is rtl~2529
--operation mode is normal

A1L901 = M1L63 & (M1L33 & L1L9 # !M1L33 & L1_stack_addrs_c[0][4]) # !M1L63 & L1_stack_addrs_c[0][4];


--L1L18 is cpu:inst|cpu_iu:I1|Mux_272_rtl_213~0
--operation mode is normal

L1L18 = M1L63 & (M1L33 # A1L84) # !M1L63 & !M1L33 & L1L11;


--L1_stack_addrs_c[1][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][5]
--operation mode is normal

L1_stack_addrs_c[1][5]_lut_out = A1L021 & (L1_stack_addrs_c[0][5] # M1L14 $ !L1L27) # !A1L021 & L1_stack_addrs_c[0][5] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][5] = DFFEA(L1_stack_addrs_c[1][5]_lut_out, UCLK, VCC, , L1L07, , );


--L1L28 is cpu:inst|cpu_iu:I1|Mux_272_rtl_213~1
--operation mode is normal

L1L28 = L1L18 & (L1_stack_addrs_c[1][5] # !M1L33) # !L1L18 & L1_pc[5] & M1L33;


--A1L011 is rtl~2539
--operation mode is normal

A1L011 = M1L63 & (M1L33 & L1L11 # !M1L33 & L1_stack_addrs_c[0][5]) # !M1L63 & L1_stack_addrs_c[0][5];


--L1L97 is cpu:inst|cpu_iu:I1|Mux_271_rtl_216~0
--operation mode is normal

L1L97 = M1L33 & (M1L63 # L1_pc[6]) # !M1L33 & !M1L63 & L1L31;


--L1_stack_addrs_c[1][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][6]
--operation mode is normal

L1_stack_addrs_c[1][6]_lut_out = A1L121 & (L1_stack_addrs_c[0][6] # M1L14 $ !L1L27) # !A1L121 & L1_stack_addrs_c[0][6] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][6] = DFFEA(L1_stack_addrs_c[1][6]_lut_out, UCLK, VCC, , L1L07, , );


--L1L08 is cpu:inst|cpu_iu:I1|Mux_271_rtl_216~1
--operation mode is normal

L1L08 = L1L97 & (L1_stack_addrs_c[1][6] # !M1L63) # !L1L97 & A1L94 & M1L63;


--A1L111 is rtl~2549
--operation mode is normal

A1L111 = M1L63 & (M1L33 & L1L31 # !M1L33 & L1_stack_addrs_c[0][6]) # !M1L63 & L1_stack_addrs_c[0][6];


--L1L77 is cpu:inst|cpu_iu:I1|Mux_270_rtl_219~0
--operation mode is normal

L1L77 = M1L63 & (M1L33 # A1L05) # !M1L63 & !M1L33 & L1L51;


--L1_stack_addrs_c[1][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][7]
--operation mode is normal

L1_stack_addrs_c[1][7]_lut_out = A1L221 & (L1_stack_addrs_c[0][7] # M1L14 $ !L1L27) # !A1L221 & L1_stack_addrs_c[0][7] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][7] = DFFEA(L1_stack_addrs_c[1][7]_lut_out, UCLK, VCC, , L1L07, , );


--L1L87 is cpu:inst|cpu_iu:I1|Mux_270_rtl_219~1
--operation mode is normal

L1L87 = L1L77 & (L1_stack_addrs_c[1][7] # !M1L33) # !L1L77 & L1_pc[7] & M1L33;


--A1L211 is rtl~2559
--operation mode is normal

A1L211 = M1L63 & (M1L33 & L1L51 # !M1L33 & L1_stack_addrs_c[0][7]) # !M1L63 & L1_stack_addrs_c[0][7];


--L1L57 is cpu:inst|cpu_iu:I1|Mux_269_rtl_222~0
--operation mode is normal

L1L57 = M1L33 & (M1L63 # L1_pc[8]) # !M1L33 & !M1L63 & L1L71;


--L1_stack_addrs_c[1][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][8]
--operation mode is normal

L1_stack_addrs_c[1][8]_lut_out = A1L321 & (L1_stack_addrs_c[0][8] # M1L14 $ !L1L27) # !A1L321 & L1_stack_addrs_c[0][8] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][8] = DFFEA(L1_stack_addrs_c[1][8]_lut_out, UCLK, VCC, , L1L07, , );


--L1L67 is cpu:inst|cpu_iu:I1|Mux_269_rtl_222~1
--operation mode is normal

L1L67 = L1L57 & (L1_stack_addrs_c[1][8] # !M1L63) # !L1L57 & A1L15 & M1L63;


--A1L311 is rtl~2569
--operation mode is normal

A1L311 = M1L63 & (M1L33 & L1L71 # !M1L33 & L1_stack_addrs_c[0][8]) # !M1L63 & L1_stack_addrs_c[0][8];


--L1L37 is cpu:inst|cpu_iu:I1|Mux_268_rtl_225~0
--operation mode is normal

L1L37 = M1L63 & (M1L33 # A1L25) # !M1L63 & !M1L33 & L1L91;


--L1_stack_addrs_c[1][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][9]
--operation mode is normal

L1_stack_addrs_c[1][9]_lut_out = A1L421 & (L1_stack_addrs_c[0][9] # M1L14 $ !L1L27) # !A1L421 & L1_stack_addrs_c[0][9] & (M1L14 $ L1L27);
L1_stack_addrs_c[1][9] = DFFEA(L1_stack_addrs_c[1][9]_lut_out, UCLK, VCC, , L1L07, , );


--L1L47 is cpu:inst|cpu_iu:I1|Mux_268_rtl_225~1
--operation mode is normal

L1L47 = L1L37 & (L1_stack_addrs_c[1][9] # !M1L33) # !L1L37 & L1_pc[9] & M1L33;


--A1L411 is rtl~2579
--operation mode is normal

A1L411 = M1L63 & (M1L33 & L1L91 # !M1L33 & L1_stack_addrs_c[0][9]) # !M1L63 & L1_stack_addrs_c[0][9];


--J1_rx_uart_reg[6] is rx_uart:inst8|rx_uart_reg[6]
--operation mode is normal

J1_rx_uart_reg[6]_lut_out = !RXD;
J1_rx_uart_reg[6] = DFFEA(J1_rx_uart_reg[6]_lut_out, UCLK, nRESET, , J1L77, , );


--P1L97 is cpu:inst|cpu_oa:I4|iinc_x[6]~5
--operation mode is normal

P1L97 = P1_iinc_we_c & N1_acc_c[0][6] # !P1_iinc_we_c & P1L101 & P1_iinc_c[6];


--P1_iinc_i[6] is cpu:inst|cpu_oa:I4|iinc_i[6]
--operation mode is normal

P1_iinc_i[6]_lut_out = P1L97;
P1_iinc_i[6] = DFFEA(P1_iinc_i[6]_lut_out, UCLK, VCC, , P1L29, , );


--P1L11 is cpu:inst|cpu_oa:I4|add_104_rtl_648~98
--operation mode is normal

P1L11 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[6] # !P1_reduce_nor_103 & P1L92) # !P1L201 & P1_ireg_c[6];


--P1L21 is cpu:inst|cpu_oa:I4|add_104_rtl_648~103
--operation mode is normal

P1L21 = P1_ireg_we_c & N1_acc_c[0][6] # !P1_ireg_we_c & P1L101 & P1L11;


--P1_ireg_i[6] is cpu:inst|cpu_oa:I4|ireg_i[6]
--operation mode is normal

P1_ireg_i[6]_lut_out = P1L21;
P1_ireg_i[6] = DFFEA(P1_ireg_i[6]_lut_out, UCLK, VCC, , P1L29, , );


--D1L5 is timer:inst2|add_47_rtl_1_rtl_652~267
--operation mode is normal

D1L5 = D1L45 & D1L83 & !D1L55 & !D1L65;


--D1_tmr_count[6] is timer:inst2|tmr_count[6]
--operation mode is normal

D1_tmr_count[6]_lut_out = P1L25;
D1_tmr_count[6] = DFFEA(D1_tmr_count[6]_lut_out, UCLK, VCC, , D1L66, , );


--D1L91 is timer:inst2|add_47_rtl_1_rtl_652~393
--operation mode is normal

D1L91 = D1_tmr_enable & (D1L5 # D1_tmr_count[6] & !D1L45);


--D1L4 is timer:inst2|add_47_rtl_1_rtl_652~258
--operation mode is normal

D1L4 = D1L15 & (Q1L11 & D1_tmr_high[6] # !Q1L11 & P1L25) # !D1L15 & D1_tmr_high[6];


--J1_rx_uart_reg[0] is rx_uart:inst8|rx_uart_reg[0]
--operation mode is normal

J1_rx_uart_reg[0]_lut_out = !RXD;
J1_rx_uart_reg[0] = DFFEA(J1_rx_uart_reg[0]_lut_out, UCLK, nRESET, , J1L56, , );


--P1L37 is cpu:inst|cpu_oa:I4|iinc_x[0]~23
--operation mode is normal

P1L37 = P1_iinc_we_c & N1_acc_c[0][0] # !P1_iinc_we_c & P1L101 & P1_iinc_c[0];


--P1_iinc_i[0] is cpu:inst|cpu_oa:I4|iinc_i[0]
--operation mode is normal

P1_iinc_i[0]_lut_out = P1L37;
P1_iinc_i[0] = DFFEA(P1_iinc_i[0]_lut_out, UCLK, VCC, , P1L29, , );


--D1L71 is timer:inst2|add_47_rtl_1_rtl_652~375
--operation mode is normal

D1L71 = D1L45 & D1L62 & !D1L55 & !D1L65;


--D1_tmr_count[0] is timer:inst2|tmr_count[0]
--operation mode is normal

D1_tmr_count[0]_lut_out = P1L64;
D1_tmr_count[0] = DFFEA(D1_tmr_count[0]_lut_out, UCLK, VCC, , D1L66, , );


--D1L52 is timer:inst2|add_47_rtl_1_rtl_652~435
--operation mode is normal

D1L52 = D1_tmr_enable & (D1L71 # D1_tmr_count[0] & !D1L45);


--D1L61 is timer:inst2|add_47_rtl_1_rtl_652~366
--operation mode is normal

D1L61 = D1L15 & (Q1L11 & D1_tmr_high[0] # !Q1L11 & P1L64) # !D1L15 & D1_tmr_high[0];


--J1_rx_uart_reg[1] is rx_uart:inst8|rx_uart_reg[1]
--operation mode is normal

J1_rx_uart_reg[1]_lut_out = !RXD;
J1_rx_uart_reg[1] = DFFEA(J1_rx_uart_reg[1]_lut_out, UCLK, nRESET, , J1L76, , );


--P1L47 is cpu:inst|cpu_oa:I4|iinc_x[1]~20
--operation mode is normal

P1L47 = P1_iinc_we_c & N1_acc_c[0][1] # !P1_iinc_we_c & P1L101 & P1_iinc_c[1];


--P1_iinc_i[1] is cpu:inst|cpu_oa:I4|iinc_i[1]
--operation mode is normal

P1_iinc_i[1]_lut_out = P1L47;
P1_iinc_i[1] = DFFEA(P1_iinc_i[1]_lut_out, UCLK, VCC, , P1L29, , );


--P1L51 is cpu:inst|cpu_oa:I4|add_104_rtl_648~118
--operation mode is normal

P1L51 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[1] # !P1_reduce_nor_103 & P1L91) # !P1L201 & P1_ireg_c[1];


--P1L61 is cpu:inst|cpu_oa:I4|add_104_rtl_648~123
--operation mode is normal

P1L61 = P1_ireg_we_c & N1_acc_c[0][1] # !P1_ireg_we_c & P1L101 & P1L51;


--P1_ireg_i[1] is cpu:inst|cpu_oa:I4|ireg_i[1]
--operation mode is normal

P1_ireg_i[1]_lut_out = P1L61;
P1_ireg_i[1] = DFFEA(P1_ireg_i[1]_lut_out, UCLK, VCC, , P1L29, , );


--D1L51 is timer:inst2|add_47_rtl_1_rtl_652~357
--operation mode is normal

D1L51 = D1L45 & D1L82 & !D1L55 & !D1L65;


--D1_tmr_count[1] is timer:inst2|tmr_count[1]
--operation mode is normal

D1_tmr_count[1]_lut_out = P1L74;
D1_tmr_count[1] = DFFEA(D1_tmr_count[1]_lut_out, UCLK, VCC, , D1L66, , );


--D1L42 is timer:inst2|add_47_rtl_1_rtl_652~428
--operation mode is normal

D1L42 = D1_tmr_enable & (D1L51 # D1_tmr_count[1] & !D1L45);


--D1L41 is timer:inst2|add_47_rtl_1_rtl_652~348
--operation mode is normal

D1L41 = D1L15 & (Q1L11 & D1_tmr_high[1] # !Q1L11 & P1L74) # !D1L15 & D1_tmr_high[1];


--J1_rx_uart_reg[2] is rx_uart:inst8|rx_uart_reg[2]
--operation mode is normal

J1_rx_uart_reg[2]_lut_out = !RXD;
J1_rx_uart_reg[2] = DFFEA(J1_rx_uart_reg[2]_lut_out, UCLK, nRESET, , J1L96, , );


--P1L57 is cpu:inst|cpu_oa:I4|iinc_x[2]~17
--operation mode is normal

P1L57 = P1_iinc_we_c & N1_acc_c[0][2] # !P1_iinc_we_c & P1L101 & P1_iinc_c[2];


--P1_iinc_i[2] is cpu:inst|cpu_oa:I4|iinc_i[2]
--operation mode is normal

P1_iinc_i[2]_lut_out = P1L57;
P1_iinc_i[2] = DFFEA(P1_iinc_i[2]_lut_out, UCLK, VCC, , P1L29, , );


--D1L31 is timer:inst2|add_47_rtl_1_rtl_652~339
--operation mode is normal

D1L31 = D1L45 & D1L03 & !D1L55 & !D1L65;


--D1_tmr_count[2] is timer:inst2|tmr_count[2]
--operation mode is normal

D1_tmr_count[2]_lut_out = P1L84;
D1_tmr_count[2] = DFFEA(D1_tmr_count[2]_lut_out, UCLK, VCC, , D1L66, , );


--D1L32 is timer:inst2|add_47_rtl_1_rtl_652~421
--operation mode is normal

D1L32 = D1_tmr_enable & (D1L31 # D1_tmr_count[2] & !D1L45);


--D1L21 is timer:inst2|add_47_rtl_1_rtl_652~330
--operation mode is normal

D1L21 = D1L15 & (Q1L11 & D1_tmr_high[2] # !Q1L11 & P1L84) # !D1L15 & D1_tmr_high[2];


--J1_rx_uart_reg[3] is rx_uart:inst8|rx_uart_reg[3]
--operation mode is normal

J1_rx_uart_reg[3]_lut_out = !RXD;
J1_rx_uart_reg[3] = DFFEA(J1_rx_uart_reg[3]_lut_out, UCLK, nRESET, , J1L17, , );


--P1L67 is cpu:inst|cpu_oa:I4|iinc_x[3]~14
--operation mode is normal

P1L67 = P1_iinc_we_c & N1_acc_c[0][3] # !P1_iinc_we_c & P1L101 & P1_iinc_c[3];


--P1_iinc_i[3] is cpu:inst|cpu_oa:I4|iinc_i[3]
--operation mode is normal

P1_iinc_i[3]_lut_out = P1L67;
P1_iinc_i[3] = DFFEA(P1_iinc_i[3]_lut_out, UCLK, VCC, , P1L29, , );


--D1L11 is timer:inst2|add_47_rtl_1_rtl_652~321
--operation mode is normal

D1L11 = D1L45 & D1L23 & !D1L55 & !D1L65;


--D1_tmr_count[3] is timer:inst2|tmr_count[3]
--operation mode is normal

D1_tmr_count[3]_lut_out = P1L94;
D1_tmr_count[3] = DFFEA(D1_tmr_count[3]_lut_out, UCLK, VCC, , D1L66, , );


--D1L22 is timer:inst2|add_47_rtl_1_rtl_652~414
--operation mode is normal

D1L22 = D1_tmr_enable & (D1L11 # D1_tmr_count[3] & !D1L45);


--D1L01 is timer:inst2|add_47_rtl_1_rtl_652~312
--operation mode is normal

D1L01 = D1L15 & (Q1L11 & D1_tmr_high[3] # !Q1L11 & P1L94) # !D1L15 & D1_tmr_high[3];


--J1_rx_uart_reg[4] is rx_uart:inst8|rx_uart_reg[4]
--operation mode is normal

J1_rx_uart_reg[4]_lut_out = !RXD;
J1_rx_uart_reg[4] = DFFEA(J1_rx_uart_reg[4]_lut_out, UCLK, nRESET, , J1L37, , );


--P1L77 is cpu:inst|cpu_oa:I4|iinc_x[4]~11
--operation mode is normal

P1L77 = P1_iinc_we_c & N1_acc_c[0][4] # !P1_iinc_we_c & P1L101 & P1_iinc_c[4];


--P1_iinc_i[4] is cpu:inst|cpu_oa:I4|iinc_i[4]
--operation mode is normal

P1_iinc_i[4]_lut_out = P1L77;
P1_iinc_i[4] = DFFEA(P1_iinc_i[4]_lut_out, UCLK, VCC, , P1L29, , );


--D1L9 is timer:inst2|add_47_rtl_1_rtl_652~303
--operation mode is normal

D1L9 = D1L45 & D1L43 & !D1L55 & !D1L65;


--D1_tmr_count[4] is timer:inst2|tmr_count[4]
--operation mode is normal

D1_tmr_count[4]_lut_out = P1L05;
D1_tmr_count[4] = DFFEA(D1_tmr_count[4]_lut_out, UCLK, VCC, , D1L66, , );


--D1L12 is timer:inst2|add_47_rtl_1_rtl_652~407
--operation mode is normal

D1L12 = D1_tmr_enable & (D1L9 # D1_tmr_count[4] & !D1L45);


--D1L8 is timer:inst2|add_47_rtl_1_rtl_652~294
--operation mode is normal

D1L8 = D1L15 & (Q1L11 & D1_tmr_high[4] # !Q1L11 & P1L05) # !D1L15 & D1_tmr_high[4];


--J1_rx_uart_reg[5] is rx_uart:inst8|rx_uart_reg[5]
--operation mode is normal

J1_rx_uart_reg[5]_lut_out = !RXD;
J1_rx_uart_reg[5] = DFFEA(J1_rx_uart_reg[5]_lut_out, UCLK, nRESET, , J1L57, , );


--P1L87 is cpu:inst|cpu_oa:I4|iinc_x[5]~8
--operation mode is normal

P1L87 = P1_iinc_we_c & N1_acc_c[0][5] # !P1_iinc_we_c & P1L101 & P1_iinc_c[5];


--P1_iinc_i[5] is cpu:inst|cpu_oa:I4|iinc_i[5]
--operation mode is normal

P1_iinc_i[5]_lut_out = P1L87;
P1_iinc_i[5] = DFFEA(P1_iinc_i[5]_lut_out, UCLK, VCC, , P1L29, , );


--P1L31 is cpu:inst|cpu_oa:I4|add_104_rtl_648~108
--operation mode is normal

P1L31 = P1L201 & (P1_reduce_nor_103 & P1_ireg_c[5] # !P1_reduce_nor_103 & P1L72) # !P1L201 & P1_ireg_c[5];


--P1L41 is cpu:inst|cpu_oa:I4|add_104_rtl_648~113
--operation mode is normal

P1L41 = P1_ireg_we_c & N1_acc_c[0][5] # !P1_ireg_we_c & P1L101 & P1L31;


--P1_ireg_i[5] is cpu:inst|cpu_oa:I4|ireg_i[5]
--operation mode is normal

P1_ireg_i[5]_lut_out = P1L41;
P1_ireg_i[5] = DFFEA(P1_ireg_i[5]_lut_out, UCLK, VCC, , P1L29, , );


--D1L7 is timer:inst2|add_47_rtl_1_rtl_652~285
--operation mode is normal

D1L7 = D1L45 & D1L63 & !D1L55 & !D1L65;


--D1_tmr_count[5] is timer:inst2|tmr_count[5]
--operation mode is normal

D1_tmr_count[5]_lut_out = P1L15;
D1_tmr_count[5] = DFFEA(D1_tmr_count[5]_lut_out, UCLK, VCC, , D1L66, , );


--D1L02 is timer:inst2|add_47_rtl_1_rtl_652~400
--operation mode is normal

D1L02 = D1_tmr_enable & (D1L7 # D1_tmr_count[5] & !D1L45);


--D1L6 is timer:inst2|add_47_rtl_1_rtl_652~276
--operation mode is normal

D1L6 = D1L15 & (Q1L11 & D1_tmr_high[5] # !Q1L11 & P1L15) # !D1L15 & D1_tmr_high[5];


--P1L29 is cpu:inst|cpu_oa:I4|ireg_i[0]~6
--operation mode is normal

P1L29 = nRESET & M1_int_start_c;


--A1L702 is rtl~14851
--operation mode is normal

A1L702 = J1_rx_s[0] & !J1_rx_s[1];


--J1_rx_bit_count[0] is rx_uart:inst8|rx_bit_count[0]
--operation mode is normal

J1_rx_bit_count[0]_lut_out = J1_rx_bit_count[0] & (A1L521 # !J1_rx_s[0]) # !J1_rx_bit_count[0] & A1L302;
J1_rx_bit_count[0] = DFFEA(J1_rx_bit_count[0]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_bit_count[1] is rx_uart:inst8|rx_bit_count[1]
--operation mode is normal

J1_rx_bit_count[1]_lut_out = J1_rx_bit_count[1] & (A1L621 # A1L302 & !J1_rx_bit_count[0]) # !J1_rx_bit_count[1] & A1L302 & J1_rx_bit_count[0];
J1_rx_bit_count[1] = DFFEA(J1_rx_bit_count[1]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_bit_count[2] is rx_uart:inst8|rx_bit_count[2]
--operation mode is normal

J1_rx_bit_count[2]_lut_out = A1L97 # J1_rx_bit_count[2] & (A1L521 # !J1_rx_s[0]);
J1_rx_bit_count[2] = DFFEA(J1_rx_bit_count[2]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_bit_count[3] is rx_uart:inst8|rx_bit_count[3]
--operation mode is normal

J1_rx_bit_count[3]_lut_out = A1L08 # J1_rx_bit_count[3] & (A1L521 # !J1_rx_s[0]);
J1_rx_bit_count[3] = DFFEA(J1_rx_bit_count[3]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1L41 is rx_uart:inst8|Decoder_28~23
--operation mode is normal

J1L41 = J1_rx_bit_count[0] & J1_rx_bit_count[1] & J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L02 is rx_uart:inst8|reduce_nor_7~35
--operation mode is normal

J1L02 = S9_safe_q[6] # S9_safe_q[7];


--J1_reduce_nor_7 is rx_uart:inst8|reduce_nor_7
--operation mode is normal

J1_reduce_nor_7 = !J1L02 & !J1L91 & !S9_safe_q[4] & !S9_safe_q[5];


--J1_rx_16_count[0] is rx_uart:inst8|rx_16_count[0]
--operation mode is normal

J1_rx_16_count[0]_lut_out = J1_rx_16_count[0] & !J1_rx_s[0] # !J1_rx_16_count[0] & !J1_rx_s[1] & J1_rx_s[0];
J1_rx_16_count[0] = DFFEA(J1_rx_16_count[0]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_16_count[1] is rx_uart:inst8|rx_16_count[1]
--operation mode is normal

J1_rx_16_count[1]_lut_out = A1L56 # A1L702 & J1_reduce_nor_27 & J1L4;
J1_rx_16_count[1] = DFFEA(J1_rx_16_count[1]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_16_count[2] is rx_uart:inst8|rx_16_count[2]
--operation mode is normal

J1_rx_16_count[2]_lut_out = A1L46 # A1L702 & J1_reduce_nor_27 & J1L5;
J1_rx_16_count[2] = DFFEA(J1_rx_16_count[2]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_16_count[3] is rx_uart:inst8|rx_16_count[3]
--operation mode is normal

J1_rx_16_count[3]_lut_out = J1_rx_s[0] & !J1_rx_s[1] & (J1_rx_16_count[3] $ J1L22) # !J1_rx_s[0] & J1_rx_16_count[3];
J1_rx_16_count[3] = DFFEA(J1_rx_16_count[3]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_reduce_nor_27 is rx_uart:inst8|reduce_nor_27
--operation mode is normal

J1_reduce_nor_27 = !J1_rx_16_count[3] # !J1_rx_16_count[2] # !J1_rx_16_count[1] # !J1_rx_16_count[0];


--J1L97 is rx_uart:inst8|rx_uart_reg[7]~1
--operation mode is normal

J1L97 = A1L702 & J1L41 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L61 is rx_uart:inst8|Mux_103~0
--operation mode is normal

J1L61 = J1_rx_s[0] $ J1_rx_s[1];


--J1_reduce_nor_68 is rx_uart:inst8|reduce_nor_68
--operation mode is normal

J1_reduce_nor_68 = !J1_rx_8_count[0] # !J1_rx_8_count[2] # !J1_rx_8_count[1];


--J1L22 is rx_uart:inst8|reduce_nor_27~4
--operation mode is normal

J1L22 = J1_rx_16_count[0] & J1_rx_16_count[1] & J1_rx_16_count[2];


--A1L012 is rtl~14863
--operation mode is normal

A1L012 = J1L22 & J1_rx_16_count[3] & J1_rx_bit_count[3];


--J1_rx_8z_count[0] is rx_uart:inst8|rx_8z_count[0]
--operation mode is normal

J1_rx_8z_count[0]_lut_out = J1_rx_8z_count[0] & (J1_rx_s[0] $ J1_rx_s[1]) # !J1_rx_8z_count[0] & !RXD & !J1_rx_s[0] & !J1_rx_s[1];
J1_rx_8z_count[0] = DFFEA(J1_rx_8z_count[0]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_8z_count[1] is rx_uart:inst8|rx_8z_count[1]
--operation mode is normal

J1_rx_8z_count[1]_lut_out = A1L76 # A1L032 & J1L1 & !A1L402;
J1_rx_8z_count[1] = DFFEA(J1_rx_8z_count[1]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--J1_rx_8z_count[2] is rx_uart:inst8|rx_8z_count[2]
--operation mode is normal

J1_rx_8z_count[2]_lut_out = A1L66 # A1L032 & J1L2 & !A1L402;
J1_rx_8z_count[2] = DFFEA(J1_rx_8z_count[2]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--A1L112 is rtl~14867
--operation mode is normal

A1L112 = J1_rx_8z_count[0] & J1_rx_8z_count[1] & J1_rx_8z_count[2];


--J1_rx_8z_count[3] is rx_uart:inst8|rx_8z_count[3]
--operation mode is normal

J1_rx_8z_count[3]_lut_out = J1_rx_8z_count[3] & (J1L61 # A1L032 & !A1L112);
J1_rx_8z_count[3] = DFFEA(J1_rx_8z_count[3]_lut_out, UCLK, nRESET, , J1_reduce_nor_7, , );


--A1L581 is rtl~3354
--operation mode is normal

A1L581 = A1L112 & !RXD & !J1_rx_8z_count[3] & !J1_rx_s[0];


--J1L51 is rx_uart:inst8|Decoder_28~24
--operation mode is normal

J1L51 = !J1_rx_bit_count[0] & !J1_rx_bit_count[1] & !J1_rx_bit_count[2] & J1_rx_bit_count[3];


--J1L18 is rx_uart:inst8|rx_uart_reg[8]~0
--operation mode is normal

J1L18 = A1L702 & J1L51 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L6 is rx_uart:inst8|add_72~52
--operation mode is normal

J1L6 = J1_rx_8_count[1] & J1_rx_8_count[0];


--P1L311 is cpu:inst|cpu_oa:I4|reduce_nor_119~19
--operation mode is normal

P1L311 = T1_q_a[4] # T1_q_a[6] # !T1_q_a[5];


--D1_tmr_int_x is timer:inst2|tmr_int_x
--operation mode is normal

D1_tmr_int_x_lut_out = D1_tmr_reset & (D1_tmr_enable & !D1L45 # !D1_tmr_enable & D1_tmr_int_x);
D1_tmr_int_x = DFFEA(D1_tmr_int_x_lut_out, UCLK, nRESET, , , , );


--E1_int_mask_c[7] is interrupt:inst3|int_mask_c[7]
--operation mode is normal

E1_int_mask_c[7]_lut_out = P1L35;
E1_int_mask_c[7] = DFFEA(E1_int_mask_c[7]_lut_out, UCLK, nRESET, , E1L64, , );


--E1L74 is interrupt:inst3|i~121
--operation mode is normal

E1L74 = Q1L11 & Q1L51 & C1L7 & !F1L22;


--D1L94 is timer:inst2|i~142
--operation mode is normal

D1L94 = D1L15 & (P1L901 & Q1_daddr_c[0] # !P1L901 & P1L23);


--D1L54 is timer:inst2|i~77
--operation mode is normal

D1L54 = S8_safe_q[4] & (Q1L11 # !D1L15);


--D1L64 is timer:inst2|i~78
--operation mode is normal

D1L64 = S8_safe_q[5] & (Q1L11 # !D1L15);


--D1L74 is timer:inst2|i~79
--operation mode is normal

D1L74 = S8_safe_q[6] & (Q1L11 # !D1L15);


--D1L84 is timer:inst2|i~80
--operation mode is normal

D1L84 = S8_safe_q[7] & (Q1L11 # !D1L15);


--D1L14 is timer:inst2|i~73
--operation mode is normal

D1L14 = S8_safe_q[0] & (Q1L11 # !D1L15);


--D1L24 is timer:inst2|i~74
--operation mode is normal

D1L24 = S8_safe_q[1] & (Q1L11 # !D1L15);


--D1L34 is timer:inst2|i~75
--operation mode is normal

D1L34 = S8_safe_q[2] & (Q1L11 # !D1L15);


--D1L44 is timer:inst2|i~76
--operation mode is normal

D1L44 = S8_safe_q[3] & (Q1L11 # !D1L15);


--D1L66 is timer:inst2|tmr_count[7]~7
--operation mode is normal

D1L66 = nRESET & D1L15 & !Q1L11;


--J1_rx_uart_ovr_d is rx_uart:inst8|rx_uart_ovr_d
--operation mode is normal

J1_rx_uart_ovr_d_lut_out = J1_rx_uart_ovr_s # J1_rx_uart_ovr_d & !J1_rx_uart_full_c;
J1_rx_uart_ovr_d = DFFEA(J1_rx_uart_ovr_d_lut_out, UCLK, nRESET, , , , );


--E1_int_mask_c[4] is interrupt:inst3|int_mask_c[4]
--operation mode is normal

E1_int_mask_c[4]_lut_out = P1L05;
E1_int_mask_c[4] = DFFEA(E1_int_mask_c[4]_lut_out, UCLK, nRESET, , E1L64, , );


--J1_rx_uart_full_c is rx_uart:inst8|rx_uart_full_c
--operation mode is normal

J1_rx_uart_full_c_lut_out = !A1L132 & C1L9 & (Q1_ndwe_c # !Q1L11);
J1_rx_uart_full_c = DFFEA(J1_rx_uart_full_c_lut_out, UCLK, nRESET, , , , );


--J1_rx_uart_full_d is rx_uart:inst8|rx_uart_full_d
--operation mode is normal

J1_rx_uart_full_d_lut_out = J1_rx_uart_full_s # J1_rx_uart_full_d & !J1_rx_uart_full_c;
J1_rx_uart_full_d = DFFEA(J1_rx_uart_full_d_lut_out, UCLK, nRESET, , , , );


--E1_int_mask_c[5] is interrupt:inst3|int_mask_c[5]
--operation mode is normal

E1_int_mask_c[5]_lut_out = P1L15;
E1_int_mask_c[5] = DFFEA(E1_int_mask_c[5]_lut_out, UCLK, nRESET, , E1L64, , );


--E1_int_mask_c[6] is interrupt:inst3|int_mask_c[6]
--operation mode is normal

E1_int_mask_c[6]_lut_out = P1L25;
E1_int_mask_c[6] = DFFEA(E1_int_mask_c[6]_lut_out, UCLK, nRESET, , E1L64, , );


--E1_int_mask_c[0] is interrupt:inst3|int_mask_c[0]
--operation mode is normal

E1_int_mask_c[0]_lut_out = P1L64;
E1_int_mask_c[0] = DFFEA(E1_int_mask_c[0]_lut_out, UCLK, nRESET, , E1L64, , );


--E1_int_mask_c[1] is interrupt:inst3|int_mask_c[1]
--operation mode is normal

E1_int_mask_c[1]_lut_out = P1L74;
E1_int_mask_c[1] = DFFEA(E1_int_mask_c[1]_lut_out, UCLK, nRESET, , E1L64, , );


--E1_int_mask_c[2] is interrupt:inst3|int_mask_c[2]
--operation mode is normal

E1_int_mask_c[2]_lut_out = P1L84;
E1_int_mask_c[2] = DFFEA(E1_int_mask_c[2]_lut_out, UCLK, nRESET, , E1L64, , );


--E1_int_mask_c[3] is interrupt:inst3|int_mask_c[3]
--operation mode is normal

E1_int_mask_c[3]_lut_out = P1L94;
E1_int_mask_c[3] = DFFEA(E1_int_mask_c[3]_lut_out, UCLK, nRESET, , E1L64, , );


--L1L39 is cpu:inst|cpu_iu:I1|Mux_287~32
--operation mode is normal

L1L39 = nRESET & M1L14 & M1L63 & S1_safe_q[1];


--A1L34 is rtl~443
--operation mode is normal

A1L34 = LCELL(L1L39 & (M1L33 & A1L34 # !M1L33 & T1_q_a[4]) # !L1L39 & A1L34);


--L1_stack_addrs_c[2][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][0]
--operation mode is normal

L1_stack_addrs_c[2][0]_lut_out = A1L721 & (L1_stack_addrs_c[1][0] # M1L14 $ !L1L27) # !A1L721 & L1_stack_addrs_c[1][0] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][0] = DFFEA(L1_stack_addrs_c[2][0]_lut_out, UCLK, VCC, , L1L07, , );


--A1L511 is rtl~2605
--operation mode is normal

A1L511 = L1_stack_addrs_c[2][0] & (L1_stack_addrs_c[1][0] # M1L14) # !L1_stack_addrs_c[2][0] & L1_stack_addrs_c[1][0] & !M1L14;


--L1L27 is cpu:inst|cpu_iu:I1|Mux_197_rtl_141~0
--operation mode is normal

L1L27 = M1L63 & M1L33;


--A1L44 is rtl~444
--operation mode is normal

A1L44 = LCELL(L1L39 & (M1L33 & A1L44 # !M1L33 & T1_q_a[5]) # !L1L39 & A1L44);


--L1_stack_addrs_c[2][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][1]
--operation mode is normal

L1_stack_addrs_c[2][1]_lut_out = A1L821 & (L1_stack_addrs_c[1][1] # M1L14 $ !L1L27) # !A1L821 & L1_stack_addrs_c[1][1] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][1] = DFFEA(L1_stack_addrs_c[2][1]_lut_out, UCLK, VCC, , L1L07, , );


--A1L611 is rtl~2615
--operation mode is normal

A1L611 = L1_stack_addrs_c[2][1] & (L1_stack_addrs_c[1][1] # M1L14) # !L1_stack_addrs_c[2][1] & L1_stack_addrs_c[1][1] & !M1L14;


--A1L54 is rtl~445
--operation mode is normal

A1L54 = LCELL(L1L39 & (M1L33 & A1L54 # !M1L33 & T1_q_a[6]) # !L1L39 & A1L54);


--L1_stack_addrs_c[2][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][2]
--operation mode is normal

L1_stack_addrs_c[2][2]_lut_out = A1L921 & (L1_stack_addrs_c[1][2] # M1L14 $ !L1L27) # !A1L921 & L1_stack_addrs_c[1][2] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][2] = DFFEA(L1_stack_addrs_c[2][2]_lut_out, UCLK, VCC, , L1L07, , );


--A1L711 is rtl~2625
--operation mode is normal

A1L711 = L1_stack_addrs_c[2][2] & (L1_stack_addrs_c[1][2] # M1L14) # !L1_stack_addrs_c[2][2] & L1_stack_addrs_c[1][2] & !M1L14;


--A1L64 is rtl~446
--operation mode is normal

A1L64 = LCELL(L1L39 & (M1L33 & A1L64 # !M1L33 & T1_q_a[7]) # !L1L39 & A1L64);


--L1_stack_addrs_c[2][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][3]
--operation mode is normal

L1_stack_addrs_c[2][3]_lut_out = A1L031 & (L1_stack_addrs_c[1][3] # M1L14 $ !L1L27) # !A1L031 & L1_stack_addrs_c[1][3] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][3] = DFFEA(L1_stack_addrs_c[2][3]_lut_out, UCLK, VCC, , L1L07, , );


--A1L811 is rtl~2635
--operation mode is normal

A1L811 = L1_stack_addrs_c[2][3] & (L1_stack_addrs_c[1][3] # M1L14) # !L1_stack_addrs_c[2][3] & L1_stack_addrs_c[1][3] & !M1L14;


--A1L74 is rtl~447
--operation mode is normal

A1L74 = LCELL(L1L39 & (M1L33 & A1L74 # !M1L33 & T1_q_a[8]) # !L1L39 & A1L74);


--L1_stack_addrs_c[2][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][4]
--operation mode is normal

L1_stack_addrs_c[2][4]_lut_out = A1L131 & (L1_stack_addrs_c[1][4] # M1L14 $ !L1L27) # !A1L131 & L1_stack_addrs_c[1][4] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][4] = DFFEA(L1_stack_addrs_c[2][4]_lut_out, UCLK, VCC, , L1L07, , );


--A1L911 is rtl~2645
--operation mode is normal

A1L911 = L1_stack_addrs_c[2][4] & (L1_stack_addrs_c[1][4] # M1L14) # !L1_stack_addrs_c[2][4] & L1_stack_addrs_c[1][4] & !M1L14;


--A1L84 is rtl~448
--operation mode is normal

A1L84 = LCELL(L1L39 & (M1L33 & A1L84 # !M1L33 & T1_q_a[9]) # !L1L39 & A1L84);


--L1_stack_addrs_c[2][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][5]
--operation mode is normal

L1_stack_addrs_c[2][5]_lut_out = A1L231 & (L1_stack_addrs_c[1][5] # M1L14 $ !L1L27) # !A1L231 & L1_stack_addrs_c[1][5] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][5] = DFFEA(L1_stack_addrs_c[2][5]_lut_out, UCLK, VCC, , L1L07, , );


--A1L021 is rtl~2655
--operation mode is normal

A1L021 = L1_stack_addrs_c[2][5] & (L1_stack_addrs_c[1][5] # M1L14) # !L1_stack_addrs_c[2][5] & L1_stack_addrs_c[1][5] & !M1L14;


--A1L94 is rtl~449
--operation mode is normal

A1L94 = LCELL(L1L39 & (M1L33 & A1L94 # !M1L33 & T1_q_a[10]) # !L1L39 & A1L94);


--L1_stack_addrs_c[2][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][6]
--operation mode is normal

L1_stack_addrs_c[2][6]_lut_out = A1L331 & (L1_stack_addrs_c[1][6] # M1L14 $ !L1L27) # !A1L331 & L1_stack_addrs_c[1][6] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][6] = DFFEA(L1_stack_addrs_c[2][6]_lut_out, UCLK, VCC, , L1L07, , );


--A1L121 is rtl~2665
--operation mode is normal

A1L121 = L1_stack_addrs_c[2][6] & (L1_stack_addrs_c[1][6] # M1L14) # !L1_stack_addrs_c[2][6] & L1_stack_addrs_c[1][6] & !M1L14;


--A1L05 is rtl~450
--operation mode is normal

A1L05 = LCELL(L1L39 & (M1L33 & A1L05 # !M1L33 & T1_q_a[11]) # !L1L39 & A1L05);


--L1_stack_addrs_c[2][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][7]
--operation mode is normal

L1_stack_addrs_c[2][7]_lut_out = A1L431 & (L1_stack_addrs_c[1][7] # M1L14 $ !L1L27) # !A1L431 & L1_stack_addrs_c[1][7] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][7] = DFFEA(L1_stack_addrs_c[2][7]_lut_out, UCLK, VCC, , L1L07, , );


--A1L221 is rtl~2675
--operation mode is normal

A1L221 = L1_stack_addrs_c[2][7] & (L1_stack_addrs_c[1][7] # M1L14) # !L1_stack_addrs_c[2][7] & L1_stack_addrs_c[1][7] & !M1L14;


--A1L15 is rtl~451
--operation mode is normal

A1L15 = LCELL(L1L39 & (M1L33 & A1L15 # !M1L33 & T1_q_a[12]) # !L1L39 & A1L15);


--L1_stack_addrs_c[2][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][8]
--operation mode is normal

L1_stack_addrs_c[2][8]_lut_out = A1L531 & (L1_stack_addrs_c[1][8] # M1L14 $ !L1L27) # !A1L531 & L1_stack_addrs_c[1][8] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][8] = DFFEA(L1_stack_addrs_c[2][8]_lut_out, UCLK, VCC, , L1L07, , );


--A1L321 is rtl~2685
--operation mode is normal

A1L321 = L1_stack_addrs_c[2][8] & (L1_stack_addrs_c[1][8] # M1L14) # !L1_stack_addrs_c[2][8] & L1_stack_addrs_c[1][8] & !M1L14;


--A1L25 is rtl~452
--operation mode is normal

A1L25 = LCELL(L1L39 & (M1L33 & A1L25 # !M1L33 & T1_q_a[13]) # !L1L39 & A1L25);


--L1_stack_addrs_c[2][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][9]
--operation mode is normal

L1_stack_addrs_c[2][9]_lut_out = A1L631 & (L1_stack_addrs_c[1][9] # M1L14 $ !L1L27) # !A1L631 & L1_stack_addrs_c[1][9] & (M1L14 $ L1L27);
L1_stack_addrs_c[2][9] = DFFEA(L1_stack_addrs_c[2][9]_lut_out, UCLK, VCC, , L1L07, , );


--A1L421 is rtl~2695
--operation mode is normal

A1L421 = L1_stack_addrs_c[2][9] & (L1_stack_addrs_c[1][9] # M1L14) # !L1_stack_addrs_c[2][9] & L1_stack_addrs_c[1][9] & !M1L14;


--J1L31 is rx_uart:inst8|Decoder_28~22
--operation mode is normal

J1L31 = !J1_rx_bit_count[0] & J1_rx_bit_count[1] & J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L77 is rx_uart:inst8|rx_uart_reg[6]~2
--operation mode is normal

J1L77 = A1L702 & J1L31 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L7 is rx_uart:inst8|Decoder_28~16
--operation mode is normal

J1L7 = !J1_rx_bit_count[0] & !J1_rx_bit_count[1] & !J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L56 is rx_uart:inst8|rx_uart_reg[0]~8
--operation mode is normal

J1L56 = A1L702 & J1L7 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L8 is rx_uart:inst8|Decoder_28~17
--operation mode is normal

J1L8 = J1_rx_bit_count[0] & !J1_rx_bit_count[1] & !J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L76 is rx_uart:inst8|rx_uart_reg[1]~7
--operation mode is normal

J1L76 = A1L702 & J1L8 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L9 is rx_uart:inst8|Decoder_28~18
--operation mode is normal

J1L9 = !J1_rx_bit_count[0] & J1_rx_bit_count[1] & !J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L96 is rx_uart:inst8|rx_uart_reg[2]~6
--operation mode is normal

J1L96 = A1L702 & J1L9 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L01 is rx_uart:inst8|Decoder_28~19
--operation mode is normal

J1L01 = J1_rx_bit_count[0] & J1_rx_bit_count[1] & !J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L17 is rx_uart:inst8|rx_uart_reg[3]~5
--operation mode is normal

J1L17 = A1L702 & J1L01 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L11 is rx_uart:inst8|Decoder_28~20
--operation mode is normal

J1L11 = !J1_rx_bit_count[0] & !J1_rx_bit_count[1] & J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L37 is rx_uart:inst8|rx_uart_reg[4]~4
--operation mode is normal

J1L37 = A1L702 & J1L11 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--J1L21 is rx_uart:inst8|Decoder_28~21
--operation mode is normal

J1L21 = J1_rx_bit_count[0] & !J1_rx_bit_count[1] & J1_rx_bit_count[2] & !J1_rx_bit_count[3];


--J1L57 is rx_uart:inst8|rx_uart_reg[5]~3
--operation mode is normal

J1L57 = A1L702 & J1L21 & J1_reduce_nor_7 & !J1_reduce_nor_27;


--A1L521 is rtl~2707
--operation mode is normal

A1L521 = !J1_rx_s[1] & (!J1_rx_16_count[3] # !J1L22);


--A1L302 is rtl~14840
--operation mode is normal

A1L302 = A1L702 & J1L22 & J1_rx_16_count[3] & !J1_rx_bit_count[3];


--A1L621 is rtl~2715
--operation mode is normal

A1L621 = !J1_rx_s[1] & (!J1_rx_16_count[3] # !J1L22) # !J1_rx_s[0];


--J1L3 is rx_uart:inst8|add_39~10
--operation mode is normal

J1L3 = J1_rx_bit_count[2] $ (J1_rx_bit_count[1] & J1_rx_bit_count[0]);


--A1L97 is rtl~2058
--operation mode is normal

A1L97 = A1L702 & J1L3 & !J1_reduce_nor_27 & !J1_rx_bit_count[3];


--A1L922 is rtl~15502
--operation mode is normal

A1L922 = J1_rx_bit_count[2] & J1_rx_bit_count[1] & J1_rx_bit_count[0];


--A1L08 is rtl~2060
--operation mode is normal

A1L08 = A1L702 & A1L922 & !J1_reduce_nor_27 & !J1_rx_bit_count[3];


--A1L56 is rtl~1015
--operation mode is normal

A1L56 = J1_rx_16_count[1] & !J1_rx_s[0];


--J1L4 is rx_uart:inst8|add_45~5
--operation mode is normal

J1L4 = J1_rx_16_count[0] $ J1_rx_16_count[1];


--A1L46 is rtl~1012
--operation mode is normal

A1L46 = J1_rx_16_count[2] & !J1_rx_s[0];


--J1L5 is rx_uart:inst8|add_45~10
--operation mode is normal

J1L5 = J1_rx_16_count[2] $ (J1_rx_16_count[0] & J1_rx_16_count[1]);


--A1L76 is rtl~1038
--operation mode is normal

A1L76 = J1_rx_8z_count[1] & (J1_rx_s[0] $ J1_rx_s[1]);


--A1L032 is rtl~15506
--operation mode is normal

A1L032 = !RXD & !J1_rx_s[0] & !J1_rx_s[1];


--J1L1 is rx_uart:inst8|add_13~5
--operation mode is normal

J1L1 = J1_rx_8z_count[0] $ J1_rx_8z_count[1];


--A1L402 is rtl~14845
--operation mode is normal

A1L402 = J1_rx_8z_count[0] & J1_rx_8z_count[1] & J1_rx_8z_count[2] & !J1_rx_8z_count[3];


--A1L66 is rtl~1035
--operation mode is normal

A1L66 = J1_rx_8z_count[2] & (J1_rx_s[0] $ J1_rx_s[1]);


--J1L2 is rx_uart:inst8|add_13~10
--operation mode is normal

J1L2 = J1_rx_8z_count[2] $ (J1_rx_8z_count[0] & J1_rx_8z_count[1]);


--E1L64 is interrupt:inst3|i~1
--operation mode is normal

E1L64 = !Q1L11 & !F1L22 & Q1L51 & C1L7;


--J1_rx_uart_ovr_s is rx_uart:inst8|rx_uart_ovr_s
--operation mode is normal

J1_rx_uart_ovr_s_lut_out = J1L55 & J1L65 & J1_rx_uart_full_d & J1_reduce_nor_7;
J1_rx_uart_ovr_s = DFFEA(J1_rx_uart_ovr_s_lut_out, UCLK, nRESET, , , , );


--A1L132 is rtl~15549
--operation mode is normal

A1L132 = P1L901 & !Q1_daddr_c[0] # !nRESET;


--J1_rx_uart_full_s is rx_uart:inst8|rx_uart_full_s
--operation mode is normal

J1_rx_uart_full_s_lut_out = J1L75 & (!J1_rx_8_count[0] # !J1_rx_8_count[2] # !J1_rx_8_count[1]);
J1_rx_uart_full_s = DFFEA(J1_rx_uart_full_s_lut_out, UCLK, nRESET, , , , );


--L1_stack_addrs_c[3][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][0]
--operation mode is normal

L1_stack_addrs_c[3][0]_lut_out = A1L731 & (L1_stack_addrs_c[2][0] # M1L14 $ !L1L27) # !A1L731 & L1_stack_addrs_c[2][0] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][0] = DFFEA(L1_stack_addrs_c[3][0]_lut_out, UCLK, VCC, , L1L07, , );


--A1L721 is rtl~2745
--operation mode is normal

A1L721 = L1_stack_addrs_c[3][0] & (L1_stack_addrs_c[2][0] # M1L14) # !L1_stack_addrs_c[3][0] & L1_stack_addrs_c[2][0] & !M1L14;


--L1_stack_addrs_c[3][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][1]
--operation mode is normal

L1_stack_addrs_c[3][1]_lut_out = A1L831 & (L1_stack_addrs_c[2][1] # M1L14 $ !L1L27) # !A1L831 & L1_stack_addrs_c[2][1] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][1] = DFFEA(L1_stack_addrs_c[3][1]_lut_out, UCLK, VCC, , L1L07, , );


--A1L821 is rtl~2755
--operation mode is normal

A1L821 = L1_stack_addrs_c[3][1] & (L1_stack_addrs_c[2][1] # M1L14) # !L1_stack_addrs_c[3][1] & L1_stack_addrs_c[2][1] & !M1L14;


--L1_stack_addrs_c[3][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][2]
--operation mode is normal

L1_stack_addrs_c[3][2]_lut_out = A1L931 & (L1_stack_addrs_c[2][2] # M1L14 $ !L1L27) # !A1L931 & L1_stack_addrs_c[2][2] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][2] = DFFEA(L1_stack_addrs_c[3][2]_lut_out, UCLK, VCC, , L1L07, , );


--A1L921 is rtl~2765
--operation mode is normal

A1L921 = L1_stack_addrs_c[3][2] & (L1_stack_addrs_c[2][2] # M1L14) # !L1_stack_addrs_c[3][2] & L1_stack_addrs_c[2][2] & !M1L14;


--L1_stack_addrs_c[3][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][3]
--operation mode is normal

L1_stack_addrs_c[3][3]_lut_out = A1L041 & (L1_stack_addrs_c[2][3] # M1L14 $ !L1L27) # !A1L041 & L1_stack_addrs_c[2][3] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][3] = DFFEA(L1_stack_addrs_c[3][3]_lut_out, UCLK, VCC, , L1L07, , );


--A1L031 is rtl~2775
--operation mode is normal

A1L031 = L1_stack_addrs_c[3][3] & (L1_stack_addrs_c[2][3] # M1L14) # !L1_stack_addrs_c[3][3] & L1_stack_addrs_c[2][3] & !M1L14;


--L1_stack_addrs_c[3][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][4]
--operation mode is normal

L1_stack_addrs_c[3][4]_lut_out = A1L141 & (L1_stack_addrs_c[2][4] # M1L14 $ !L1L27) # !A1L141 & L1_stack_addrs_c[2][4] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][4] = DFFEA(L1_stack_addrs_c[3][4]_lut_out, UCLK, VCC, , L1L07, , );


--A1L131 is rtl~2785
--operation mode is normal

A1L131 = L1_stack_addrs_c[3][4] & (L1_stack_addrs_c[2][4] # M1L14) # !L1_stack_addrs_c[3][4] & L1_stack_addrs_c[2][4] & !M1L14;


--L1_stack_addrs_c[3][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][5]
--operation mode is normal

L1_stack_addrs_c[3][5]_lut_out = A1L241 & (L1_stack_addrs_c[2][5] # M1L14 $ !L1L27) # !A1L241 & L1_stack_addrs_c[2][5] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][5] = DFFEA(L1_stack_addrs_c[3][5]_lut_out, UCLK, VCC, , L1L07, , );


--A1L231 is rtl~2795
--operation mode is normal

A1L231 = L1_stack_addrs_c[3][5] & (L1_stack_addrs_c[2][5] # M1L14) # !L1_stack_addrs_c[3][5] & L1_stack_addrs_c[2][5] & !M1L14;


--L1_stack_addrs_c[3][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][6]
--operation mode is normal

L1_stack_addrs_c[3][6]_lut_out = A1L341 & (L1_stack_addrs_c[2][6] # M1L14 $ !L1L27) # !A1L341 & L1_stack_addrs_c[2][6] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][6] = DFFEA(L1_stack_addrs_c[3][6]_lut_out, UCLK, VCC, , L1L07, , );


--A1L331 is rtl~2805
--operation mode is normal

A1L331 = L1_stack_addrs_c[3][6] & (L1_stack_addrs_c[2][6] # M1L14) # !L1_stack_addrs_c[3][6] & L1_stack_addrs_c[2][6] & !M1L14;


--L1_stack_addrs_c[3][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][7]
--operation mode is normal

L1_stack_addrs_c[3][7]_lut_out = A1L441 & (L1_stack_addrs_c[2][7] # M1L14 $ !L1L27) # !A1L441 & L1_stack_addrs_c[2][7] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][7] = DFFEA(L1_stack_addrs_c[3][7]_lut_out, UCLK, VCC, , L1L07, , );


--A1L431 is rtl~2815
--operation mode is normal

A1L431 = L1_stack_addrs_c[3][7] & (L1_stack_addrs_c[2][7] # M1L14) # !L1_stack_addrs_c[3][7] & L1_stack_addrs_c[2][7] & !M1L14;


--L1_stack_addrs_c[3][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][8]
--operation mode is normal

L1_stack_addrs_c[3][8]_lut_out = A1L541 & (L1_stack_addrs_c[2][8] # M1L14 $ !L1L27) # !A1L541 & L1_stack_addrs_c[2][8] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][8] = DFFEA(L1_stack_addrs_c[3][8]_lut_out, UCLK, VCC, , L1L07, , );


--A1L531 is rtl~2825
--operation mode is normal

A1L531 = L1_stack_addrs_c[3][8] & (L1_stack_addrs_c[2][8] # M1L14) # !L1_stack_addrs_c[3][8] & L1_stack_addrs_c[2][8] & !M1L14;


--L1_stack_addrs_c[3][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][9]
--operation mode is normal

L1_stack_addrs_c[3][9]_lut_out = A1L641 & (L1_stack_addrs_c[2][9] # M1L14 $ !L1L27) # !A1L641 & L1_stack_addrs_c[2][9] & (M1L14 $ L1L27);
L1_stack_addrs_c[3][9] = DFFEA(L1_stack_addrs_c[3][9]_lut_out, UCLK, VCC, , L1L07, , );


--A1L631 is rtl~2835
--operation mode is normal

A1L631 = L1_stack_addrs_c[3][9] & (L1_stack_addrs_c[2][9] # M1L14) # !L1_stack_addrs_c[3][9] & L1_stack_addrs_c[2][9] & !M1L14;


--L1_stack_addrs_c[4][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][0]
--operation mode is normal

L1_stack_addrs_c[4][0]_lut_out = A1L741 & (L1_stack_addrs_c[3][0] # M1L14 $ !L1L27) # !A1L741 & L1_stack_addrs_c[3][0] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][0] = DFFEA(L1_stack_addrs_c[4][0]_lut_out, UCLK, VCC, , L1L07, , );


--A1L731 is rtl~2845
--operation mode is normal

A1L731 = L1_stack_addrs_c[4][0] & (L1_stack_addrs_c[3][0] # M1L14) # !L1_stack_addrs_c[4][0] & L1_stack_addrs_c[3][0] & !M1L14;


--L1_stack_addrs_c[4][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][1]
--operation mode is normal

L1_stack_addrs_c[4][1]_lut_out = A1L841 & (L1_stack_addrs_c[3][1] # M1L14 $ !L1L27) # !A1L841 & L1_stack_addrs_c[3][1] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][1] = DFFEA(L1_stack_addrs_c[4][1]_lut_out, UCLK, VCC, , L1L07, , );


--A1L831 is rtl~2855
--operation mode is normal

A1L831 = L1_stack_addrs_c[4][1] & (L1_stack_addrs_c[3][1] # M1L14) # !L1_stack_addrs_c[4][1] & L1_stack_addrs_c[3][1] & !M1L14;


--L1_stack_addrs_c[4][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][2]
--operation mode is normal

L1_stack_addrs_c[4][2]_lut_out = A1L941 & (L1_stack_addrs_c[3][2] # M1L14 $ !L1L27) # !A1L941 & L1_stack_addrs_c[3][2] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][2] = DFFEA(L1_stack_addrs_c[4][2]_lut_out, UCLK, VCC, , L1L07, , );


--A1L931 is rtl~2865
--operation mode is normal

A1L931 = L1_stack_addrs_c[4][2] & (L1_stack_addrs_c[3][2] # M1L14) # !L1_stack_addrs_c[4][2] & L1_stack_addrs_c[3][2] & !M1L14;


--L1_stack_addrs_c[4][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][3]
--operation mode is normal

L1_stack_addrs_c[4][3]_lut_out = A1L051 & (L1_stack_addrs_c[3][3] # M1L14 $ !L1L27) # !A1L051 & L1_stack_addrs_c[3][3] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][3] = DFFEA(L1_stack_addrs_c[4][3]_lut_out, UCLK, VCC, , L1L07, , );


--A1L041 is rtl~2875
--operation mode is normal

A1L041 = L1_stack_addrs_c[4][3] & (L1_stack_addrs_c[3][3] # M1L14) # !L1_stack_addrs_c[4][3] & L1_stack_addrs_c[3][3] & !M1L14;


--L1_stack_addrs_c[4][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][4]
--operation mode is normal

L1_stack_addrs_c[4][4]_lut_out = A1L151 & (L1_stack_addrs_c[3][4] # M1L14 $ !L1L27) # !A1L151 & L1_stack_addrs_c[3][4] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][4] = DFFEA(L1_stack_addrs_c[4][4]_lut_out, UCLK, VCC, , L1L07, , );


--A1L141 is rtl~2885
--operation mode is normal

A1L141 = L1_stack_addrs_c[4][4] & (L1_stack_addrs_c[3][4] # M1L14) # !L1_stack_addrs_c[4][4] & L1_stack_addrs_c[3][4] & !M1L14;


--L1_stack_addrs_c[4][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][5]
--operation mode is normal

L1_stack_addrs_c[4][5]_lut_out = A1L251 & (L1_stack_addrs_c[3][5] # M1L14 $ !L1L27) # !A1L251 & L1_stack_addrs_c[3][5] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][5] = DFFEA(L1_stack_addrs_c[4][5]_lut_out, UCLK, VCC, , L1L07, , );


--A1L241 is rtl~2895
--operation mode is normal

A1L241 = L1_stack_addrs_c[4][5] & (L1_stack_addrs_c[3][5] # M1L14) # !L1_stack_addrs_c[4][5] & L1_stack_addrs_c[3][5] & !M1L14;


--L1_stack_addrs_c[4][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][6]
--operation mode is normal

L1_stack_addrs_c[4][6]_lut_out = A1L351 & (L1_stack_addrs_c[3][6] # M1L14 $ !L1L27) # !A1L351 & L1_stack_addrs_c[3][6] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][6] = DFFEA(L1_stack_addrs_c[4][6]_lut_out, UCLK, VCC, , L1L07, , );


--A1L341 is rtl~2905
--operation mode is normal

A1L341 = L1_stack_addrs_c[4][6] & (L1_stack_addrs_c[3][6] # M1L14) # !L1_stack_addrs_c[4][6] & L1_stack_addrs_c[3][6] & !M1L14;


--L1_stack_addrs_c[4][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][7]
--operation mode is normal

L1_stack_addrs_c[4][7]_lut_out = A1L451 & (L1_stack_addrs_c[3][7] # M1L14 $ !L1L27) # !A1L451 & L1_stack_addrs_c[3][7] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][7] = DFFEA(L1_stack_addrs_c[4][7]_lut_out, UCLK, VCC, , L1L07, , );


--A1L441 is rtl~2915
--operation mode is normal

A1L441 = L1_stack_addrs_c[4][7] & (L1_stack_addrs_c[3][7] # M1L14) # !L1_stack_addrs_c[4][7] & L1_stack_addrs_c[3][7] & !M1L14;


--L1_stack_addrs_c[4][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][8]
--operation mode is normal

L1_stack_addrs_c[4][8]_lut_out = A1L551 & (L1_stack_addrs_c[3][8] # M1L14 $ !L1L27) # !A1L551 & L1_stack_addrs_c[3][8] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][8] = DFFEA(L1_stack_addrs_c[4][8]_lut_out, UCLK, VCC, , L1L07, , );


--A1L541 is rtl~2925
--operation mode is normal

A1L541 = L1_stack_addrs_c[4][8] & (L1_stack_addrs_c[3][8] # M1L14) # !L1_stack_addrs_c[4][8] & L1_stack_addrs_c[3][8] & !M1L14;


--L1_stack_addrs_c[4][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][9]
--operation mode is normal

L1_stack_addrs_c[4][9]_lut_out = A1L651 & (L1_stack_addrs_c[3][9] # M1L14 $ !L1L27) # !A1L651 & L1_stack_addrs_c[3][9] & (M1L14 $ L1L27);
L1_stack_addrs_c[4][9] = DFFEA(L1_stack_addrs_c[4][9]_lut_out, UCLK, VCC, , L1L07, , );


--A1L641 is rtl~2935
--operation mode is normal

A1L641 = L1_stack_addrs_c[4][9] & (L1_stack_addrs_c[3][9] # M1L14) # !L1_stack_addrs_c[4][9] & L1_stack_addrs_c[3][9] & !M1L14;


--L1_stack_addrs_c[5][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][0]
--operation mode is normal

L1_stack_addrs_c[5][0]_lut_out = A1L751 & (L1_stack_addrs_c[4][0] # M1L14 $ !L1L27) # !A1L751 & L1_stack_addrs_c[4][0] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][0] = DFFEA(L1_stack_addrs_c[5][0]_lut_out, UCLK, VCC, , L1L07, , );


--A1L741 is rtl~2945
--operation mode is normal

A1L741 = L1_stack_addrs_c[5][0] & (L1_stack_addrs_c[4][0] # M1L14) # !L1_stack_addrs_c[5][0] & L1_stack_addrs_c[4][0] & !M1L14;


--L1_stack_addrs_c[5][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][1]
--operation mode is normal

L1_stack_addrs_c[5][1]_lut_out = A1L851 & (L1_stack_addrs_c[4][1] # M1L14 $ !L1L27) # !A1L851 & L1_stack_addrs_c[4][1] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][1] = DFFEA(L1_stack_addrs_c[5][1]_lut_out, UCLK, VCC, , L1L07, , );


--A1L841 is rtl~2955
--operation mode is normal

A1L841 = L1_stack_addrs_c[5][1] & (L1_stack_addrs_c[4][1] # M1L14) # !L1_stack_addrs_c[5][1] & L1_stack_addrs_c[4][1] & !M1L14;


--L1_stack_addrs_c[5][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][2]
--operation mode is normal

L1_stack_addrs_c[5][2]_lut_out = A1L951 & (L1_stack_addrs_c[4][2] # M1L14 $ !L1L27) # !A1L951 & L1_stack_addrs_c[4][2] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][2] = DFFEA(L1_stack_addrs_c[5][2]_lut_out, UCLK, VCC, , L1L07, , );


--A1L941 is rtl~2965
--operation mode is normal

A1L941 = L1_stack_addrs_c[5][2] & (L1_stack_addrs_c[4][2] # M1L14) # !L1_stack_addrs_c[5][2] & L1_stack_addrs_c[4][2] & !M1L14;


--L1_stack_addrs_c[5][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][3]
--operation mode is normal

L1_stack_addrs_c[5][3]_lut_out = A1L061 & (L1_stack_addrs_c[4][3] # M1L14 $ !L1L27) # !A1L061 & L1_stack_addrs_c[4][3] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][3] = DFFEA(L1_stack_addrs_c[5][3]_lut_out, UCLK, VCC, , L1L07, , );


--A1L051 is rtl~2975
--operation mode is normal

A1L051 = L1_stack_addrs_c[5][3] & (L1_stack_addrs_c[4][3] # M1L14) # !L1_stack_addrs_c[5][3] & L1_stack_addrs_c[4][3] & !M1L14;


--L1_stack_addrs_c[5][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][4]
--operation mode is normal

L1_stack_addrs_c[5][4]_lut_out = A1L161 & (L1_stack_addrs_c[4][4] # M1L14 $ !L1L27) # !A1L161 & L1_stack_addrs_c[4][4] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][4] = DFFEA(L1_stack_addrs_c[5][4]_lut_out, UCLK, VCC, , L1L07, , );


--A1L151 is rtl~2985
--operation mode is normal

A1L151 = L1_stack_addrs_c[5][4] & (L1_stack_addrs_c[4][4] # M1L14) # !L1_stack_addrs_c[5][4] & L1_stack_addrs_c[4][4] & !M1L14;


--L1_stack_addrs_c[5][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][5]
--operation mode is normal

L1_stack_addrs_c[5][5]_lut_out = A1L261 & (L1_stack_addrs_c[4][5] # M1L14 $ !L1L27) # !A1L261 & L1_stack_addrs_c[4][5] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][5] = DFFEA(L1_stack_addrs_c[5][5]_lut_out, UCLK, VCC, , L1L07, , );


--A1L251 is rtl~2995
--operation mode is normal

A1L251 = L1_stack_addrs_c[5][5] & (L1_stack_addrs_c[4][5] # M1L14) # !L1_stack_addrs_c[5][5] & L1_stack_addrs_c[4][5] & !M1L14;


--L1_stack_addrs_c[5][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][6]
--operation mode is normal

L1_stack_addrs_c[5][6]_lut_out = A1L361 & (L1_stack_addrs_c[4][6] # M1L14 $ !L1L27) # !A1L361 & L1_stack_addrs_c[4][6] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][6] = DFFEA(L1_stack_addrs_c[5][6]_lut_out, UCLK, VCC, , L1L07, , );


--A1L351 is rtl~3005
--operation mode is normal

A1L351 = L1_stack_addrs_c[5][6] & (L1_stack_addrs_c[4][6] # M1L14) # !L1_stack_addrs_c[5][6] & L1_stack_addrs_c[4][6] & !M1L14;


--L1_stack_addrs_c[5][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][7]
--operation mode is normal

L1_stack_addrs_c[5][7]_lut_out = A1L461 & (L1_stack_addrs_c[4][7] # M1L14 $ !L1L27) # !A1L461 & L1_stack_addrs_c[4][7] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][7] = DFFEA(L1_stack_addrs_c[5][7]_lut_out, UCLK, VCC, , L1L07, , );


--A1L451 is rtl~3015
--operation mode is normal

A1L451 = L1_stack_addrs_c[5][7] & (L1_stack_addrs_c[4][7] # M1L14) # !L1_stack_addrs_c[5][7] & L1_stack_addrs_c[4][7] & !M1L14;


--L1_stack_addrs_c[5][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][8]
--operation mode is normal

L1_stack_addrs_c[5][8]_lut_out = A1L561 & (L1_stack_addrs_c[4][8] # M1L14 $ !L1L27) # !A1L561 & L1_stack_addrs_c[4][8] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][8] = DFFEA(L1_stack_addrs_c[5][8]_lut_out, UCLK, VCC, , L1L07, , );


--A1L551 is rtl~3025
--operation mode is normal

A1L551 = L1_stack_addrs_c[5][8] & (L1_stack_addrs_c[4][8] # M1L14) # !L1_stack_addrs_c[5][8] & L1_stack_addrs_c[4][8] & !M1L14;


--L1_stack_addrs_c[5][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][9]
--operation mode is normal

L1_stack_addrs_c[5][9]_lut_out = A1L661 & (L1_stack_addrs_c[4][9] # M1L14 $ !L1L27) # !A1L661 & L1_stack_addrs_c[4][9] & (M1L14 $ L1L27);
L1_stack_addrs_c[5][9] = DFFEA(L1_stack_addrs_c[5][9]_lut_out, UCLK, VCC, , L1L07, , );


--A1L651 is rtl~3035
--operation mode is normal

A1L651 = L1_stack_addrs_c[5][9] & (L1_stack_addrs_c[4][9] # M1L14) # !L1_stack_addrs_c[5][9] & L1_stack_addrs_c[4][9] & !M1L14;


--L1_stack_addrs_c[6][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][0]
--operation mode is normal

L1_stack_addrs_c[6][0]_lut_out = A1L761 & (L1_stack_addrs_c[5][0] # M1L14 $ !L1L27) # !A1L761 & L1_stack_addrs_c[5][0] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][0] = DFFEA(L1_stack_addrs_c[6][0]_lut_out, UCLK, VCC, , L1L07, , );


--A1L751 is rtl~3045
--operation mode is normal

A1L751 = L1_stack_addrs_c[6][0] & (L1_stack_addrs_c[5][0] # M1L14) # !L1_stack_addrs_c[6][0] & L1_stack_addrs_c[5][0] & !M1L14;


--L1_stack_addrs_c[6][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][1]
--operation mode is normal

L1_stack_addrs_c[6][1]_lut_out = A1L861 & (L1_stack_addrs_c[5][1] # M1L14 $ !L1L27) # !A1L861 & L1_stack_addrs_c[5][1] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][1] = DFFEA(L1_stack_addrs_c[6][1]_lut_out, UCLK, VCC, , L1L07, , );


--A1L851 is rtl~3055
--operation mode is normal

A1L851 = L1_stack_addrs_c[6][1] & (L1_stack_addrs_c[5][1] # M1L14) # !L1_stack_addrs_c[6][1] & L1_stack_addrs_c[5][1] & !M1L14;


--L1_stack_addrs_c[6][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][2]
--operation mode is normal

L1_stack_addrs_c[6][2]_lut_out = A1L961 & (L1_stack_addrs_c[5][2] # M1L14 $ !L1L27) # !A1L961 & L1_stack_addrs_c[5][2] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][2] = DFFEA(L1_stack_addrs_c[6][2]_lut_out, UCLK, VCC, , L1L07, , );


--A1L951 is rtl~3065
--operation mode is normal

A1L951 = L1_stack_addrs_c[6][2] & (L1_stack_addrs_c[5][2] # M1L14) # !L1_stack_addrs_c[6][2] & L1_stack_addrs_c[5][2] & !M1L14;


--L1_stack_addrs_c[6][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][3]
--operation mode is normal

L1_stack_addrs_c[6][3]_lut_out = A1L071 & (L1_stack_addrs_c[5][3] # M1L14 $ !L1L27) # !A1L071 & L1_stack_addrs_c[5][3] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][3] = DFFEA(L1_stack_addrs_c[6][3]_lut_out, UCLK, VCC, , L1L07, , );


--A1L061 is rtl~3075
--operation mode is normal

A1L061 = L1_stack_addrs_c[6][3] & (L1_stack_addrs_c[5][3] # M1L14) # !L1_stack_addrs_c[6][3] & L1_stack_addrs_c[5][3] & !M1L14;


--L1_stack_addrs_c[6][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][4]
--operation mode is normal

L1_stack_addrs_c[6][4]_lut_out = A1L171 & (L1_stack_addrs_c[5][4] # M1L14 $ !L1L27) # !A1L171 & L1_stack_addrs_c[5][4] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][4] = DFFEA(L1_stack_addrs_c[6][4]_lut_out, UCLK, VCC, , L1L07, , );


--A1L161 is rtl~3085
--operation mode is normal

A1L161 = L1_stack_addrs_c[6][4] & (L1_stack_addrs_c[5][4] # M1L14) # !L1_stack_addrs_c[6][4] & L1_stack_addrs_c[5][4] & !M1L14;


--L1_stack_addrs_c[6][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][5]
--operation mode is normal

L1_stack_addrs_c[6][5]_lut_out = A1L271 & (L1_stack_addrs_c[5][5] # M1L14 $ !L1L27) # !A1L271 & L1_stack_addrs_c[5][5] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][5] = DFFEA(L1_stack_addrs_c[6][5]_lut_out, UCLK, VCC, , L1L07, , );


--A1L261 is rtl~3095
--operation mode is normal

A1L261 = L1_stack_addrs_c[6][5] & (L1_stack_addrs_c[5][5] # M1L14) # !L1_stack_addrs_c[6][5] & L1_stack_addrs_c[5][5] & !M1L14;


--L1_stack_addrs_c[6][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][6]
--operation mode is normal

L1_stack_addrs_c[6][6]_lut_out = A1L371 & (L1_stack_addrs_c[5][6] # M1L14 $ !L1L27) # !A1L371 & L1_stack_addrs_c[5][6] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][6] = DFFEA(L1_stack_addrs_c[6][6]_lut_out, UCLK, VCC, , L1L07, , );


--A1L361 is rtl~3105
--operation mode is normal

A1L361 = L1_stack_addrs_c[6][6] & (L1_stack_addrs_c[5][6] # M1L14) # !L1_stack_addrs_c[6][6] & L1_stack_addrs_c[5][6] & !M1L14;


--L1_stack_addrs_c[6][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][7]
--operation mode is normal

L1_stack_addrs_c[6][7]_lut_out = A1L471 & (L1_stack_addrs_c[5][7] # M1L14 $ !L1L27) # !A1L471 & L1_stack_addrs_c[5][7] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][7] = DFFEA(L1_stack_addrs_c[6][7]_lut_out, UCLK, VCC, , L1L07, , );


--A1L461 is rtl~3115
--operation mode is normal

A1L461 = L1_stack_addrs_c[6][7] & (L1_stack_addrs_c[5][7] # M1L14) # !L1_stack_addrs_c[6][7] & L1_stack_addrs_c[5][7] & !M1L14;


--L1_stack_addrs_c[6][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][8]
--operation mode is normal

L1_stack_addrs_c[6][8]_lut_out = A1L571 & (L1_stack_addrs_c[5][8] # M1L14 $ !L1L27) # !A1L571 & L1_stack_addrs_c[5][8] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][8] = DFFEA(L1_stack_addrs_c[6][8]_lut_out, UCLK, VCC, , L1L07, , );


--A1L561 is rtl~3125
--operation mode is normal

A1L561 = L1_stack_addrs_c[6][8] & (L1_stack_addrs_c[5][8] # M1L14) # !L1_stack_addrs_c[6][8] & L1_stack_addrs_c[5][8] & !M1L14;


--L1_stack_addrs_c[6][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][9]
--operation mode is normal

L1_stack_addrs_c[6][9]_lut_out = A1L671 & (L1_stack_addrs_c[5][9] # M1L14 $ !L1L27) # !A1L671 & L1_stack_addrs_c[5][9] & (M1L14 $ L1L27);
L1_stack_addrs_c[6][9] = DFFEA(L1_stack_addrs_c[6][9]_lut_out, UCLK, VCC, , L1L07, , );


--A1L661 is rtl~3135
--operation mode is normal

A1L661 = L1_stack_addrs_c[6][9] & (L1_stack_addrs_c[5][9] # M1L14) # !L1_stack_addrs_c[6][9] & L1_stack_addrs_c[5][9] & !M1L14;


--L1_stack_addrs_c[7][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][0]
--operation mode is normal

L1_stack_addrs_c[7][0]_lut_out = M1L14 & L1_stack_addrs_c[6][0] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][0] # !L1L27 & L1_stack_addrs_c[7][0]);
L1_stack_addrs_c[7][0] = DFFEA(L1_stack_addrs_c[7][0]_lut_out, UCLK, VCC, , L1L07, , );


--A1L761 is rtl~3145
--operation mode is normal

A1L761 = L1_stack_addrs_c[7][0] & (L1_stack_addrs_c[6][0] # M1L14) # !L1_stack_addrs_c[7][0] & L1_stack_addrs_c[6][0] & !M1L14;


--L1_stack_addrs_c[7][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][1]
--operation mode is normal

L1_stack_addrs_c[7][1]_lut_out = M1L14 & L1_stack_addrs_c[6][1] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][1] # !L1L27 & L1_stack_addrs_c[7][1]);
L1_stack_addrs_c[7][1] = DFFEA(L1_stack_addrs_c[7][1]_lut_out, UCLK, VCC, , L1L07, , );


--A1L861 is rtl~3155
--operation mode is normal

A1L861 = L1_stack_addrs_c[7][1] & (L1_stack_addrs_c[6][1] # M1L14) # !L1_stack_addrs_c[7][1] & L1_stack_addrs_c[6][1] & !M1L14;


--L1_stack_addrs_c[7][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][2]
--operation mode is normal

L1_stack_addrs_c[7][2]_lut_out = M1L14 & L1_stack_addrs_c[6][2] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][2] # !L1L27 & L1_stack_addrs_c[7][2]);
L1_stack_addrs_c[7][2] = DFFEA(L1_stack_addrs_c[7][2]_lut_out, UCLK, VCC, , L1L07, , );


--A1L961 is rtl~3165
--operation mode is normal

A1L961 = L1_stack_addrs_c[7][2] & (L1_stack_addrs_c[6][2] # M1L14) # !L1_stack_addrs_c[7][2] & L1_stack_addrs_c[6][2] & !M1L14;


--L1_stack_addrs_c[7][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][3]
--operation mode is normal

L1_stack_addrs_c[7][3]_lut_out = M1L14 & L1_stack_addrs_c[6][3] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][3] # !L1L27 & L1_stack_addrs_c[7][3]);
L1_stack_addrs_c[7][3] = DFFEA(L1_stack_addrs_c[7][3]_lut_out, UCLK, VCC, , L1L07, , );


--A1L071 is rtl~3175
--operation mode is normal

A1L071 = L1_stack_addrs_c[7][3] & (L1_stack_addrs_c[6][3] # M1L14) # !L1_stack_addrs_c[7][3] & L1_stack_addrs_c[6][3] & !M1L14;


--L1_stack_addrs_c[7][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][4]
--operation mode is normal

L1_stack_addrs_c[7][4]_lut_out = M1L14 & L1_stack_addrs_c[6][4] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][4] # !L1L27 & L1_stack_addrs_c[7][4]);
L1_stack_addrs_c[7][4] = DFFEA(L1_stack_addrs_c[7][4]_lut_out, UCLK, VCC, , L1L07, , );


--A1L171 is rtl~3185
--operation mode is normal

A1L171 = L1_stack_addrs_c[7][4] & (L1_stack_addrs_c[6][4] # M1L14) # !L1_stack_addrs_c[7][4] & L1_stack_addrs_c[6][4] & !M1L14;


--L1_stack_addrs_c[7][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][5]
--operation mode is normal

L1_stack_addrs_c[7][5]_lut_out = M1L14 & L1_stack_addrs_c[6][5] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][5] # !L1L27 & L1_stack_addrs_c[7][5]);
L1_stack_addrs_c[7][5] = DFFEA(L1_stack_addrs_c[7][5]_lut_out, UCLK, VCC, , L1L07, , );


--A1L271 is rtl~3195
--operation mode is normal

A1L271 = L1_stack_addrs_c[7][5] & (L1_stack_addrs_c[6][5] # M1L14) # !L1_stack_addrs_c[7][5] & L1_stack_addrs_c[6][5] & !M1L14;


--L1_stack_addrs_c[7][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][6]
--operation mode is normal

L1_stack_addrs_c[7][6]_lut_out = M1L14 & L1_stack_addrs_c[6][6] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][6] # !L1L27 & L1_stack_addrs_c[7][6]);
L1_stack_addrs_c[7][6] = DFFEA(L1_stack_addrs_c[7][6]_lut_out, UCLK, VCC, , L1L07, , );


--A1L371 is rtl~3205
--operation mode is normal

A1L371 = L1_stack_addrs_c[7][6] & (L1_stack_addrs_c[6][6] # M1L14) # !L1_stack_addrs_c[7][6] & L1_stack_addrs_c[6][6] & !M1L14;


--L1_stack_addrs_c[7][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][7]
--operation mode is normal

L1_stack_addrs_c[7][7]_lut_out = M1L14 & L1_stack_addrs_c[6][7] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][7] # !L1L27 & L1_stack_addrs_c[7][7]);
L1_stack_addrs_c[7][7] = DFFEA(L1_stack_addrs_c[7][7]_lut_out, UCLK, VCC, , L1L07, , );


--A1L471 is rtl~3215
--operation mode is normal

A1L471 = L1_stack_addrs_c[7][7] & (L1_stack_addrs_c[6][7] # M1L14) # !L1_stack_addrs_c[7][7] & L1_stack_addrs_c[6][7] & !M1L14;


--L1_stack_addrs_c[7][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][8]
--operation mode is normal

L1_stack_addrs_c[7][8]_lut_out = M1L14 & L1_stack_addrs_c[6][8] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][8] # !L1L27 & L1_stack_addrs_c[7][8]);
L1_stack_addrs_c[7][8] = DFFEA(L1_stack_addrs_c[7][8]_lut_out, UCLK, VCC, , L1L07, , );


--A1L571 is rtl~3225
--operation mode is normal

A1L571 = L1_stack_addrs_c[7][8] & (L1_stack_addrs_c[6][8] # M1L14) # !L1_stack_addrs_c[7][8] & L1_stack_addrs_c[6][8] & !M1L14;


--L1_stack_addrs_c[7][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][9]
--operation mode is normal

L1_stack_addrs_c[7][9]_lut_out = M1L14 & L1_stack_addrs_c[6][9] & !L1L27 # !M1L14 & (L1L27 & L1_stack_addrs_c[6][9] # !L1L27 & L1_stack_addrs_c[7][9]);
L1_stack_addrs_c[7][9] = DFFEA(L1_stack_addrs_c[7][9]_lut_out, UCLK, VCC, , L1L07, , );


--A1L671 is rtl~3235
--operation mode is normal

A1L671 = L1_stack_addrs_c[7][9] & (L1_stack_addrs_c[6][9] # M1L14) # !L1_stack_addrs_c[7][9] & L1_stack_addrs_c[6][9] & !M1L14;


--UCLK is UCLK
--operation mode is input

UCLK = INPUT();


--nRESET is nRESET
--operation mode is input

nRESET = INPUT();


--PORTA_IN[7] is PORTA_IN[7]
--operation mode is input

PORTA_IN[7] = INPUT();


--PORTB_IN[7] is PORTB_IN[7]
--operation mode is input

PORTB_IN[7] = INPUT();


--PORTA_IN[6] is PORTA_IN[6]
--operation mode is input

PORTA_IN[6] = INPUT();


--PORTB_IN[6] is PORTB_IN[6]
--operation mode is input

PORTB_IN[6] = INPUT();


--PORTA_IN[0] is PORTA_IN[0]
--operation mode is input

PORTA_IN[0] = INPUT();


--PORTB_IN[0] is PORTB_IN[0]
--operation mode is input

PORTB_IN[0] = INPUT();


--PORTA_IN[1] is PORTA_IN[1]
--operation mode is input

PORTA_IN[1] = INPUT();


--PORTB_IN[1] is PORTB_IN[1]
--operation mode is input

PORTB_IN[1] = INPUT();


--PORTA_IN[2] is PORTA_IN[2]
--operation mode is input

PORTA_IN[2] = INPUT();


--PORTB_IN[2] is PORTB_IN[2]
--operation mode is input

PORTB_IN[2] = INPUT();


--PORTA_IN[3] is PORTA_IN[3]
--operation mode is input

PORTA_IN[3] = INPUT();


--PORTB_IN[3] is PORTB_IN[3]
--operation mode is input

PORTB_IN[3] = INPUT();


--PORTA_IN[4] is PORTA_IN[4]
--operation mode is input

PORTA_IN[4] = INPUT();


--PORTB_IN[4] is PORTB_IN[4]
--operation mode is input

PORTB_IN[4] = INPUT();


--PORTA_IN[5] is PORTA_IN[5]
--operation mode is input

PORTA_IN[5] = INPUT();


--PORTB_IN[5] is PORTB_IN[5]
--operation mode is input

PORTB_IN[5] = INPUT();


--RXD is RXD
--operation mode is input

RXD = INPUT();


--IN_INT[0] is IN_INT[0]
--operation mode is input

IN_INT[0] = INPUT();


--IN_INT[1] is IN_INT[1]
--operation mode is input

IN_INT[1] = INPUT();


--IN_INT[2] is IN_INT[2]
--operation mode is input

IN_INT[2] = INPUT();


--IN_INT[3] is IN_INT[3]
--operation mode is input

IN_INT[3] = INPUT();


--TXD is TXD
--operation mode is output

TXD = OUTPUT(!C1L55Q);


--PORTA_OUT[7] is PORTA_OUT[7]
--operation mode is output

PORTA_OUT[7] = OUTPUT(K1L31Q);


--PORTA_OUT[6] is PORTA_OUT[6]
--operation mode is output

PORTA_OUT[6] = OUTPUT(K1L21Q);


--PORTA_OUT[5] is PORTA_OUT[5]
--operation mode is output

PORTA_OUT[5] = OUTPUT(K1L11Q);


--PORTA_OUT[4] is PORTA_OUT[4]
--operation mode is output

PORTA_OUT[4] = OUTPUT(K1L01Q);


--PORTA_OUT[3] is PORTA_OUT[3]
--operation mode is output

PORTA_OUT[3] = OUTPUT(K1L9Q);


--PORTA_OUT[2] is PORTA_OUT[2]
--operation mode is output

PORTA_OUT[2] = OUTPUT(K1L8Q);


--PORTA_OUT[1] is PORTA_OUT[1]
--operation mode is output

PORTA_OUT[1] = OUTPUT(K1L7Q);


--PORTA_OUT[0] is PORTA_OUT[0]
--operation mode is output

PORTA_OUT[0] = OUTPUT(K1L6Q);


--PORTB_OUT[7] is PORTB_OUT[7]
--operation mode is output

PORTB_OUT[7] = OUTPUT(K1L12Q);


--PORTB_OUT[6] is PORTB_OUT[6]
--operation mode is output

PORTB_OUT[6] = OUTPUT(K1L02Q);


--PORTB_OUT[5] is PORTB_OUT[5]
--operation mode is output

PORTB_OUT[5] = OUTPUT(K1L91Q);


--PORTB_OUT[4] is PORTB_OUT[4]
--operation mode is output

PORTB_OUT[4] = OUTPUT(K1L81Q);


--PORTB_OUT[3] is PORTB_OUT[3]
--operation mode is output

PORTB_OUT[3] = OUTPUT(K1L71Q);


--PORTB_OUT[2] is PORTB_OUT[2]
--operation mode is output

PORTB_OUT[2] = OUTPUT(K1L61Q);


--PORTB_OUT[1] is PORTB_OUT[1]
--operation mode is output

PORTB_OUT[1] = OUTPUT(K1L51Q);


--PORTB_OUT[0] is PORTB_OUT[0]
--operation mode is output

PORTB_OUT[0] = OUTPUT(K1L41Q);


