{
  "module_name": "amlogic,meson-gxbb-reset.h",
  "hash_id": "f739c9b8af77999da47f61b539daf77ff0e9c5727c6956ba61257bcc2fbd443e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/amlogic,meson-gxbb-reset.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_AMLOGIC_MESON_GXBB_RESET_H\n#define _DT_BINDINGS_AMLOGIC_MESON_GXBB_RESET_H\n\n \n#define RESET_HIU\t\t\t0\n \n#define RESET_DOS_RESET\t\t\t2\n#define RESET_DDR_TOP\t\t\t3\n#define RESET_DCU_RESET\t\t\t4\n#define RESET_VIU\t\t\t5\n#define RESET_AIU\t\t\t6\n#define RESET_VID_PLL_DIV\t\t7\n \n#define RESET_PMUX\t\t\t9\n#define RESET_VENC\t\t\t10\n#define RESET_ASSIST\t\t\t11\n#define RESET_AFIFO2\t\t\t12\n#define RESET_VCBUS\t\t\t13\n \n \n#define RESET_GIC\t\t\t16\n#define RESET_CAPB3_DECODE\t\t17\n#define RESET_NAND_CAPB3\t\t18\n#define RESET_HDMITX_CAPB3\t\t19\n#define RESET_MALI_CAPB3\t\t20\n#define RESET_DOS_CAPB3\t\t\t21\n#define RESET_SYS_CPU_CAPB3\t\t22\n#define RESET_CBUS_CAPB3\t\t23\n#define RESET_AHB_CNTL\t\t\t24\n#define RESET_AHB_DATA\t\t\t25\n#define RESET_VCBUS_CLK81\t\t26\n#define RESET_MMC\t\t\t27\n#define RESET_MIPI_0\t\t\t28\n#define RESET_MIPI_1\t\t\t29\n#define RESET_MIPI_2\t\t\t30\n#define RESET_MIPI_3\t\t\t31\n \n#define RESET_CPPM\t\t\t32\n#define RESET_DEMUX\t\t\t33\n#define RESET_USB_OTG\t\t\t34\n#define RESET_DDR\t\t\t35\n#define RESET_AO_RESET\t\t\t36\n#define RESET_BT656\t\t\t37\n#define RESET_AHB_SRAM\t\t\t38\n \n#define RESET_PARSER\t\t\t40\n#define RESET_BLKMV\t\t\t41\n#define RESET_ISA\t\t\t42\n#define RESET_ETHERNET\t\t\t43\n#define RESET_SD_EMMC_A\t\t\t44\n#define RESET_SD_EMMC_B\t\t\t45\n#define RESET_SD_EMMC_C\t\t\t46\n#define RESET_ROM_BOOT\t\t\t47\n#define RESET_SYS_CPU_0\t\t\t48\n#define RESET_SYS_CPU_1\t\t\t49\n#define RESET_SYS_CPU_2\t\t\t50\n#define RESET_SYS_CPU_3\t\t\t51\n#define RESET_SYS_CPU_CORE_0\t\t52\n#define RESET_SYS_CPU_CORE_1\t\t53\n#define RESET_SYS_CPU_CORE_2\t\t54\n#define RESET_SYS_CPU_CORE_3\t\t55\n#define RESET_SYS_PLL_DIV\t\t56\n#define RESET_SYS_CPU_AXI\t\t57\n#define RESET_SYS_CPU_L2\t\t58\n#define RESET_SYS_CPU_P\t\t\t59\n#define RESET_SYS_CPU_MBIST\t\t60\n#define RESET_ACODEC\t\t\t61\n \n \n \n#define RESET_VD_RMEM\t\t\t64\n#define RESET_AUDIN\t\t\t65\n#define RESET_HDMI_TX\t\t\t66\n \n \n \n#define RESET_GE2D\t\t\t70\n#define RESET_PARSER_REG\t\t71\n#define RESET_PARSER_FETCH\t\t72\n#define RESET_PARSER_CTL\t\t73\n#define RESET_PARSER_TOP\t\t74\n \n \n#define RESET_AO_CPU_RESET\t\t77\n#define RESET_MALI\t\t\t78\n#define RESET_HDMI_SYSTEM_RESET\t\t79\n \n \n#define RESET_RING_OSCILLATOR\t\t96\n#define RESET_SYS_CPU\t\t\t97\n#define RESET_EFUSE\t\t\t98\n#define RESET_SYS_CPU_BVCI\t\t99\n#define RESET_AIFIFO\t\t\t100\n#define RESET_TVFE\t\t\t101\n#define RESET_AHB_BRIDGE_CNTL\t\t102\n \n#define RESET_AUDIO_DAC\t\t\t104\n#define RESET_DEMUX_TOP\t\t\t105\n#define RESET_DEMUX_DES\t\t\t106\n#define RESET_DEMUX_S2P_0\t\t107\n#define RESET_DEMUX_S2P_1\t\t108\n#define RESET_DEMUX_RESET_0\t\t109\n#define RESET_DEMUX_RESET_1\t\t110\n#define RESET_DEMUX_RESET_2\t\t111\n \n \n \n \n \n \n#define RESET_DVIN_RESET\t\t132\n#define RESET_RDMA\t\t\t133\n#define RESET_VENCI\t\t\t134\n#define RESET_VENCP\t\t\t135\n \n#define RESET_VDAC\t\t\t137\n#define RESET_RTC\t\t\t138\n \n#define RESET_VDI6\t\t\t140\n#define RESET_VENCL\t\t\t141\n#define RESET_I2C_MASTER_2\t\t142\n#define RESET_I2C_MASTER_1\t\t143\n \n \n \n \n#define RESET_PERIPHS_GENERAL\t\t192\n#define RESET_PERIPHS_SPICC\t\t193\n#define RESET_PERIPHS_SMART_CARD\t194\n#define RESET_PERIPHS_SAR_ADC\t\t195\n#define RESET_PERIPHS_I2C_MASTER_0\t196\n#define RESET_SANA\t\t\t197\n \n#define RESET_PERIPHS_STREAM_INTERFACE\t199\n#define RESET_PERIPHS_SDIO\t\t200\n#define RESET_PERIPHS_UART_0\t\t201\n#define RESET_PERIPHS_UART_1_2\t\t202\n#define RESET_PERIPHS_ASYNC_0\t\t203\n#define RESET_PERIPHS_ASYNC_1\t\t204\n#define RESET_PERIPHS_SPI_0\t\t205\n#define RESET_PERIPHS_SDHC\t\t206\n#define RESET_UART_SLIP\t\t\t207\n \n \n#define RESET_USB_DDR_0\t\t\t224\n#define RESET_USB_DDR_1\t\t\t225\n#define RESET_USB_DDR_2\t\t\t226\n#define RESET_USB_DDR_3\t\t\t227\n \n#define RESET_DEVICE_MMC_ARB\t\t229\n \n#define RESET_VID_LOCK\t\t\t231\n#define RESET_A9_DMC_PIPEL\t\t232\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}