

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Sep 06 08:50:06 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14  0000                     
    15                           ; Version 2.20
    16                           ; Generated 05/05/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F45K50 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _ANSELB	set	3932
    50  0000                     _ANSELA	set	3931
    51  0000                     _LATAbits	set	3977
    52  0000                     _RCONbits	set	4048
    53  0000                     _INTCON	set	4082
    54  0000                     _TRISB	set	3987
    55  0000                     _TRISA	set	3986
    56  0000                     _INTCONbits	set	4082
    57  0000                     _LATA	set	3977
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62  000088                     __pcinit:
    63                           	callstack 0
    64  000088                     start_initialization:
    65                           	callstack 0
    66  000088                     __initialization:
    67                           	callstack 0
    68  000088                     end_of_initialization:
    69                           	callstack 0
    70  000088                     __end_of__initialization:
    71                           	callstack 0
    72  000088  9004               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    73  00008A  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    74  00008C  0100               	movlb	0
    75  00008E  EF2A  F000         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78  000001                     __pcstackCOMRAM:
    79                           	callstack 0
    80  000001                     ??_Externa0:
    81  000001                     
    82                           ; 1 bytes @ 0x0
    83  000001                     	ds	1
    84  000002                     Externa0@Conta:
    85                           	callstack 0
    86                           
    87                           ; 1 bytes @ 0x1
    88  000002                     	ds	1
    89  000003                     ??_main:
    90                           
    91                           ; 1 bytes @ 0x2
    92  000003                     	ds	1
    93                           
    94 ;;
    95 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    96 ;;
    97 ;; *************** function _main *****************
    98 ;; Defined at:
    99 ;;		line 31 in file "interrupcion.c"
   100 ;; Parameters:    Size  Location     Type
   101 ;;		None
   102 ;; Auto vars:     Size  Location     Type
   103 ;;		None
   104 ;; Return value:  Size  Location     Type
   105 ;;                  1    wreg      void 
   106 ;; Registers used:
   107 ;;		wreg, status,2, status,0
   108 ;; Tracked objects:
   109 ;;		On entry : 0/0
   110 ;;		On exit  : 0/0
   111 ;;		Unchanged: 0/0
   112 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   113 ;;      Params:         0       0       0       0       0       0       0       0       0
   114 ;;      Locals:         0       0       0       0       0       0       0       0       0
   115 ;;      Temps:          1       0       0       0       0       0       0       0       0
   116 ;;      Totals:         1       0       0       0       0       0       0       0       0
   117 ;;Total ram usage:        1 bytes
   118 ;; Hardware stack levels required when called: 1
   119 ;; This function calls:
   120 ;;		Nothing
   121 ;; This function is called by:
   122 ;;		Startup code after reset
   123 ;; This function uses a non-reentrant model
   124 ;;
   125                           
   126                           	psect	text0
   127  000054                     __ptext0:
   128                           	callstack 0
   129  000054                     _main:
   130                           	callstack 30
   131  000054                     
   132                           ;interrupcion.c: 32:     TRISA = 0;
   133  000054  0E00               	movlw	0
   134  000056  6E92               	movwf	146,c	;volatile
   135                           
   136                           ;interrupcion.c: 33:     ANSELA = 0;
   137  000058  0E00               	movlw	0
   138  00005A  010F               	movlb	15	; () banked
   139  00005C  6F5B               	movwf	91,b	;volatile
   140                           
   141                           ;interrupcion.c: 34:     LATA = 0;
   142  00005E  0E00               	movlw	0
   143  000060  6E89               	movwf	137,c	;volatile
   144  000062                     
   145                           ; BSR set to: 15
   146                           ;interrupcion.c: 35:     TRISB=255;
   147  000062  6893               	setf	147,c	;volatile
   148                           
   149                           ;interrupcion.c: 36:     ANSELB = 0;
   150  000064  0E00               	movlw	0
   151  000066  6F5C               	movwf	92,b	;volatile
   152                           
   153                           ;interrupcion.c: 38:     INTCON = 0b10010000;
   154  000068  0E90               	movlw	144
   155  00006A  6EF2               	movwf	242,c	;volatile
   156  00006C                     
   157                           ; BSR set to: 15
   158                           ;interrupcion.c: 39:     RCONbits.IPEN = 1;
   159  00006C  8ED0               	bsf	208,7,c	;volatile
   160  00006E                     l730:
   161                           
   162                           ;interrupcion.c: 43:         LATAbits.LA0 ^= 1;
   163  00006E  7089               	btg	137,0,c	;volatile
   164  000070                     
   165                           ;interrupcion.c: 44:         _delay((unsigned long)((500)*(1000000/4000.0)));
   166  000070  0EA3               	movlw	163
   167  000072  6E03               	movwf	??_main^0,c
   168  000074  0E55               	movlw	85
   169  000076                     u27:
   170  000076  2EE8               	decfsz	wreg,f,c
   171  000078  D7FE               	bra	u27
   172  00007A  2E03               	decfsz	??_main^0,f,c
   173  00007C  D7FC               	bra	u27
   174  00007E  F000               	nop	
   175  000080  EF37  F000         	goto	l730
   176  000084  EF28  F000         	goto	start
   177  000088                     __end_of_main:
   178                           	callstack 0
   179                           
   180 ;; *************** function _Externa0 *****************
   181 ;; Defined at:
   182 ;;		line 19 in file "interrupcion.c"
   183 ;; Parameters:    Size  Location     Type
   184 ;;		None
   185 ;; Auto vars:     Size  Location     Type
   186 ;;  Conta           1    1[COMRAM] unsigned char 
   187 ;; Return value:  Size  Location     Type
   188 ;;                  1    wreg      void 
   189 ;; Registers used:
   190 ;;		wreg, status,2, status,0
   191 ;; Tracked objects:
   192 ;;		On entry : 0/0
   193 ;;		On exit  : 0/0
   194 ;;		Unchanged: 0/0
   195 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   196 ;;      Params:         0       0       0       0       0       0       0       0       0
   197 ;;      Locals:         1       0       0       0       0       0       0       0       0
   198 ;;      Temps:          1       0       0       0       0       0       0       0       0
   199 ;;      Totals:         2       0       0       0       0       0       0       0       0
   200 ;;Total ram usage:        2 bytes
   201 ;; Hardware stack levels used: 1
   202 ;; This function calls:
   203 ;;		Nothing
   204 ;; This function is called by:
   205 ;;		Interrupt level 2
   206 ;; This function uses a non-reentrant model
   207 ;;
   208                           
   209                           	psect	intcode
   210  000008                     __pintcode:
   211                           	callstack 0
   212  000008                     _Externa0:
   213                           	callstack 30
   214                           
   215                           ;incstack = 0
   216  000008  8204               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   217  00000A                     
   218                           ;interrupcion.c: 20:     char Conta = 15;
   219  00000A  0E0F               	movlw	15
   220  00000C  6E02               	movwf	Externa0@Conta^0,c
   221                           
   222                           ;interrupcion.c: 21:     while(Conta){
   223  00000E  EF1D  F000         	goto	i2l722
   224  000012                     i2l26:
   225                           
   226                           ;interrupcion.c: 22:         LATA = 255;
   227  000012  6889               	setf	137,c	;volatile
   228  000014                     
   229                           ;interrupcion.c: 23:         _delay((unsigned long)((500)*(1000000/4000.0)));
   230  000014  0EA3               	movlw	163
   231  000016  6E01               	movwf	??_Externa0^0,c
   232  000018  0E55               	movlw	85
   233  00001A                     i2u3_47:
   234  00001A  2EE8               	decfsz	wreg,f,c
   235  00001C  D7FE               	bra	i2u3_47
   236  00001E  2E01               	decfsz	??_Externa0^0,f,c
   237  000020  D7FC               	bra	i2u3_47
   238  000022  F000               	nop	
   239  000024                     
   240                           ;interrupcion.c: 24:         LATA = 0;
   241  000024  0E00               	movlw	0
   242  000026  6E89               	movwf	137,c	;volatile
   243  000028                     
   244                           ;interrupcion.c: 25:         _delay((unsigned long)((500)*(1000000/4000.0)));
   245  000028  0EA3               	movlw	163
   246  00002A  6E01               	movwf	??_Externa0^0,c
   247  00002C  0E55               	movlw	85
   248  00002E                     i2u4_47:
   249  00002E  2EE8               	decfsz	wreg,f,c
   250  000030  D7FE               	bra	i2u4_47
   251  000032  2E01               	decfsz	??_Externa0^0,f,c
   252  000034  D7FC               	bra	i2u4_47
   253  000036  F000               	nop	
   254  000038                     
   255                           ;interrupcion.c: 26:         Conta-=1;
   256  000038  0602               	decf	Externa0@Conta^0,f,c
   257  00003A                     i2l722:
   258                           
   259                           ;interrupcion.c: 21:     while(Conta){
   260  00003A  5002               	movf	Externa0@Conta^0,w,c
   261  00003C  A4D8               	btfss	status,2,c
   262  00003E  EF23  F000         	goto	i2u1_41
   263  000042  EF25  F000         	goto	i2u1_40
   264  000046                     i2u1_41:
   265  000046  EF09  F000         	goto	i2l26
   266  00004A                     i2u1_40:
   267  00004A                     
   268                           ;interrupcion.c: 28:     INTCONbits.INT0IF = 0;
   269  00004A  92F2               	bcf	242,1,c	;volatile
   270  00004C  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   271  00004E  0011               	retfie		f
   272  000050                     __end_of_Externa0:
   273                           	callstack 0
   274  0000                     
   275                           	psect	rparam
   276  0000                     
   277                           	psect	temp
   278  000004                     btemp:
   279                           	callstack 0
   280  000004                     	ds	1
   281  0000                     int$flags	set	btemp
   282  0000                     wtemp8	set	btemp+1
   283  0000                     ttemp5	set	btemp+1
   284  0000                     ttemp6	set	btemp+4
   285  0000                     ttemp7	set	btemp+8
   286                           
   287                           	psect	idloc
   288                           
   289                           ;Config register IDLOC0 @ 0x200000
   290                           ;	unspecified, using default values
   291  200000                     	org	2097152
   292  200000  FF                 	db	255
   293                           
   294                           ;Config register IDLOC1 @ 0x200001
   295                           ;	unspecified, using default values
   296  200001                     	org	2097153
   297  200001  FF                 	db	255
   298                           
   299                           ;Config register IDLOC2 @ 0x200002
   300                           ;	unspecified, using default values
   301  200002                     	org	2097154
   302  200002  FF                 	db	255
   303                           
   304                           ;Config register IDLOC3 @ 0x200003
   305                           ;	unspecified, using default values
   306  200003                     	org	2097155
   307  200003  FF                 	db	255
   308                           
   309                           ;Config register IDLOC4 @ 0x200004
   310                           ;	unspecified, using default values
   311  200004                     	org	2097156
   312  200004  FF                 	db	255
   313                           
   314                           ;Config register IDLOC5 @ 0x200005
   315                           ;	unspecified, using default values
   316  200005                     	org	2097157
   317  200005  FF                 	db	255
   318                           
   319                           ;Config register IDLOC6 @ 0x200006
   320                           ;	unspecified, using default values
   321  200006                     	org	2097158
   322  200006  FF                 	db	255
   323                           
   324                           ;Config register IDLOC7 @ 0x200007
   325                           ;	unspecified, using default values
   326  200007                     	org	2097159
   327  200007  FF                 	db	255
   328                           
   329                           	psect	config
   330                           
   331                           ;Config register CONFIG1L @ 0x300000
   332                           ;	unspecified, using default values
   333                           ;	PLL Selection
   334                           ;	PLLSEL = 0x0, unprogrammed default
   335                           ;	PLL Enable Configuration bit
   336                           ;	CFGPLLEN = 0x0, unprogrammed default
   337                           ;	CPU System Clock Postscaler
   338                           ;	CPUDIV = 0x0, unprogrammed default
   339                           ;	Low Speed USB mode with 48 MHz system clock
   340                           ;	LS48MHZ = 0x0, unprogrammed default
   341  300000                     	org	3145728
   342  300000  00                 	db	0
   343                           
   344                           ;Config register CONFIG1H @ 0x300001
   345                           ;	Oscillator Selection
   346                           ;	FOSC = INTOSCIO, Internal oscillator
   347                           ;	Primary Oscillator Shutdown
   348                           ;	PCLKEN = 0x1, unprogrammed default
   349                           ;	Fail-Safe Clock Monitor
   350                           ;	FCMEN = 0x0, unprogrammed default
   351                           ;	Internal/External Oscillator Switchover
   352                           ;	IESO = 0x0, unprogrammed default
   353  300001                     	org	3145729
   354  300001  28                 	db	40
   355                           
   356                           ;Config register CONFIG2L @ 0x300002
   357                           ;	unspecified, using default values
   358                           ;	Power-up Timer Enable
   359                           ;	nPWRTEN = 0x1, unprogrammed default
   360                           ;	Brown-out Reset Enable
   361                           ;	BOREN = 0x3, unprogrammed default
   362                           ;	Brown-out Reset Voltage
   363                           ;	BORV = 0x3, unprogrammed default
   364                           ;	Low-Power Brown-out Reset
   365                           ;	nLPBOR = 0x1, unprogrammed default
   366  300002                     	org	3145730
   367  300002  5F                 	db	95
   368                           
   369                           ;Config register CONFIG2H @ 0x300003
   370                           ;	Watchdog Timer Enable bits
   371                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   372                           ;	Watchdog Timer Postscaler
   373                           ;	WDTPS = 0xF, unprogrammed default
   374  300003                     	org	3145731
   375  300003  3C                 	db	60
   376                           
   377                           ; Padding undefined space
   378  300004                     	org	3145732
   379  300004  FF                 	db	255
   380                           
   381                           ;Config register CONFIG3H @ 0x300005
   382                           ;	CCP2 MUX bit
   383                           ;	CCP2MX = 0x1, unprogrammed default
   384                           ;	PORTB A/D Enable bit
   385                           ;	PBADEN = 0x1, unprogrammed default
   386                           ;	Timer3 Clock Input MUX bit
   387                           ;	T3CMX = 0x1, unprogrammed default
   388                           ;	SDO Output MUX bit
   389                           ;	SDOMX = 0x1, unprogrammed default
   390                           ;	Master Clear Reset Pin Enable
   391                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   392  300005                     	org	3145733
   393  300005  D3                 	db	211
   394                           
   395                           ;Config register CONFIG4L @ 0x300006
   396                           ;	Stack Full/Underflow Reset
   397                           ;	STVREN = 0x1, unprogrammed default
   398                           ;	Single-Supply ICSP Enable bit
   399                           ;	LVP = OFF, Single-Supply ICSP disabled
   400                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   401                           ;	ICPRT = OFF, ICPORT disabled
   402                           ;	Extended Instruction Set Enable bit
   403                           ;	XINST = 0x0, unprogrammed default
   404                           ;	Background Debugger Enable bit
   405                           ;	DEBUG = 0x1, unprogrammed default
   406  300006                     	org	3145734
   407  300006  81                 	db	129
   408                           
   409                           ; Padding undefined space
   410  300007                     	org	3145735
   411  300007  FF                 	db	255
   412                           
   413                           ;Config register CONFIG5L @ 0x300008
   414                           ;	unspecified, using default values
   415                           ;	Block 0 Code Protect
   416                           ;	CP0 = 0x1, unprogrammed default
   417                           ;	Block 1 Code Protect
   418                           ;	CP1 = 0x1, unprogrammed default
   419                           ;	Block 2 Code Protect
   420                           ;	CP2 = 0x1, unprogrammed default
   421                           ;	Block 3 Code Protect
   422                           ;	CP3 = 0x1, unprogrammed default
   423  300008                     	org	3145736
   424  300008  0F                 	db	15
   425                           
   426                           ;Config register CONFIG5H @ 0x300009
   427                           ;	unspecified, using default values
   428                           ;	Boot Block Code Protect
   429                           ;	CPB = 0x1, unprogrammed default
   430                           ;	Data EEPROM Code Protect
   431                           ;	CPD = 0x1, unprogrammed default
   432  300009                     	org	3145737
   433  300009  C0                 	db	192
   434                           
   435                           ;Config register CONFIG6L @ 0x30000A
   436                           ;	unspecified, using default values
   437                           ;	Block 0 Write Protect
   438                           ;	WRT0 = 0x1, unprogrammed default
   439                           ;	Block 1 Write Protect
   440                           ;	WRT1 = 0x1, unprogrammed default
   441                           ;	Block 2 Write Protect
   442                           ;	WRT2 = 0x1, unprogrammed default
   443                           ;	Block 3 Write Protect
   444                           ;	WRT3 = 0x1, unprogrammed default
   445  30000A                     	org	3145738
   446  30000A  0F                 	db	15
   447                           
   448                           ;Config register CONFIG6H @ 0x30000B
   449                           ;	unspecified, using default values
   450                           ;	Configuration Registers Write Protect
   451                           ;	WRTC = 0x1, unprogrammed default
   452                           ;	Boot Block Write Protect
   453                           ;	WRTB = 0x1, unprogrammed default
   454                           ;	Data EEPROM Write Protect
   455                           ;	WRTD = 0x1, unprogrammed default
   456  30000B                     	org	3145739
   457  30000B  E0                 	db	224
   458                           
   459                           ;Config register CONFIG7L @ 0x30000C
   460                           ;	unspecified, using default values
   461                           ;	Block 0 Table Read Protect
   462                           ;	EBTR0 = 0x1, unprogrammed default
   463                           ;	Block 1 Table Read Protect
   464                           ;	EBTR1 = 0x1, unprogrammed default
   465                           ;	Block 2 Table Read Protect
   466                           ;	EBTR2 = 0x1, unprogrammed default
   467                           ;	Block 3 Table Read Protect
   468                           ;	EBTR3 = 0x1, unprogrammed default
   469  30000C                     	org	3145740
   470  30000C  0F                 	db	15
   471                           
   472                           ;Config register CONFIG7H @ 0x30000D
   473                           ;	unspecified, using default values
   474                           ;	Boot Block Table Read Protect
   475                           ;	EBTRB = 0x1, unprogrammed default
   476  30000D                     	org	3145741
   477  30000D  40                 	db	64
   478                           tosu	equ	0xFFF
   479                           tosh	equ	0xFFE
   480                           tosl	equ	0xFFD
   481                           stkptr	equ	0xFFC
   482                           pclatu	equ	0xFFB
   483                           pclath	equ	0xFFA
   484                           pcl	equ	0xFF9
   485                           tblptru	equ	0xFF8
   486                           tblptrh	equ	0xFF7
   487                           tblptrl	equ	0xFF6
   488                           tablat	equ	0xFF5
   489                           prodh	equ	0xFF4
   490                           prodl	equ	0xFF3
   491                           indf0	equ	0xFEF
   492                           postinc0	equ	0xFEE
   493                           postdec0	equ	0xFED
   494                           preinc0	equ	0xFEC
   495                           plusw0	equ	0xFEB
   496                           fsr0h	equ	0xFEA
   497                           fsr0l	equ	0xFE9
   498                           wreg	equ	0xFE8
   499                           indf1	equ	0xFE7
   500                           postinc1	equ	0xFE6
   501                           postdec1	equ	0xFE5
   502                           preinc1	equ	0xFE4
   503                           plusw1	equ	0xFE3
   504                           fsr1h	equ	0xFE2
   505                           fsr1l	equ	0xFE1
   506                           bsr	equ	0xFE0
   507                           indf2	equ	0xFDF
   508                           postinc2	equ	0xFDE
   509                           postdec2	equ	0xFDD
   510                           preinc2	equ	0xFDC
   511                           plusw2	equ	0xFDB
   512                           fsr2h	equ	0xFDA
   513                           fsr2l	equ	0xFD9
   514                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      3       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _Externa0 in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _Externa0 in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _Externa0 in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _Externa0 in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _Externa0 in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _Externa0 in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Externa0 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Externa0 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Externa0 in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              2 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _Externa0                                             2     2      0      15
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _Externa0 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      3       3       1        3.2%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Sep 06 08:50:06 2021

                     u27 0076                      l730 006E                      l732 0070  
                    l724 0054                      l726 0062                      l728 006C  
                    wreg 000FE8                     _LATA 000F89                     i2l26 0012  
                   i2l27 004A                     i2l28 004C                     _main 0054  
                   btemp 0004                     start 0050             ___param_bank 000000  
                  ?_main 0001                    i2l720 0038                    i2l712 000A  
                  i2l714 0014                    i2l722 003A                    i2l716 0024  
                  i2l718 0028                    _TRISA 000F92                    _TRISB 000F93  
                  ttemp5 0005                    ttemp6 0008                    ttemp7 000C  
                  status 000FD8                    wtemp8 0005          __initialization 0088  
           __end_of_main 0088         __end_of_Externa0 0050                   ??_main 0003  
          __activetblptr 000000                   _ANSELA 000F5B                   _ANSELB 000F5C  
                 _INTCON 000FF2                   i2u1_40 004A                   i2u1_41 0046  
                 i2u3_47 001A                   i2u4_47 002E                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 0088            ___rparam_used 000001  
         __pcstackCOMRAM 0001                ?_Externa0 0001               ??_Externa0 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 0088  
                __ramtop 0800                  __ptext0 0054     end_of_initialization 0088  
    start_initialization 0088        __size_of_Externa0 0048                __pintcode 0008  
               _LATAbits 000F89                 _RCONbits 000FD0                 _Externa0 0008  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0034  
               isa$xinst 000000            Externa0@Conta 0002                 int$flags 0004  
             _INTCONbits 000FF2                 intlevel2 0000  
