
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003663                       # Number of seconds simulated
sim_ticks                                  3663235746                       # Number of ticks simulated
final_tick                               530655674358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154140                       # Simulator instruction rate (inst/s)
host_op_rate                                   194618                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 279299                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891272                       # Number of bytes of host memory used
host_seconds                                 13115.83                       # Real time elapsed on the host
sim_insts                                  2021673240                       # Number of instructions simulated
sim_ops                                    2552583353                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       333440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        82432                       # Number of bytes read from this memory
system.physmem.bytes_read::total               426368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       121728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            121728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2605                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          644                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3331                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             951                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  951                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1467555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     91023353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1397671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22502510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               116391090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1467555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1397671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2865226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33229639                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33229639                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33229639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1467555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     91023353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1397671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22502510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149620728                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8784739                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3147562                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553662                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214252                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293481                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1236461                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334900                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9227                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17332184                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3147562                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128167                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        627624                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621511                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8486091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4828083     56.89%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228071      2.69%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259396      3.06%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474180      5.59%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          216761      2.55%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328547      3.87%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179534      2.12%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154515      1.82%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817004     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8486091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972988                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472657                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       579628                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491452                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35465                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906888                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2121                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20643071                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4983                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906888                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663225                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         146433                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       172585                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331973                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264982                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19827807                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4140                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142478                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77224                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1122                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27760297                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92357647                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92357647                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060676                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10699610                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4196                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2540                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679189                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1851202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13290                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       346464                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18623370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14983617                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29437                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6297839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18871874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8486091                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918538                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2995570     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1777775     20.95%     56.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1243035     14.65%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       849642     10.01%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       700121      8.25%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       383865      4.52%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       375718      4.43%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86191      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74174      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8486091                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108594     76.75%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15742     11.13%     87.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17145     12.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12496116     83.40%     83.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212230      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492598      9.96%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       781023      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14983617                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.705642                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141483                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38624245                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24925573                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14550732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15125100                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29697                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       725858                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239807                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906888                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          56854                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9053                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18627578                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1851202                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945024                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2521                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6581                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249827                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701245                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282372                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145045                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082012                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            751985                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673498                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14562247                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14550732                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9528156                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26737707                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656365                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356357                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6345941                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216964                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7579203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620446                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3021120     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049810     27.05%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840432     11.09%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419118      5.53%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429962      5.67%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169560      2.24%     91.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186159      2.46%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95277      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367765      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7579203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125343                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367765                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25838899                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38162986                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 298648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.878474                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.878474                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.138338                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.138338                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66087484                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117222                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19086176                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8784739                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3249192                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2644618                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220582                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1365519                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1270133                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          343899                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9735                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3410862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17735839                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3249192                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1614032                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3935364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1130920                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        500417                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1669620                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8755009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.506684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4819645     55.05%     55.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          406169      4.64%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          407926      4.66%     64.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          508378      5.81%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          155180      1.77%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          201060      2.30%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164580      1.88%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151186      1.73%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1940885     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8755009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369868                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018938                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3576217                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       472527                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3763022                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35227                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        908012                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       551909                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          626                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21153787                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1940                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        908012                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3739341                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48826                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       237679                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3632780                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       188368                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20420177                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        116314                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        51106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28664657                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95147401                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95147401                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17821564                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10843077                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3858                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2085                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           518483                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1891476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       978869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8991                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       298689                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19197584                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3873                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15465964                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31692                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6386869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19291416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8755009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3118938     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1818669     20.77%     56.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1213023     13.86%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842162      9.62%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       841438      9.61%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402791      4.60%     94.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       383355      4.38%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62138      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72495      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8755009                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          98477     75.76%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16101     12.39%     88.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15403     11.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12927755     83.59%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193752      1.25%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1768      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1529189      9.89%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       813500      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15465964                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.760549                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129981                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008404                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39848610                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25588454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15036760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15595945                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18797                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728433                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240416                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        908012                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25566                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4405                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19201462                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1891476                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       978869                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2070                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123922                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       258651                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15199293                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1427728                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       266671                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2213519                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2171431                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785791                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730193                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15054109                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15036760                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9762198                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27549836                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711691                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354347                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10366439                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12778426                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6423085                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       222180                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7846997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3095667     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2140278     27.28%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       870802     11.10%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473272      6.03%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       415551      5.30%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168813      2.15%     91.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189418      2.41%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       111617      1.42%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       381579      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7846997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10366439                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12778426                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1901496                       # Number of memory references committed
system.switch_cpus1.commit.loads              1163043                       # Number of loads committed
system.switch_cpus1.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1854300                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11503167                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       264110                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       381579                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26666747                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39311874                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10366439                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12778426                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10366439                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847421                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847421                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180051                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180051                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68226056                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20898742                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19533085                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3612                       # number of misc regfile writes
system.l20.replacements                          2648                       # number of replacements
system.l20.tagsinuse                      4094.476134                       # Cycle average of tags in use
system.l20.total_refs                          343136                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6744                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.880190                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           44.227840                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    35.929163                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   977.501881                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3036.817250                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010798                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.238648                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.741410                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999628                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4889                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4893                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1625                       # number of Writeback hits
system.l20.Writeback_hits::total                 1625                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           61                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   61                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4950                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4954                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4950                       # number of overall hits
system.l20.overall_hits::total                   4954                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2605                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2647                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2605                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2647                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2605                       # number of overall misses
system.l20.overall_misses::total                 2647                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5982145                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    236955663                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      242937808                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5982145                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    236955663                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       242937808                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5982145                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    236955663                       # number of overall miss cycles
system.l20.overall_miss_latency::total      242937808                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7494                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7540                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1625                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1625                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           61                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7555                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7555                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.347611                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.351061                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.344805                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.348244                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.344805                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.348244                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 142432.023810                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90961.866795                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91778.544768                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 142432.023810                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90961.866795                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91778.544768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 142432.023810                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90961.866795                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91778.544768                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 551                       # number of writebacks
system.l20.writebacks::total                      551                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2605                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2647                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2605                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2647                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2605                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2647                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5669526                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    217596992                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    223266518                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5669526                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    217596992                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    223266518                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5669526                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    217596992                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    223266518                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.347611                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.351061                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.344805                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.348244                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.344805                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.348244                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134988.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83530.515163                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84347.003400                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134988.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83530.515163                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84347.003400                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134988.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83530.515163                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84347.003400                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           683                       # number of replacements
system.l21.tagsinuse                      4094.614206                       # Cycle average of tags in use
system.l21.total_refs                          278571                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4776                       # Sample count of references to valid blocks.
system.l21.avg_refs                         58.327261                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          115.439870                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.109617                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   324.649904                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3619.414815                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028184                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008572                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.079260                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.883646                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999662                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3275                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3276                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1015                       # number of Writeback hits
system.l21.Writeback_hits::total                 1015                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3317                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3318                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3317                       # number of overall hits
system.l21.overall_hits::total                   3318                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          644                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          644                       # number of demand (read+write) misses
system.l21.demand_misses::total                   684                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          644                       # number of overall misses
system.l21.overall_misses::total                  684                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7968693                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     56559195                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       64527888                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7968693                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     56559195                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        64527888                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7968693                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     56559195                       # number of overall miss cycles
system.l21.overall_miss_latency::total       64527888                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3919                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3960                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1015                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1015                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3961                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4002                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3961                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4002                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.164328                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.172727                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.162585                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.170915                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.162585                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.170915                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 199217.325000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 87824.836957                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 94339.017544                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 199217.325000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 87824.836957                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 94339.017544                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 199217.325000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 87824.836957                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 94339.017544                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 400                       # number of writebacks
system.l21.writebacks::total                      400                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          644                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          644                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          644                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7658594                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     51542653                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     59201247                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7658594                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     51542653                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     59201247                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7658594                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     51542653                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     59201247                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.164328                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.172727                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.162585                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.170915                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.162585                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.170915                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191464.850000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80035.175466                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 86551.530702                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191464.850000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80035.175466                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 86551.530702                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191464.850000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80035.175466                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 86551.530702                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.645561                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630167                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933648.971042                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.645561                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068342                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824753                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621440                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621440                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621440                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621440                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621440                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621440                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10357618                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10357618                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10357618                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10357618                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10357618                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10357618                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621511                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621511                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621511                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621511                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 145881.943662                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 145881.943662                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 145881.943662                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 145881.943662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 145881.943662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 145881.943662                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6223530                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6223530                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6223530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6223530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6223530                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6223530                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 135294.130435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 135294.130435                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 135294.130435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 135294.130435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 135294.130435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 135294.130435                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7555                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580608                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7811                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21070.363334                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.547550                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.452450                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888858                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111142                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085782                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085782                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701547                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2448                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2448                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1684                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787329                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787329                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787329                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787329                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14742                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14742                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          232                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14974                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14974                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    702542993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    702542993                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9106139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9106139                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    711649132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    711649132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    711649132                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    711649132                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013395                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013395                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000331                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008308                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008308                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008308                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008308                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 47655.880681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47655.880681                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39250.599138                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39250.599138                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47525.653266                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47525.653266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47525.653266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47525.653266                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1625                       # number of writebacks
system.cpu0.dcache.writebacks::total             1625                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7248                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7248                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7419                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7419                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7555                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7555                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    281948553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    281948553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1575311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1575311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    283523864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    283523864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    283523864                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    283523864                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37623.238991                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37623.238991                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25824.770492                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25824.770492                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37527.976704                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37527.976704                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37527.976704                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37527.976704                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.771667                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002985133                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1970501.243615                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.771667                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058929                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.808929                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1669564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1669564                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1669564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1669564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1669564                       # number of overall hits
system.cpu1.icache.overall_hits::total        1669564                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10537524                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10537524                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10537524                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10537524                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10537524                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10537524                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1669620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1669620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1669620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1669620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1669620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1669620                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188170.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188170.071429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188170.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188170.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188170.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188170.071429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8117796                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8117796                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8117796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8117796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8117796                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8117796                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197995.024390                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197995.024390                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197995.024390                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197995.024390                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197995.024390                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197995.024390                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3961                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148166805                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4217                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35135.595210                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.221585                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.778415                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856334                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143666                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1119211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1119211                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       734555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        734555                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2012                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2012                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1806                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1806                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1853766                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1853766                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1853766                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1853766                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7642                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          170                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7812                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7812                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7812                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7812                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    249041993                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    249041993                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5802879                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5802879                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    254844872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    254844872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    254844872                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    254844872                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1126853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1126853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       734725                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       734725                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1861578                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1861578                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1861578                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1861578                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006782                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004196                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32588.588459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32588.588459                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34134.582353                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34134.582353                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32622.231439                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32622.231439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32622.231439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32622.231439                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1015                       # number of writebacks
system.cpu1.dcache.writebacks::total             1015                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3723                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3723                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3851                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3851                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3851                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3851                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3919                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3961                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     86602471                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     86602471                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1018379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1018379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     87620850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     87620850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     87620850                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     87620850                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002128                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002128                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002128                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002128                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22098.104363                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22098.104363                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24247.119048                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24247.119048                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22120.891189                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22120.891189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22120.891189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22120.891189                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
