$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 2 # a [1:0] $end
  $var wire 2 $ b [1:0] $end
  $var wire 2 % c [1:0] $end
  $scope module and2 $end
   $var wire 2 # a [1:0] $end
   $var wire 2 $ b [1:0] $end
   $var wire 2 % c [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11 #
b11 $
b11 %
#1
b10 $
b10 %
#2
b01 $
b01 %
#3
b00 $
b00 %
#4
