# //  Questa Sim-64
# //  Version 10.6c linux_x86_64 Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project ejer2
# Compile of memory.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of control_unit.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of reg_bank.vhd was successful.
# 7 compiles, 0 failed with no errors.
do runsim.do
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:32:33 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 16:32:33 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:32:34 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 16:32:34 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:32:34 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 16:32:34 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:32:34 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 16:32:34 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:32:34 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# ** Warning: ../rtl/processor.vhd(261): Synthesis Warning: Signal 'PC_write' appears in the sensitivity list of process 'PC_reg', but it is not used in the clock or reset expressions.
# ** Warning: ../rtl/processor.vhd(273): Synthesis Warning: Signal 'IFID_write' appears in the sensitivity list of process 'IF_ID', but it is not used in the clock or reset expressions.
# ** Warning: ../rtl/processor.vhd(287): Synthesis Warning: Signal 'enable_ctrl_unit' appears in the sensitivity list of process 'ID_EX', but it is not used in the clock or reset expressions.
# End time: 16:32:34 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:32:34 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 16:32:34 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:32:34 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 16:32:34 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt processor_tb -gN_CYCLES=100 -gINIT_FILENAME_DATA="datos" -gINIT_FILENAME_INST="instrucciones" 
# Start time: 16:32:34 on Nov 06,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.processor_tb(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.processor(rtl)
# Loading work.processor(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.control_unit(rtl)
# Loading work.control_unit(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.alu_control(rtl)
# Loading work.alu_control(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.reg_bank(rtl)
# Loading work.reg_bank(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.alu(rtl)
# Loading work.alu(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.memory(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
run -all
quit -sim
# End time: 16:38:36 on Nov 06,2019, Elapsed time: 0:06:02
# Errors: 0, Warnings: 1
# Compile of memory.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of control_unit.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of reg_bank.vhd was successful.
# 7 compiles, 0 failed with no errors.
do runsim.do
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:38:48 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 16:38:49 on Nov 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:38:49 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 16:38:49 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:38:49 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 16:38:49 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:38:49 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 16:38:49 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:38:49 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# ** Warning: ../rtl/processor.vhd(260): Synthesis Warning: Signal 'PC_write' appears in the sensitivity list of process 'PC_reg', but it is not used in the clock or reset expressions.
# ** Warning: ../rtl/processor.vhd(272): Synthesis Warning: Signal 'IFID_write' appears in the sensitivity list of process 'IF_ID', but it is not used in the clock or reset expressions.
# ** Warning: ../rtl/processor.vhd(286): Synthesis Warning: Signal 'enable_ctrl_unit' appears in the sensitivity list of process 'ID_EX', but it is not used in the clock or reset expressions.
# End time: 16:38:49 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:38:49 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 16:38:49 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:38:49 on Nov 06,2019
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 16:38:49 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt processor_tb -gN_CYCLES=100 -gINIT_FILENAME_DATA="datos" -gINIT_FILENAME_INST="instrucciones" 
# Start time: 16:38:49 on Nov 06,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.processor_tb(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.processor(rtl)
# Loading work.processor(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.control_unit(rtl)
# Loading work.control_unit(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.alu_control(rtl)
# Loading work.alu_control(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.reg_bank(rtl)
# Loading work.reg_bank(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.alu(rtl)
# Loading work.alu(rtl)
# Refreshing /home/alumnos/e359697/ARQO/P2/EX2/sim/work.memory(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
quit -sim
# End time: 16:39:28 on Nov 06,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
