### **RISC-V Syntax & How Instructions Are Written**

RISC-V assembly has a **simple and consistent syntax**. Unlike higher-level languages, assembly is **closer to machine code**, meaning every instruction directly translates to an operation on the CPU.

---

## **1Ô∏è‚É£ The Basic Format of a RISC-V Instruction**

Every **valid RISC-V instruction** follows this general format:

```assembly
opcode rd, rs1, rs2  # Instruction syntax
```

### **Breakdown of the Parts**

|**Component**|**Meaning**|**Example**|
|---|---|---|
|`opcode`|The operation to perform (`add`, `sub`, `lw`, etc.)|`add a0, a1, a2`|
|`rd`|Destination register (where result is stored)|`a0`|
|`rs1`|First source register (input 1)|`a1`|
|`rs2`|Second source register (input 2)|`a2`|

üîπ **Example: Adding Two Registers**

```assembly
add a0, a1, a2  # a0 = a1 + a2
```

- `add` ‚Üí Perform addition.
- `a0` ‚Üí Store result here.
- `a1` and `a2` ‚Üí Values to add.

---

## **2Ô∏è‚É£ Types of RISC-V Instructions**

There are **five** main categories of instructions in RISC-V:

|**Instruction Type**|**Purpose**|**Example**|
|---|---|---|
|**R-type**|Register-to-register operations|`add a0, a1, a2`|
|**I-type**|Immediate values & memory access|`addi a0, a1, 5`|
|**S-type**|Stores data in memory|`sw a1, 0(a2)`|
|**B-type**|Conditional branches|`beq a0, a1, label`|
|**J-type**|Unconditional jumps|`jal ra, label`|

Let‚Äôs explore each type in detail.

---

## **3Ô∏è‚É£ R-Type Instructions (Register-to-Register Operations)**

**R-type instructions** perform **operations between registers**.

### **Syntax**

```assembly
opcode rd, rs1, rs2
```

|**Instruction**|**Operation**|
|---|---|
|`add rd, rs1, rs2`|`rd = rs1 + rs2` (Addition)|
|`sub rd, rs1, rs2`|`rd = rs1 - rs2` (Subtraction)|
|`and rd, rs1, rs2`|`rd = rs1 & rs2` (Bitwise AND)|
|`or rd, rs1, rs2`|`rd = rs1 \| rs2` (Bitwise OR)|

üîπ **Example:**

```assembly
add t0, t1, t2  # t0 = t1 + t2
sub t0, t1, t2  # t0 = t1 - t2
```

---

## **4Ô∏è‚É£ I-Type Instructions (Immediate Values & Memory Access)**

**I-type instructions** use **one register and an immediate (constant value).**

### **Syntax**

```assembly
opcode rd, rs1, immediate
```

|**Instruction**|**Operation**|
|---|---|
|`addi rd, rs1, imm`|`rd = rs1 + imm` (Add immediate)|
|`andi rd, rs1, imm`|`rd = rs1 & imm` (AND with constant)|
|`ori rd, rs1, imm`|`rd = rs1 \| imm` (OR with constant)|
|`lw rd, offset(rs1)`|Load **word** (32-bit) from memory|
|`lh rd, offset(rs1)`|Load **half-word** (16-bit)|
|`lb rd, offset(rs1)`|Load **byte** (8-bit)|

üîπ **Example:**

```assembly
addi t0, t1, 5  # t0 = t1 + 5
lw a0, 4(sp)    # Load word from memory
```

---

## **5Ô∏è‚É£ S-Type Instructions (Store Data to Memory)**

**S-type instructions** store values into memory.

### **Syntax**

```assembly
opcode rs2, offset(rs1)
```

- `rs2`: The **source register** (value to store).
- `rs1`: The **base register** (memory address).
- `offset`: Memory offset.

|**Instruction**|**Operation**|
|---|---|
|`sw rs2, offset(rs1)`|Store **word** (32-bit)|
|`sh rs2, offset(rs1)`|Store **half-word** (16-bit)|
|`sb rs2, offset(rs1)`|Store **byte** (8-bit)|

üîπ **Example:**

```assembly
sw a0, 0(sp)   # Store a0 at memory address sp
sb t0, 8(a1)   # Store one byte from t0 into memory
```

---

## **6Ô∏è‚É£ B-Type Instructions (Conditional Branching)**

**B-type instructions** perform **conditional jumps**.

### **Syntax**

```assembly
opcode rs1, rs2, label
```

- **If the condition is true**, jump to `label`.

|**Instruction**|**Condition**|
|---|---|
|`beq rs1, rs2, label`|Jump if `rs1 == rs2`|
|`bne rs1, rs2, label`|Jump if `rs1 != rs2`|
|`blt rs1, rs2, label`|Jump if `rs1 < rs2`|
|`bge rs1, rs2, label`|Jump if `rs1 >= rs2`|

üîπ **Example:**

```assembly
beq t0, t1, loop  # If t0 == t1, jump to loop
bne a0, zero, exit # If a0 != 0, jump to exit
```

---

## **7Ô∏è‚É£ J-Type Instructions (Unconditional Jumps)**

**J-type instructions** perform **unconditional jumps** (used for function calls).

### **Syntax**

```assembly
opcode rd, label
```

|**Instruction**|**Operation**|
|---|---|
|`jal rd, label`|Jump to `label`, store return address in `rd`|
|`jalr rd, offset(rs1)`|Jump to address in `rs1`, store return address in `rd`|

üîπ **Example:**

```assembly
jal ra, my_function  # Jump to my_function
```

---

## **8Ô∏è‚É£ Special Instructions**

### **1. `li` (Load Immediate)**

- Used to load a constant into a register.
- Not an actual RISC-V instruction‚Äî**it‚Äôs an assembler directive**.

üîπ **Example:**

```assembly
li a0, 10  # Load 10 into a0
```

### **2. `la` (Load Address)**

- Loads a **memory address** into a register.
- Also **an assembler directive**, not a real instruction.

üîπ **Example:**

```assembly
la a0, var  # Load the address of var into a0
```

---

## **üìå Summary: RISC-V Instruction Syntax**

|**Type**|**Example**|**Purpose**|
|---|---|---|
|**R-Type**|`add a0, a1, a2`|Register-to-register operations|
|**I-Type**|`addi a0, a1, 5`|Use immediate values|
|**S-Type**|`sw a0, 0(sp)`|Store to memory|
|**B-Type**|`beq a0, a1, label`|Conditional branching|
|**J-Type**|`jal ra, func`|Unconditional jump|

---

### **Next Steps**

Now that you understand **RISC-V syntax**, the next steps are:

1. **How Registers Work (`a0-a7`, `x0-x31`)**
2. **How Memory Access Works (`lw`, `sw`, `la`)**
3. **How to Implement Loops and Conditions (`beq`, `bne`)**

Would you like to **deep dive into registers next**? üöÄ