Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 10:22:33 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4 -file /home/ubuntu/Desktop/project_5/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (166)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (166)
---------------------------------
 There are 166 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.257        0.000                      0                  388        0.147        0.000                      0                  388        7.000        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.257        0.000                      0                  388        0.147        0.000                      0                  388        7.000        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 9.575ns (70.206%)  route 4.063ns (29.794%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.067    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.398 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.027    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.329 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.329    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.758 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.758    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.095 r  accumulated_result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    16.095    accumulated_result_reg[28]_i_1_n_6
                         FDCE                                         r  accumulated_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[29]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[29]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.095    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.632ns  (logic 9.569ns (70.193%)  route 4.063ns (29.807%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.067    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.398 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.027    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.329 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.329    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.758 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.758    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.089 r  accumulated_result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    16.089    accumulated_result_reg[28]_i_1_n_4
                         FDCE                                         r  accumulated_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[31]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[31]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.089    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.557ns  (logic 9.494ns (70.028%)  route 4.063ns (29.972%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.067    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.398 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.027    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.329 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.329    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.758 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.758    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.014 r  accumulated_result_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    16.014    accumulated_result_reg[28]_i_1_n_5
                         FDCE                                         r  accumulated_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[30]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[30]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.014    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 9.470ns (69.975%)  route 4.063ns (30.025%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.067    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.398 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.027    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.329 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.329    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.758 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.758    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.990 r  accumulated_result_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.990    accumulated_result_reg[28]_i_1_n_7
                         FDCE                                         r  accumulated_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[28]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[28]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.990    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.521ns  (logic 9.458ns (69.948%)  route 4.063ns (30.052%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.281 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.910    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.212 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.212    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.641 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.641    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.978 r  accumulated_result_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.978    accumulated_result_reg[24]_i_1_n_6
                         FDCE                                         r  accumulated_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[25]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[25]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.978    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.515ns  (logic 9.452ns (69.935%)  route 4.063ns (30.065%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.281 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.910    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.212 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.212    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.641 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.641    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.972 r  accumulated_result_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.972    accumulated_result_reg[24]_i_1_n_4
                         FDCE                                         r  accumulated_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[27]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[27]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.440ns  (logic 9.377ns (69.767%)  route 4.063ns (30.233%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.281 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.910    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.212 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.212    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.641 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.641    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.897 r  accumulated_result_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.897    accumulated_result_reg[24]_i_1_n_5
                         FDCE                                         r  accumulated_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[26]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[26]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.416ns  (logic 9.353ns (69.713%)  route 4.063ns (30.287%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.941 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.950    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.281 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.910    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.212 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.212    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.641 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.641    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.873 r  accumulated_result_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.873    accumulated_result_reg[24]_i_1_n_7
                         FDCE                                         r  accumulated_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[24]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[24]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.873    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.291ns  (logic 9.237ns (69.496%)  route 4.054ns (30.504%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.051 r  accumulated_result_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.680    mult_result__3[19]
                                                                      r  accumulated_result[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    14.982 r  accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.982    accumulated_result[16]_i_2_n_0
                                                                      r  accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.411 r  accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.411    accumulated_result_reg[16]_i_1_n_0
                                                                      r  accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.748 r  accumulated_result_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.748    accumulated_result_reg[20]_i_1_n_6
                         FDCE                                         r  accumulated_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[21]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[21]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 9.231ns (69.482%)  route 4.054ns (30.518%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.911 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.966    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.484 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.284    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.408 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000    13.408    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.051 r  accumulated_result_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.680    mult_result__3[19]
                                                                      r  accumulated_result[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    14.982 r  accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.982    accumulated_result[16]_i_2_n_0
                                                                      r  accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.411 r  accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.411    accumulated_result_reg[16]_i_1_n_0
                                                                      r  accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.742 r  accumulated_result_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.742    accumulated_result_reg[20]_i_1_n_4
                         FDCE                                         r  accumulated_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[23]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    accumulated_result_reg[23]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                                  1.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 axilite_out_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            axilite_out_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_out_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_out_valid_reg/Q
                         net (fo=7, unplaced)         0.146     0.970    rvalid_OBUF
                                                                      r  axilite_out_valid_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.068 r  axilite_out_valid_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    axilite_out_valid_i_1_n_0
                         FDCE                                         r  axilite_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_out_valid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axilite_out_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 axilite_out_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            axilite_raddr_received_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_out_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  axilite_out_valid_reg/Q
                         net (fo=7, unplaced)         0.146     0.970    rvalid_OBUF
                                                                      f  axilite_raddr_received_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  axilite_raddr_received_i_1/O
                         net (fo=13, unplaced)        0.000     1.068    axilite_raddr_received0
                         FDCE                                         r  axilite_raddr_received_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_raddr_received_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axilite_raddr_received_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_counter_reg[3]/Q
                         net (fo=9, unplaced)         0.148     0.973    data_counter_reg[3]
                                                                      r  data_counter[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.071 r  data_counter[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    data_counter[3]_i_1_n_0
                         FDCE                                         r  data_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 shift_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            shift_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  shift_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  shift_counter_reg[5]/Q
                         net (fo=8, unplaced)         0.147     0.972    shift_counter_reg[5]
                                                                      r  shift_counter[5]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.073 r  shift_counter[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    p_0_in__0[5]
                         FDPE                                         r  shift_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  shift_counter_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    shift_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            shift_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  shift_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  shift_counter_reg[2]/Q
                         net (fo=12, unplaced)        0.151     0.976    shift_counter_reg[2]
                                                                      f  shift_counter[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.074 r  shift_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    p_0_in__0[2]
                         FDCE                                         r  shift_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  shift_counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    shift_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            shift_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  shift_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_counter_reg[2]/Q
                         net (fo=12, unplaced)        0.151     0.976    shift_counter_reg[2]
                                                                      r  shift_counter[3]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.074 r  shift_counter[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    shift_counter[3]_i_1_n_0
                         FDPE                                         r  shift_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  shift_counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    shift_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            shift_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.567%)  route 0.148ns (37.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  shift_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_counter_reg[4]/Q
                         net (fo=9, unplaced)         0.148     0.973    shift_counter_reg[4]
                                                                      r  shift_counter[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.074 r  shift_counter[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    p_0_in__0[4]
                         FDCE                                         r  shift_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  shift_counter_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    shift_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accumulated_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                                                                      r  accumulated_result[8]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  accumulated_result[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    accumulated_result[8]_i_7_n_0
                                                                      r  accumulated_result_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  accumulated_result_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    accumulated_result_reg[8]_i_1_n_5
                         FDCE                                         r  accumulated_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    accumulated_result_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accumulated_result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[14]
                                                                      r  accumulated_result[12]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  accumulated_result[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    accumulated_result[12]_i_7_n_0
                                                                      r  accumulated_result_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  accumulated_result_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    accumulated_result_reg[12]_i_1_n_5
                         FDCE                                         r  accumulated_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    accumulated_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accumulated_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            accumulated_result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[2]
                                                                      r  accumulated_result[0]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  accumulated_result[0]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    accumulated_result[0]_i_8_n_0
                                                                      r  accumulated_result_reg[0]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  accumulated_result_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     1.088    accumulated_result_reg[0]_i_2_n_5
                         FDCE                                         r  accumulated_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    accumulated_result_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               accumulated_result_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                accumulated_result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[0]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[15]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.875    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[17]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.875    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.482ns (63.552%)  route 2.571ns (36.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  data_length_reg[1]/Q
                         net (fo=6, unplaced)         0.773     3.707    data_length[1]
                                                                      f  data_Di_OBUF[31]_inst_i_23/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  data_Di_OBUF[31]_inst_i_23/O
                         net (fo=1, unplaced)         0.000     4.026    data_Di_OBUF[31]_inst_i_23_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_14/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.602 r  data_Di_OBUF[31]_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.009     4.611    data_Di_OBUF[31]_inst_i_14_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  data_Di_OBUF[31]_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.728    data_Di_OBUF[31]_inst_i_9_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  data_Di_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.845    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 f  data_Di_OBUF[31]_inst_i_3/CO[3]
                         net (fo=32, unplaced)        0.989     5.951    mult11
                                                                      f  data_Di_OBUF[18]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.075 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.875    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.510 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.510    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axilite_out_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_out_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_out_valid_reg/Q
                         net (fo=7, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[12]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[13]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[14]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[15]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[16]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accumulated_result_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  accumulated_result_reg[17]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           681 Endpoints
Min Delay           681 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.806ns  (logic 8.514ns (78.786%)  route 2.292ns (21.214%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.738    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.040 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.040    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.469 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.469    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.806 r  accumulated_result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.806    accumulated_result_reg[28]_i_1_n_6
                         FDCE                                         r  accumulated_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.800ns  (logic 8.508ns (78.774%)  route 2.292ns (21.226%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.738    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.040 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.040    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.469 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.469    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.800 r  accumulated_result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.800    accumulated_result_reg[28]_i_1_n_4
                         FDCE                                         r  accumulated_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.725ns  (logic 8.433ns (78.626%)  route 2.292ns (21.374%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.738    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.040 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.040    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.469 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.469    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.725 r  accumulated_result_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.725    accumulated_result_reg[28]_i_1_n_5
                         FDCE                                         r  accumulated_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.701ns  (logic 8.409ns (78.578%)  route 2.292ns (21.422%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  accumulated_result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    accumulated_result_reg[20]_i_10_n_0
                                                                      r  accumulated_result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  accumulated_result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.738    mult_result__3[27]
                                                                      r  accumulated_result[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.040 r  accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.040    accumulated_result[24]_i_2_n_0
                                                                      r  accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.469 r  accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.469    accumulated_result_reg[24]_i_1_n_0
                                                                      r  accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.701 r  accumulated_result_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.701    accumulated_result_reg[28]_i_1_n_7
                         FDCE                                         r  accumulated_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.689ns  (logic 8.397ns (78.554%)  route 2.292ns (21.446%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.621    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.923 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000     9.923    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.352 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.352    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.689 r  accumulated_result_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.689    accumulated_result_reg[24]_i_1_n_6
                         FDCE                                         r  accumulated_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.683ns  (logic 8.391ns (78.542%)  route 2.292ns (21.458%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.621    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.923 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000     9.923    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.352 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.352    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.683 r  accumulated_result_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.683    accumulated_result_reg[24]_i_1_n_4
                         FDCE                                         r  accumulated_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.608ns  (logic 8.316ns (78.390%)  route 2.292ns (21.610%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.621    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.923 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000     9.923    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.352 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.352    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.608 r  accumulated_result_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.608    accumulated_result_reg[24]_i_1_n_5
                         FDCE                                         r  accumulated_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.584ns  (logic 8.292ns (78.341%)  route 2.292ns (21.659%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  accumulated_result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    accumulated_result_reg[16]_i_10_n_0
                                                                      r  accumulated_result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  accumulated_result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.621    mult_result__3[23]
                                                                      r  accumulated_result[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.923 r  accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000     9.923    accumulated_result[20]_i_2_n_0
                                                                      r  accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.352 r  accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.352    accumulated_result_reg[20]_i_1_n_0
                                                                      r  accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.584 r  accumulated_result_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.584    accumulated_result_reg[24]_i_1_n_7
                         FDCE                                         r  accumulated_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.459ns  (logic 8.176ns (78.168%)  route 2.283ns (21.832%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.762 r  accumulated_result_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.391    mult_result__3[19]
                                                                      r  accumulated_result[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.693 r  accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.693    accumulated_result[16]_i_2_n_0
                                                                      r  accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.122 r  accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.122    accumulated_result_reg[16]_i_1_n_0
                                                                      r  accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.459 r  accumulated_result_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.459    accumulated_result_reg[20]_i_1_n_6
                         FDCE                                         r  accumulated_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            accumulated_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.453ns  (logic 8.170ns (78.155%)  route 2.283ns (21.845%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_result__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    mult_result__1_n_105
                                                                      r  accumulated_result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  accumulated_result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.119    accumulated_result[16]_i_13_n_0
                                                                      r  accumulated_result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.762 r  accumulated_result_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.391    mult_result__3[19]
                                                                      r  accumulated_result[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     9.693 r  accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.693    accumulated_result[16]_i_2_n_0
                                                                      r  accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.122 r  accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.122    accumulated_result_reg[16]_i_1_n_0
                                                                      r  accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.453 r  accumulated_result_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.453    accumulated_result_reg[20]_i_1_n_4
                         FDCE                                         r  accumulated_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accumulated_result_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            axilite_read_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDCE                                         r  axilite_read_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            axilite_read_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDCE                                         r  axilite_read_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            axilite_read_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDCE                                         r  axilite_read_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            axilite_read_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDCE                                         r  axilite_read_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            axilite_read_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDCE                                         r  axilite_read_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            axilite_read_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDCE                                         r  axilite_read_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            axilite_read_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDCE                                         r  axilite_read_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            axilite_read_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDCE                                         r  axilite_read_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            axilite_read_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDCE                                         r  axilite_read_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            axilite_read_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDCE                                         r  axilite_read_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=278, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_read_addr_reg[7]/C





