Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 11 17:53:38 2020
| Host         : LAPTOP-4D2HJSO8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'VGA_Controller_VGA_Logic_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of VGA_Controller_VGA_Logic_0_0 (xilinx.com:user:VGA_Logic:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'VGA_Controller_VGA_Logic_0_0'. These changes may impact your design.


-Upgrade has added port 'Enable'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 11 14:40:31 2020
| Host         : LAPTOP-4D2HJSO8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'VGA_Controller_H_comps_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of VGA_Controller_H_comps_0_0 (xilinx.com:user:H_comps:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'VGA_Controller_H_comps_0_0'. These changes may impact your design.


-Upgraded port 'PXL_CNT' width 16 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 11 14:40:30 2020
| Host         : LAPTOP-4D2HJSO8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'H_Comps_test_H_comps_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of H_Comps_test_H_comps_0_0 (xilinx.com:user:H_comps:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'H_Comps_test_H_comps_0_0'. These changes may impact your design.


-Upgraded port 'PXL_CNT' width 16 differs from original width 1


