
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010136                       # Number of seconds simulated
sim_ticks                                 10136199144                       # Number of ticks simulated
final_tick                               536323183908                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195897                       # Simulator instruction rate (inst/s)
host_op_rate                                   248042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 246737                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342388                       # Number of bytes of host memory used
host_seconds                                 41081.03                       # Real time elapsed on the host
sim_insts                                  8047657533                       # Number of instructions simulated
sim_ops                                   10189806736                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        99840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       102144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       291456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       119680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       189568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       290048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       262272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       117632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1508992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       467200                       # Number of bytes written to this memory
system.physmem.bytes_written::total            467200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          780                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          798                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2277                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          935                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1481                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2266                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2049                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          919                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11789                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3650                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3650                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       467236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9849846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       492492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10077150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       404096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28753973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       505120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11807187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       353584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18702079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       429352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28615065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       441980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     25874788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       492492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11605139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148871582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       467236                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       492492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       404096                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       505120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       353584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       429352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       441980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       492492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3586354                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46092228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46092228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46092228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       467236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9849846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       492492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10077150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       404096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28753973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       505120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11807187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       353584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18702079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       429352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28615065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       441980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     25874788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       492492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11605139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              194963810                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2210228                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1839601                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202176                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       847588                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          807973                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237376                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9425                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19219125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12121645                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2210228                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1045349                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2526664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         563815                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        594823                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1194720                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22700407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20173743     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154922      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195053      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          309699      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130644      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168717      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195144      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           90017      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1282468      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22700407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090928                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498681                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19105723                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       719447                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2514489                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1231                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        359515                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336829                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14817658                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1612                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        359515                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19125704                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          62267                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       602587                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2495707                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54623                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14725017                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7860                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37980                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20562143                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68470749                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68470749                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3374093                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3536                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1830                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           193171                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1381595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8183                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164340                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14377244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13786502                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1756564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3589192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22700407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607324                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327967                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16858335     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2663787     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090774      4.81%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       610680      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826571      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       254706      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250260      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134599      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10695      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22700407                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94253     78.78%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13042     10.90%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12339     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11613037     84.23%     84.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188424      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264391      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718945      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13786502                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567172                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119634                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008678                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50406467                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16137447                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13425892                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13906136                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10294                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       264253                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11194                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        359515                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47495                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6001                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14380801                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1381595                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721415                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1831                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       232852                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13545526                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243120                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240976                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1961946                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915860                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718826                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557259                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13425980                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13425892                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8044223                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21605890                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552337                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372316                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2058495                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       203680                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22340892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371804                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17124548     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2643883     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960191      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477659      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437637      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183417      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182204      0.82%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86567      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       244786      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22340892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       244786                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36476879                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29121242                       # The number of ROB writes
system.switch_cpus0.timesIdled                 293463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1607026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.430743                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.430743                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411397                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411397                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60943303                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18759523                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13702970                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2209327                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1839498                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202409                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       844353                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          807050                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          237462                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9469                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19215191                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12118899                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2209327                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1044512                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2525630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         564777                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        598739                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1194839                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       193448                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22700085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.656258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.032312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20174455     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          154567      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          195396      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          310181      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          129970      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          167608      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          195132      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           89708      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1283068      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22700085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090891                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498568                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19102264                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       722801                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2513487                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1291                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        360240                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       336030                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14814558                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1596                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        360240                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19122172                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          62169                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       606043                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2494820                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        54637                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14722771                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          7809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        38028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20560528                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68462259                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68462259                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17173845                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3386678                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3556                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1851                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           193086                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1381547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       720572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8169                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       163917                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14373019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13779213                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        13908                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1764174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3604929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          129                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22700085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607012                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327871                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16862164     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2662387     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1088172      4.79%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       610777      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       825930      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       255560      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       249876      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       134377      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        10842      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22700085                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94649     78.88%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13017     10.85%     89.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12332     10.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11607268     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188285      1.37%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1704      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1263831      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       718125      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13779213                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566872                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119998                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50392417                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16140846                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13418065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13899211                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        10225                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       265124                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10924                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        360240                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          47313                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6168                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14376591                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10913                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1381547                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       720572                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1852                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233356                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13537849                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1242517                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       241364                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1960545                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1913802                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            718028                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556943                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13418153                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13418065                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8039732                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21597772                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552015                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372248                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9991752                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12312236                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2064400                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203911                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22339845                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371366                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17127398     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2642064     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       959866      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       477122      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       436991      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       183281      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181890      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86499      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244734      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22339845                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9991752                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12312236                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1826067                       # Number of memory references committed
system.switch_cpus1.commit.loads              1116420                       # Number of loads committed
system.switch_cpus1.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1784490                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11085170                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254263                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244734                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36471669                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29113531                       # The number of ROB writes
system.switch_cpus1.timesIdled                 293734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1607348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9991752                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12312236                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9991752                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.432750                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.432750                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411057                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411057                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60911547                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18750085                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13698890                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3438                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1900489                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1714171                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       102125                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       756259                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          677686                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          104873                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4485                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20149324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11963698                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1900489                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       782559                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2365142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         319947                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        415322                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1158840                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23145103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.606551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.935667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20779961     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           84546      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          172106      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           72212      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          392653      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          349433      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           68166      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141692      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1084334      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23145103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078186                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492183                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20040242                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       525899                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2356441                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7436                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        215080                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       167289                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14029593                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1429                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        215080                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20061059                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         358546                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       103133                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2344056                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        63224                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14021436                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         26132                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        23174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          636                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     16472287                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66041668                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66041668                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14582518                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1889763                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1636                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          832                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           163127                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3305736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1671097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15539                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        81413                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13991575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13448820                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7083                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1091867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2609252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23145103                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581065                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378790                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18370018     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1426851      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1175897      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       505661      2.18%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       643542      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       623008      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       354476      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        28072      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        17578      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23145103                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34199     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        265412     86.37%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7670      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8441143     62.76%     62.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       117513      0.87%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3222388     23.96%     87.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1666972     12.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13448820                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553280                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             307281                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022848                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50357107                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15085440                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13332491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13756101                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24621                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       130740                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11084                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        215080                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         323991                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        16878                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13993224                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3305736                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1671097                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          832                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        58983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        60322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       119305                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13353537                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3211161                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        95283                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4877957                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1748606                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1666796                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549360                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13333002                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13332491                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7201463                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14194278                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548494                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507350                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10821693                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12717243                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1277337                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       104139                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22930023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554611                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18320500     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1679962      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       789717      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       780501      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       211988      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       908554      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67758      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        49270      0.21%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       121773      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22930023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10821693                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12717243                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4835001                       # Number of memory references committed
system.switch_cpus2.commit.loads              3174993                       # Number of loads committed
system.switch_cpus2.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1679020                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11309079                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       121773                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36802804                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28204284                       # The number of ROB writes
system.switch_cpus2.timesIdled                 444006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1162330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10821693                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12717243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10821693                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.246177                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.246177                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445201                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445201                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66010702                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       15490630                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16698057                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2014929                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1648164                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198463                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       823750                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          790441                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          207891                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9049                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19401690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11268069                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2014929                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       998332                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2349254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         542846                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        400912                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1188400                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22493663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20144409     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          108424      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172513      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          234981      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          242035      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          205299      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          115331      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          172000      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1098671      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22493663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082894                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463565                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19206632                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       597910                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2345044                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2532                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        341544                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       331943                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13825610                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        341544                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19258992                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         123997                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       354073                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2295918                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       119136                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13820584                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         15684                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19282803                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64292368                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64292368                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16691378                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2591415                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3379                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1735                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           359475                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1294153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       700683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8056                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       279068                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13804467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13103554                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1933                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1540300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3689989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22493663                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582544                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.267482                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16863307     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2384408     10.60%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1186675      5.28%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       837241      3.72%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       668137      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       276609      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       174422      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90964      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11900      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22493663                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2704     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8025     36.97%     49.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10980     50.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11020810     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195497      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1187287      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       698320      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13103554                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539076                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21709                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48724413                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15348226                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12903862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13125263                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        26057                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       209489                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10649                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        341544                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          97937                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11526                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13807881                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1294153                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       700683                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       114661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112151                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226812                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12919925                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1116259                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       183629                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1814509                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1835660                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            698250                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531522                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12903975                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12903862                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7406642                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19965705                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530861                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370968                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9730404                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11973697                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1834192                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200730                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22152119                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540522                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.376022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17166579     77.49%     77.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2507066     11.32%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       913105      4.12%     92.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437821      1.98%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       412918      1.86%     96.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       214039      0.97%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       157435      0.71%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84767      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       258389      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22152119                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9730404                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11973697                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1774696                       # Number of memory references committed
system.switch_cpus3.commit.loads              1084662                       # Number of loads committed
system.switch_cpus3.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1726758                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10788133                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246641                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       258389                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35701541                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27957349                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1813770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9730404                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11973697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9730404                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.498091                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.498091                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400306                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400306                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58146323                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17973053                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12816005                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1848922                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1654306                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       148129                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1234881                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1217963                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          107909                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4390                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19596158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10511478                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1848922                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1325872                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2341909                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         489591                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        269792                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1186487                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       145049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22548526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20206617     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          360910      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          176858      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          357075      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          109643      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          331563      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           50949      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           83152      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          871759      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22548526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076064                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432439                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19370595                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       500182                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2337099                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1879                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        338767                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       170993                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1900                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      11722659                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4533                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        338767                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19396449                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         300171                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       122816                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2313114                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        77205                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      11704914                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8958                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        61359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15301181                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     52992453                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     52992453                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12360307                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2940874                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1532                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          779                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           169627                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2144496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       334885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2258                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        76033                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          11643745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1537                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         10885193                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7580                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2136915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4404230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22548526                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482745                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.094092                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17776633     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1485878      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1614742      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       933553      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       473376      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       119270      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       138990      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3294      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2790      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22548526                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18167     57.77%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7274     23.13%     80.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6005     19.10%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8514028     78.22%     78.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        83086      0.76%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1955788     17.97%     96.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       331537      3.05%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      10885193                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.447813                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              31446                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002889                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44357938                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     13782225                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     10606496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      10916639                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8591                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       441556                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9368                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        338767                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         200823                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         9595                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     11645291                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2144496                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       334885                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          777                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          3955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        99235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        57486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       156721                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     10749654                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1928869                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       135539                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2260386                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1636852                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            331517                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.442237                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              10609264                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             10606496                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6425165                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         13864425                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.436348                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463428                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8456828                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9491625                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2154076                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       147004                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22209759                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427363                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.299395                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18691510     84.16%     84.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1371080      6.17%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       891859      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       279088      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       469187      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        89486      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        56738      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        51531      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       309280      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22209759                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8456828                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9491625                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2028457                       # Number of memory references committed
system.switch_cpus4.commit.loads              1702940                       # Number of loads committed
system.switch_cpus4.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1459127                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8285940                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       115896                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       309280                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            33546154                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           23630449                       # The number of ROB writes
system.switch_cpus4.timesIdled                 440599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1758907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8456828                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9491625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8456828                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.874297                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.874297                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347911                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347911                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        50016155                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       13787749                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12501287                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1520                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1899021                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1712867                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       102125                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       862158                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          678739                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          104914                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4505                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20145074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11954610                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1899021                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       783653                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2364372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         319132                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        410098                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1158712                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       102466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23134025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.935190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20769653     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           84769      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          173214      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           71817      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          392337      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          349244      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           68718      0.30%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          141204      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1083069      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23134025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078125                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491809                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20036902                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       519740                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2355715                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7421                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        214242                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       167146                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14018594                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1453                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        214242                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20057462                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         352921                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       102777                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2343477                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        63141                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14010183                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         26153                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        23201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          670                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16459157                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65990461                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65990461                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14577202                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1881931                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1633                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           162003                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3304624                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1671179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15346                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        80839                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13980774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13445209                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7086                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1081472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2572134                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23134025                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581188                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378760                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18359207     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1426813      6.17%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1176574      5.09%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       505970      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       642926      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       622818      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       354197      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        27798      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        17722      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23134025                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34070     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        265318     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7681      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8437913     62.76%     62.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       117475      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3222113     23.96%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1666904     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13445209                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.553132                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             307069                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022839                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50338595                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15064236                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13329892                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13752278                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24916                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       130431                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11584                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1193                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        214242                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         318757                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        16629                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13982419                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3304624                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1671179                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          829                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        59348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        59901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       119249                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13350710                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3211246                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        94496                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4877934                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1748363                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1666688                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549244                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13330423                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13329892                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7200379                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14184682                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548387                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507617                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10818023                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12712883                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1270681                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       104157                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22919783                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554669                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378227                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18311371     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1679558      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       789376      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       780565      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       212080      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       908631      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        67437      0.29%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        49339      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       121426      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22919783                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10818023                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12712883                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4833780                       # Number of memory references committed
system.switch_cpus5.commit.loads              3174190                       # Number of loads committed
system.switch_cpus5.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1678399                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11305183                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       123108                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       121426                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36781895                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28181429                       # The number of ROB writes
system.switch_cpus5.timesIdled                 444218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1173408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10818023                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12712883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10818023                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.246939                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.246939                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445050                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445050                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66000457                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15487085                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16689252                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1980713                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1619564                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       196311                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       843238                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          780640                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          203425                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8760                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19246999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11236523                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1980713                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       984065                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2354225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         568669                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        326344                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1185590                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       197666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22295660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19941435     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          127282      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          201372      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          319351      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133242      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          150309      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          158436      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          104464      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1159769      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22295660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081486                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462267                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19074863                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       500246                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2346758                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6000                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        367791                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       324867                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13721699                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1640                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        367791                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19103200                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         163981                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       255638                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2324794                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        80254                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13712736                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1949                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         23586                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        30418                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2298                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     19034307                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     63783271                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     63783271                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16228089                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2806175                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3493                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1922                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           248179                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1309506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       702797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        21096                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       159277                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13693788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3502                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12954979                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16377                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1753007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3896491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22295660                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581054                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273143                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16834591     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2191447      9.83%     85.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1197248      5.37%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       818682      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       763793      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       220380      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       170967      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        58300      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        40252      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22295660                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3098     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          9612     39.09%     51.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11881     48.31%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10852334     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       204553      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1569      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1198117      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       698406      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12954979                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532964                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              24591                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001898                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48246585                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15450452                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12744046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12979570                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        38637                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       238480                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        21793                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          830                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        367791                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         115731                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11973                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13697312                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1312                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1309506                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       702797                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1920                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8914                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       113631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       112471                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       226102                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12768766                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1126596                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       186212                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1824645                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1796084                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            698049                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525303                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12744274                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12744046                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7451389                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19463351                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524286                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382842                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9532206                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11683920                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2013384                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3167                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       200214                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21927869                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.532834                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.385560                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17181055     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2299449     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       895793      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       482449      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       360465      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       201707      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       124756      0.57%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       110953      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       271242      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21927869                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9532206                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11683920                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1752027                       # Number of memory references committed
system.switch_cpus6.commit.loads              1071023                       # Number of loads committed
system.switch_cpus6.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1677023                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10528218                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       237371                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       271242                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35353866                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27762470                       # The number of ROB writes
system.switch_cpus6.timesIdled                 312134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2011773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9532206                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11683920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9532206                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.550032                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.550032                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392152                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392152                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        57580454                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17666653                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12797145                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3164                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                24307433                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2014292                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1647570                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       198632                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       822374                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          789877                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          207876                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9003                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19402234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11266092                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2014292                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       997753                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2348589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         543234                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        400715                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1188364                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       198679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22493563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20144974     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          108310      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          172507      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          235011      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          241714      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          204882      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          115214      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          171852      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1099099      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22493563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082867                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463483                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19207123                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       597798                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2344231                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2648                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        341762                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       331941                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13823763                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1547                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        341762                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19259424                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         123800                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       354275                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2295268                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       119031                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13818569                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         15719                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        52136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19280130                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     64283368                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     64283368                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16687575                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2592550                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3363                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1722                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           360074                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1294023                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       700521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8085                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       244725                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13801952                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13101379                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1961                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1539409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3689102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22493563                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582450                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269332                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16891109     75.09%     75.09% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2351534     10.45%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1176445      5.23%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       847075      3.77%     94.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       673458      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       276541      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       174652      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        90711      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12038      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22493563                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2723     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8056     37.00%     49.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10995     50.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11019033     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       195372      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1187199      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       698135      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13101379                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538987                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              21774                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48720056                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15344804                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12901383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13123153                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        26036                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       209637                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10683                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        341762                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          97528                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11532                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13805355                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1294023                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       700521                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1723                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       114699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       112063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       226762                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12917451                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1116110                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       183928                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1814183                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1835201                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            698073                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531420                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12901514                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12901383                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7404703                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19961877                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530759                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370942                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9728185                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11970865                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1834498                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       200900                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22151801                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540401                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380007                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17189531     77.60%     77.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2485437     11.22%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       914749      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       436925      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       399739      1.80%     96.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       213532      0.96%     97.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       166076      0.75%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        84413      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       261399      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22151801                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9728185                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11970865                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1774221                       # Number of memory references committed
system.switch_cpus7.commit.loads              1084383                       # Number of loads committed
system.switch_cpus7.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1726357                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10785540                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       246563                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       261399                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35695687                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27952513                       # The number of ROB writes
system.switch_cpus7.timesIdled                 295798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1813870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9728185                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11970865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9728185                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.498661                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.498661                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400214                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400214                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        58135197                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17969210                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12813739                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3306                       # number of misc regfile writes
system.l2.replacements                          11788                       # number of replacements
system.l2.tagsinuse                      32765.021488                       # Cycle average of tags in use
system.l2.total_refs                          1609171                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44546                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.123805                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           168.088567                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.687090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    380.065023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.513187                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    391.092785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     23.859610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1098.606938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     33.875739                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    461.527955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     23.557167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    804.129580                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.394791                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1089.497024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     27.332479                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1017.476339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     32.172084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    453.380919                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2090.914501                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2018.383373                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4476.306732                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2602.517692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4112.284550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4432.555401                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4287.599959                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2648.202003                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005130                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000998                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.011599                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001023                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011935                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000728                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033527                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001034                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014085                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000719                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.024540                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000775                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.033249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000834                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.031051                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013836                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.063810                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.061596                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.136606                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.079423                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.125497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.135271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.130847                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.080817                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999909                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2815                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2953                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3967                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5401                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4936                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2967                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31297                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9455                       # number of Writeback hits
system.l2.Writeback_hits::total                  9455                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2841                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4951                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2985                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31398                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2841                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2831                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5427                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2971                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3973                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5407                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4951                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2985                       # number of overall hits
system.l2.overall_hits::total                   31398                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          780                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          798                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2277                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          935                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1481                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2266                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2049                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          919                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11789                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          780                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          798                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2277                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          935                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1481                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2049                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          919                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11789                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          780                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          798                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2277                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          935                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1481                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2266                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2049                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          919                       # number of overall misses
system.l2.overall_misses::total                 11789                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5468650                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    119112887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5710529                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    121335771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4585826                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    345468327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6164676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    140473444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4217984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    221700044                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5067831                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    342260891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5355525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    308758606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5794161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    139272296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1780747448                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5468650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    119112887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5710529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    121335771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4585826                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    345468327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6164676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    140473444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4217984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    221700044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5067831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    342260891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5355525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    308758606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5794161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    139272296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1780747448                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5468650                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    119112887                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5710529                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    121335771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4585826                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    345468327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6164676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    140473444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4217984                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    221700044                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5067831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    342260891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5355525                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    308758606                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5794161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    139272296                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1780747448                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         6985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43086                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9455                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9455                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3621                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3629                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7704                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3906                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7673                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         7000                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43187                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3621                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3629                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7704                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3906                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7673                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         7000                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43187                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.216366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.220869                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.295791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.240484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.271843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.295552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.293343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.236490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.273616                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215410                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.219895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.295561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.239375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.271544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.295321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.292714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.235400                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.272976                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215410                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.219895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.295561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.239375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.271544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.295321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.292714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.235400                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.272976                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147801.351351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152708.829487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146423.820513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152049.838346                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 143307.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151720.828722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154116.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150238.977540                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150642.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149696.180959                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149053.852941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151041.875993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst       153015                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150687.460224                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148568.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151547.656148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151051.611502                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147801.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152708.829487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146423.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152049.838346                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 143307.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151720.828722                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154116.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150238.977540                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150642.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149696.180959                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149053.852941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151041.875993                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst       153015                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150687.460224                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148568.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151547.656148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151051.611502                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147801.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152708.829487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146423.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152049.838346                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 143307.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151720.828722                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154116.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150238.977540                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150642.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149696.180959                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149053.852941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151041.875993                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst       153015                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150687.460224                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148568.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151547.656148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151051.611502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3650                       # number of writebacks
system.l2.writebacks::total                      3650                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          798                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1481                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2049                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          919                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11789                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11789                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11789                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3314583                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     73671765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3438801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     74866583                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2721221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    212891043                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3838494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     86011163                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2587872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    135399687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3087251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    210305945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3316978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    189427217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3523260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     85748721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1094150584                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3314583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     73671765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3438801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     74866583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2721221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    212891043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3838494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     86011163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2587872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    135399687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3087251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    210305945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3316978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    189427217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3523260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     85748721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1094150584                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3314583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     73671765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3438801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     74866583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2721221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    212891043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3838494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     86011163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2587872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    135399687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3087251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    210305945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3316978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    189427217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3523260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     85748721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1094150584                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.216366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.220869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.295791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.240484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.271843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.295552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.293343                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.236490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273616                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.219895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.295561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.239375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.271544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.295321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.292714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.235400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.272976                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.219895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.295561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.239375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.271544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.295321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.292714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.235400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272976                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89583.324324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94450.980769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88174.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93817.773183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85038.156250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93496.285903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95962.350000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91990.548663                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        92424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91424.501688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90801.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92809.331421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94770.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92448.617374                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        90340                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93306.551687                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92811.144626                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89583.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94450.980769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88174.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93817.773183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 85038.156250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93496.285903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95962.350000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91990.548663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        92424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91424.501688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90801.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92809.331421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94770.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92448.617374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        90340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93306.551687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92811.144626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89583.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94450.980769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88174.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93817.773183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 85038.156250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93496.285903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95962.350000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91990.548663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        92424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91424.501688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90801.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92809.331421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94770.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92448.617374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        90340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93306.551687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92811.144626                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.028170                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001202766                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026726.246964                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.028170                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056135                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.785302                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1194666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1194666                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1194666                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1194666                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1194666                       # number of overall hits
system.cpu0.icache.overall_hits::total        1194666                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8100644                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8100644                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8100644                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8100644                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8100644                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8100644                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1194720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1194720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1194720                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1194720                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1194720                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1194720                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150011.925926                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150011.925926                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150011.925926                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150011.925926                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150011.925926                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150011.925926                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6170855                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6170855                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6170855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6170855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6170855                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6170855                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158227.051282                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158227.051282                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158227.051282                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158227.051282                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158227.051282                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158227.051282                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3621                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148428712                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3877                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38284.424039                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.309623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.690377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860584                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139416                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952146                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952146                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706653                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706653                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1658799                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1658799                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1658799                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1658799                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9211                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9211                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9299                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9299                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9299                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9299                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    893478872                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    893478872                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6422723                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6422723                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    899901595                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    899901595                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    899901595                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    899901595                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668098                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668098                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668098                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668098                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009581                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005575                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97001.288894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97001.288894                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72985.488636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72985.488636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96774.018174                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96774.018174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96774.018174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96774.018174                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu0.dcache.writebacks::total              814                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5606                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5678                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5678                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3605                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3621                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3621                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3621                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3621                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    313426211                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    313426211                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1102590                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1102590                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    314528801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    314528801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    314528801                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    314528801                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002171                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002171                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002171                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002171                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86942.083495                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86942.083495                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 68911.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68911.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86862.413974                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86862.413974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86862.413974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86862.413974                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.467231                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001202885                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2018554.203629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.467231                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056839                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786005                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1194785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1194785                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1194785                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1194785                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1194785                       # number of overall hits
system.cpu1.icache.overall_hits::total        1194785                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8181405                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8181405                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8181405                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8181405                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8181405                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8181405                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1194839                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1194839                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1194839                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1194839                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1194839                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1194839                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000045                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000045                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 151507.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151507.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 151507.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151507.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 151507.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151507.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6482733                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6482733                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6482733                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6482733                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6482733                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6482733                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158115.439024                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158115.439024                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158115.439024                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158115.439024                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158115.439024                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158115.439024                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3629                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148427800                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3885                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              38205.353925                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.332273                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.667727                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.860673                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.139327                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       951790                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         951790                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       706077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        706077                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1819                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1819                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1719                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1719                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1657867                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1657867                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1657867                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1657867                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9230                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           94                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9324                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9324                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9324                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9324                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    897786601                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    897786601                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6944968                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6944968                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    904731569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    904731569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    904731569                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    904731569                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       961020                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       961020                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       706171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       706171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1667191                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1667191                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1667191                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1667191                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009604                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009604                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005593                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005593                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97268.320802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97268.320802                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 73882.638298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73882.638298                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97032.557808                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97032.557808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97032.557808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97032.557808                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5602                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets         5602                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          806                       # number of writebacks
system.cpu1.dcache.writebacks::total              806                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5617                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5617                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           78                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5695                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5695                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3613                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3629                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3629                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    314862450                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    314862450                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1129241                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1129241                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    315991691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    315991691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    315991691                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    315991691                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002177                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87147.093828                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87147.093828                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70577.562500                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70577.562500                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87074.039956                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87074.039956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87074.039956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87074.039956                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               567.296680                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1028874119                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1786239.789931                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.936084                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.360597                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039962                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.869168                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.909129                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1158798                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1158798                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1158798                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1158798                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1158798                       # number of overall hits
system.cpu2.icache.overall_hits::total        1158798                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.cpu2.icache.overall_misses::total           42                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6298777                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6298777                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6298777                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6298777                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6298777                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6298777                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1158840                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1158840                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1158840                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1158840                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1158840                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1158840                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149970.880952                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149970.880952                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149970.880952                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149970.880952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149970.880952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149970.880952                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5057549                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5057549                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5057549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5057549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5057549                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5057549                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153259.060606                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153259.060606                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 153259.060606                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153259.060606                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 153259.060606                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153259.060606                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7704                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               405425713                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7960                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              50932.878518                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.070990                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.929010                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433871                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566129                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3030552                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3030552                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1658352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1658352                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          811                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          811                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4688904                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4688904                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4688904                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4688904                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        26975                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26975                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           19                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        26994                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26994                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        26994                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26994                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2868334106                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2868334106                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1447504                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1447504                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2869781610                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2869781610                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2869781610                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2869781610                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3057527                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3057527                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1658371                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1658371                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4715898                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4715898                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4715898                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4715898                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008822                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008822                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005724                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005724                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005724                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005724                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106333.053049                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106333.053049                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 76184.421053                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76184.421053                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106311.832629                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106311.832629                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106311.832629                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106311.832629                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2045                       # number of writebacks
system.cpu2.dcache.writebacks::total             2045                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        19277                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        19277                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        19290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        19290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        19290                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        19290                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7698                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7698                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7704                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7704                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7704                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7704                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    743282161                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    743282161                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       392609                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       392609                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    743674770                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    743674770                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    743674770                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    743674770                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002518                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002518                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001634                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001634                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001634                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001634                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96555.230060                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96555.230060                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65434.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65434.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96530.992991                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96530.992991                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96530.992991                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96530.992991                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.809695                       # Cycle average of tags in use
system.cpu3.icache.total_refs               998100816                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1930562.506770                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.809695                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057387                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818605                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1188345                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1188345                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1188345                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1188345                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1188345                       # number of overall hits
system.cpu3.icache.overall_hits::total        1188345                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8560761                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8560761                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8560761                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8560761                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8560761                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8560761                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1188400                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1188400                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1188400                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1188400                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1188400                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1188400                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155650.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155650.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155650.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155650.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155650.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155650.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6839419                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6839419                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6839419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6839419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6839419                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6839419                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162843.309524                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162843.309524                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162843.309524                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162843.309524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162843.309524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162843.309524                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3906                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152133014                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4162                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36552.862566                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.088240                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.911760                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871438                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128562                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       817303                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         817303                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       686743                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        686743                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1716                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1654                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1504046                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1504046                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1504046                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1504046                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12464                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12464                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          108                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12572                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12572                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12572                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12572                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1359516221                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1359516221                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      9539000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      9539000                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1369055221                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1369055221                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1369055221                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1369055221                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       829767                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       829767                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       686851                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       686851                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1516618                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1516618                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1516618                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1516618                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015021                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015021                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000157                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008289                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008289                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008289                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008289                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109075.434933                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109075.434933                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88324.074074                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88324.074074                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 108897.169981                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108897.169981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 108897.169981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108897.169981                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu3.dcache.writebacks::total              847                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8576                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8576                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           90                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8666                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8666                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8666                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8666                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3888                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3888                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3906                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3906                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3906                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3906                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    343939940                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    343939940                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1284291                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1284291                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    345224231                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    345224231                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    345224231                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    345224231                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004686                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004686                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002575                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002575                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88461.918724                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88461.918724                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71349.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71349.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88383.059652                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88383.059652                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88383.059652                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88383.059652                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               550.148405                       # Cycle average of tags in use
system.cpu4.icache.total_refs               917913896                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1650924.273381                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    24.389145                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.759260                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.039085                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842563                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.881648                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1186451                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1186451                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1186451                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1186451                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1186451                       # number of overall hits
system.cpu4.icache.overall_hits::total        1186451                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5426475                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5426475                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5426475                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5426475                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5426475                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5426475                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1186487                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1186487                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1186487                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1186487                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1186487                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1186487                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000030                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000030                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 150735.416667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 150735.416667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 150735.416667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 150735.416667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 150735.416667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 150735.416667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4579381                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4579381                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4579381                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4579381                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4579381                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4579381                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157909.689655                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157909.689655                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157909.689655                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157909.689655                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157909.689655                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157909.689655                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5454                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204770915                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5710                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35861.806480                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   190.986793                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    65.013207                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.746042                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.253958                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1767086                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1767086                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       323954                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        323954                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          768                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          768                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          760                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          760                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2091040                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2091040                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2091040                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2091040                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18437                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18437                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18467                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18467                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18467                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18467                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1854714189                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1854714189                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2445104                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2445104                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1857159293                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1857159293                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1857159293                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1857159293                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1785523                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1785523                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       323984                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       323984                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2109507                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2109507                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2109507                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2109507                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010326                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010326                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000093                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008754                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008754                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008754                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008754                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 100597.395943                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 100597.395943                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81503.466667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81503.466667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 100566.377484                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 100566.377484                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 100566.377484                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 100566.377484                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          670                       # number of writebacks
system.cpu4.dcache.writebacks::total              670                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12989                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12989                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13013                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13013                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13013                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13013                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5448                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5448                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5454                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5454                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5454                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5454                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    498683932                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    498683932                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    499068532                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    499068532                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    499068532                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    499068532                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002585                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002585                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002585                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002585                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91535.229809                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91535.229809                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91505.048038                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91505.048038                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91505.048038                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91505.048038                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               567.880634                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028873986                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1780058.799308                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.158528                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.722106                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.041921                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868144                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.910065                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1158665                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1158665                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1158665                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1158665                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1158665                       # number of overall hits
system.cpu5.icache.overall_hits::total        1158665                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7192282                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7192282                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7192282                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7192282                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7192282                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7192282                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1158712                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1158712                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1158712                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1158712                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1158712                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1158712                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153027.276596                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153027.276596                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153027.276596                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153027.276596                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153027.276596                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153027.276596                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5572190                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5572190                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5572190                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5572190                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5572190                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5572190                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159205.428571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159205.428571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159205.428571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159205.428571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159205.428571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159205.428571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7673                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405425420                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7929                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              51131.973767                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.062767                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.937233                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433839                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566161                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3030678                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3030678                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1657933                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1657933                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          811                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          811                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          808                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4688611                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4688611                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4688611                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4688611                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        26694                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        26694                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           20                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        26714                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         26714                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        26714                       # number of overall misses
system.cpu5.dcache.overall_misses::total        26714                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2838137214                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2838137214                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1522356                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1522356                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2839659570                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2839659570                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2839659570                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2839659570                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3057372                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3057372                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1657953                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1657953                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4715325                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4715325                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4715325                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4715325                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008731                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005665                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005665                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005665                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005665                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106321.166330                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106321.166330                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 76117.800000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 76117.800000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106298.553942                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106298.553942                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106298.553942                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106298.553942                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2113                       # number of writebacks
system.cpu5.dcache.writebacks::total             2113                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19027                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19027                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19041                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19041                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19041                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19041                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7667                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7667                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7673                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7673                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7673                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7673                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    737924356                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    737924356                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       394940                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       394940                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    738319296                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    738319296                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    738319296                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    738319296                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002508                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002508                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001627                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001627                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001627                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001627                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96246.818312                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96246.818312                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65823.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65823.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96223.028281                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96223.028281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96223.028281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96223.028281                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.233039                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003853222                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1908466.201521                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.233039                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.045245                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830502                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1185541                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1185541                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1185541                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1185541                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1185541                       # number of overall hits
system.cpu6.icache.overall_hits::total        1185541                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7435756                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7435756                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7435756                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7435756                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7435756                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7435756                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1185590                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1185590                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1185590                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1185590                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1185590                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1185590                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 151750.122449                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 151750.122449                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 151750.122449                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 151750.122449                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 151750.122449                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 151750.122449                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5778457                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5778457                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5778457                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5778457                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5778457                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5778457                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160512.694444                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160512.694444                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160512.694444                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160512.694444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160512.694444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160512.694444                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  7000                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166886656                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7256                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              22999.814774                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.293138                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.706862                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.887864                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.112136                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       820078                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         820078                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       677717                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        677717                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1871                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1871                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1582                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1582                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1497795                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1497795                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1497795                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1497795                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17912                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17912                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           91                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18003                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18003                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18003                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18003                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1947622104                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1947622104                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7381371                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7381371                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1955003475                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1955003475                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1955003475                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1955003475                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       837990                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       837990                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       677808                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       677808                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1515798                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1515798                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1515798                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1515798                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021375                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021375                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000134                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011877                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011877                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011877                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011877                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 108732.810630                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 108732.810630                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81113.967033                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81113.967033                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 108593.205299                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 108593.205299                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 108593.205299                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 108593.205299                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1332                       # number of writebacks
system.cpu6.dcache.writebacks::total             1332                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10927                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10927                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           76                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        11003                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        11003                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        11003                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        11003                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6985                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6985                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         7000                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7000                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         7000                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7000                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    656527354                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    656527354                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       973286                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       973286                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    657500640                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    657500640                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    657500640                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    657500640                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008335                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008335                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004618                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004618                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004618                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004618                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93991.031353                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93991.031353                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64885.733333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64885.733333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 93928.662857                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 93928.662857                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 93928.662857                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 93928.662857                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               509.047566                       # Cycle average of tags in use
system.cpu7.icache.total_refs               998100781                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1934303.839147                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.047566                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054563                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.815781                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1188310                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1188310                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1188310                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1188310                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1188310                       # number of overall hits
system.cpu7.icache.overall_hits::total        1188310                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8050724                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8050724                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8050724                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8050724                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8050724                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8050724                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1188364                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1188364                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1188364                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1188364                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1188364                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1188364                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 149087.481481                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 149087.481481                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 149087.481481                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 149087.481481                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 149087.481481                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 149087.481481                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6391397                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6391397                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6391397                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6391397                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6391397                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6391397                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155887.731707                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155887.731707                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155887.731707                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155887.731707                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155887.731707                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155887.731707                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3904                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152132718                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4160                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36570.364904                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.086879                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.913121                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.871433                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.128567                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       817217                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         817217                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       686551                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        686551                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1699                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1699                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1653                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1653                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1503768                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1503768                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1503768                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1503768                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12464                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12464                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          105                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12569                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12569                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12569                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12569                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1357680273                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1357680273                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8828637                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8828637                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1366508910                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1366508910                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1366508910                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1366508910                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       829681                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       829681                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       686656                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       686656                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1516337                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1516337                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1516337                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1516337                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015023                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015023                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000153                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000153                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008289                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008289                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008289                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008289                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108928.134868                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108928.134868                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84082.257143                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84082.257143                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108720.575225                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108720.575225                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108720.575225                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108720.575225                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          828                       # number of writebacks
system.cpu7.dcache.writebacks::total              828                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8578                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8578                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8665                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8665                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8665                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8665                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3886                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3886                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3904                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3904                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3904                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3904                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    344160050                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    344160050                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1252854                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1252854                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    345412904                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    345412904                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    345412904                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    345412904                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002575                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002575                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88564.089038                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88564.089038                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        69603                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        69603                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88476.665984                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88476.665984                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88476.665984                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88476.665984                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
